-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
-- Date        : Mon Apr 17 19:56:21 2017
-- Host        : SchoolComputer running 64-bit Ubuntu 16.10
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_vid_phy_controller_0_0 -prefix
--               design_1_vid_phy_controller_0_0_ design_1_vid_phy_controller_0_0_sim_netlist.vhdl
-- Design      : design_1_vid_phy_controller_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-i-es2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gthe4_common is
  port (
    drprdy_common_out : out STD_LOGIC;
    qpll0clk_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    b0_QPLL_LOCK_DLY3_out : out STD_LOGIC;
    gtwiz_reset_qpll0lock_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b0_QPLL_LOCK_DLY_CNT_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk : in STD_LOGIC;
    drpen_common_in : in STD_LOGIC;
    drpwe_common_in : in STD_LOGIC;
    gtnorthrefclk00_in : in STD_LOGIC;
    gtnorthrefclk01_in : in STD_LOGIC;
    gtnorthrefclk10_in : in STD_LOGIC;
    gtnorthrefclk11_in : in STD_LOGIC;
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC;
    gtsouthrefclk01_in : in STD_LOGIC;
    gtsouthrefclk10_in : in STD_LOGIC;
    gtsouthrefclk11_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gtwiz_reset_qpll0reset_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DRPADDR_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \DRPDI_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \b0_QPLL_LOCK_DLY_CNT_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \b0_QPLL_LOCK_DLY_CNT_reg[22]\ : in STD_LOGIC;
    \b0_QPLL_LOCK_DLY_CNT_reg[9]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \b0_QPLL_LOCK_DLY_CNT_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gthe4_common;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gthe4_common is
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_10\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_191\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_192\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_193\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_194\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_195\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_196\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_197\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_198\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_199\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_200\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_201\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_202\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_203\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_204\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_205\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_206\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_219\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_220\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_221\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_222\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_223\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_224\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_225\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_226\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_227\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_228\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_229\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_23\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_230\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_231\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_232\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_233\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_234\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_235\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_236\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_237\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_238\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_286\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_301\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_323\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_42\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_6\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_66\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_72\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_76\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^gtwiz_reset_qpll0lock_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal qpll0lock_out : STD_LOGIC;
  signal qpll1lock_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \b0_QPLL_LOCK_DLY_CNT[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of gt_wrapper_inst_i_1 : label is "soft_lutpair88";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe4_common_gen.GTHE4_COMMON_PRIM_INST\ : label is "PRIMITIVE";
begin
  gtwiz_reset_qpll0lock_in(0) <= \^gtwiz_reset_qpll0lock_in\(0);
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_121\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_122\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_148\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_149\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_150\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_151\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_152\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_185\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_186\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_187\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_188\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_189\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_190\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_191\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_192\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_193\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_194\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_195\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_196\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_197\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_198\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_199\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_200\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_201\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_202\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_203\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_204\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_205\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_206\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_207\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_208\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_209\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_210\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_211\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_212\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_213\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_214\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_215\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_216\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_217\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_218\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_219\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_220\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_221\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_222\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_223\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_224\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_225\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_226\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_227\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_228\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_229\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_230\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_231\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_232\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_233\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_234\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_235\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_236\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_237\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_238\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_239\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_240\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_241\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_242\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_243\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_244\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_245\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_246\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_247\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_248\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_286\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_287\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_288\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_289\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_290\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_291\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_292\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_293\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_294\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_295\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_296\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_297\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_298\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_299\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_300\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_301\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_318\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_319\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_320\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_321\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_322\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_323\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_324\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_325\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_326\ <= 'Z';
  \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_327\ <= 'Z';
\b0_QPLL_LOCK_DLY_CNT[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[14]\(0),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(0)
    );
\b0_QPLL_LOCK_DLY_CNT[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[0]\(1),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(10)
    );
\b0_QPLL_LOCK_DLY_CNT[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[0]\(2),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(11)
    );
\b0_QPLL_LOCK_DLY_CNT[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[0]\(3),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(12)
    );
\b0_QPLL_LOCK_DLY_CNT[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[0]\(4),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(13)
    );
\b0_QPLL_LOCK_DLY_CNT[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[0]\(5),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(14)
    );
\b0_QPLL_LOCK_DLY_CNT[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[0]\(6),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(15)
    );
\b0_QPLL_LOCK_DLY_CNT[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[0]\(7),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(16)
    );
\b0_QPLL_LOCK_DLY_CNT[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(0),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(17)
    );
\b0_QPLL_LOCK_DLY_CNT[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(1),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(18)
    );
\b0_QPLL_LOCK_DLY_CNT[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(2),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(19)
    );
\b0_QPLL_LOCK_DLY_CNT[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => O(0),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(1)
    );
\b0_QPLL_LOCK_DLY_CNT[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(3),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(20)
    );
\b0_QPLL_LOCK_DLY_CNT[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(4),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(21)
    );
\b0_QPLL_LOCK_DLY_CNT[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(5),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(22)
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \^gtwiz_reset_qpll0lock_in\(0),
      I1 => \b0_QPLL_LOCK_DLY_CNT_reg[14]\(1),
      I2 => \b0_QPLL_LOCK_DLY_CNT_reg[14]\(2),
      I3 => \b0_QPLL_LOCK_DLY_CNT_reg[14]\(3),
      I4 => \b0_QPLL_LOCK_DLY_CNT_reg[22]\,
      I5 => \b0_QPLL_LOCK_DLY_CNT_reg[9]\,
      O => E(0)
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(6),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(23)
    );
\b0_QPLL_LOCK_DLY_CNT[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => O(1),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(2)
    );
\b0_QPLL_LOCK_DLY_CNT[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => O(2),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(3)
    );
\b0_QPLL_LOCK_DLY_CNT[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => O(3),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(4)
    );
\b0_QPLL_LOCK_DLY_CNT[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => O(4),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(5)
    );
\b0_QPLL_LOCK_DLY_CNT[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => O(5),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(6)
    );
\b0_QPLL_LOCK_DLY_CNT[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => O(6),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(7)
    );
\b0_QPLL_LOCK_DLY_CNT[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => O(7),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(8)
    );
\b0_QPLL_LOCK_DLY_CNT[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT_reg[0]\(0),
      I1 => qpll0lock_out,
      I2 => Q(6),
      I3 => qpll1lock_out,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(9)
    );
b0_QPLL_LOCK_DLY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^gtwiz_reset_qpll0lock_in\(0),
      I1 => \b0_QPLL_LOCK_DLY_CNT_reg[14]\(1),
      I2 => \b0_QPLL_LOCK_DLY_CNT_reg[14]\(2),
      I3 => \b0_QPLL_LOCK_DLY_CNT_reg[14]\(3),
      I4 => \b0_QPLL_LOCK_DLY_CNT_reg[22]\,
      I5 => \b0_QPLL_LOCK_DLY_CNT_reg[9]\,
      O => b0_QPLL_LOCK_DLY3_out
    );
gt_wrapper_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => qpll0lock_out,
      I1 => Q(6),
      I2 => qpll1lock_out,
      O => \^gtwiz_reset_qpll0lock_in\(0)
    );
\gthe4_common_gen.GTHE4_COMMON_PRIM_INST\: unisim.vcomponents.GTHE4_COMMON
    generic map(
      AEN_QPLL0_FBDIV => '1',
      AEN_QPLL1_FBDIV => '1',
      AEN_SDM0TOGGLE => '0',
      AEN_SDM1TOGGLE => '0',
      A_SDM0TOGGLE => '0',
      A_SDM1DATA_HIGH => B"000000000",
      A_SDM1DATA_LOW => B"0000000000000000",
      A_SDM1TOGGLE => '0',
      BIAS_CFG0 => X"0000",
      BIAS_CFG1 => X"0000",
      BIAS_CFG2 => X"0000",
      BIAS_CFG3 => X"0040",
      BIAS_CFG4 => X"0000",
      BIAS_CFG_RSVD => X"0000",
      COMMON_CFG0 => X"0000",
      COMMON_CFG1 => X"0000",
      POR_CFG => X"0000",
      PPF0_CFG => X"0900",
      PPF1_CFG => X"0900",
      QPLL0CLKOUT_RATE => "HALF",
      QPLL0_CFG0 => X"331C",
      QPLL0_CFG1 => X"1028",
      QPLL0_CFG1_G3 => X"1028",
      QPLL0_CFG2 => X"0FC0",
      QPLL0_CFG2_G3 => X"0FC0",
      QPLL0_CFG3 => X"0120",
      QPLL0_CFG4 => X"00A5",
      QPLL0_CP => B"0000011111",
      QPLL0_CP_G3 => B"0000011111",
      QPLL0_FBDIV => 40,
      QPLL0_FBDIV_G3 => 80,
      QPLL0_INIT_CFG0 => X"02B2",
      QPLL0_INIT_CFG1 => X"00",
      QPLL0_LOCK_CFG => X"25E8",
      QPLL0_LOCK_CFG_G3 => X"25E8",
      QPLL0_LPF => B"0100110111",
      QPLL0_LPF_G3 => B"1111111111",
      QPLL0_PCI_EN => '0',
      QPLL0_RATE_SW_USE_DRP => '0',
      QPLL0_REFCLK_DIV => 1,
      QPLL0_SDM_CFG0 => X"0080",
      QPLL0_SDM_CFG1 => X"0000",
      QPLL0_SDM_CFG2 => X"0000",
      QPLL1CLKOUT_RATE => "HALF",
      QPLL1_CFG0 => X"331C",
      QPLL1_CFG1 => X"1028",
      QPLL1_CFG1_G3 => X"1028",
      QPLL1_CFG2 => X"0FC0",
      QPLL1_CFG2_G3 => X"0FC0",
      QPLL1_CFG3 => X"0120",
      QPLL1_CFG4 => X"00A5",
      QPLL1_CP => B"0000011111",
      QPLL1_CP_G3 => B"0000011111",
      QPLL1_FBDIV => 40,
      QPLL1_FBDIV_G3 => 80,
      QPLL1_INIT_CFG0 => X"02B2",
      QPLL1_INIT_CFG1 => X"00",
      QPLL1_LOCK_CFG => X"25E8",
      QPLL1_LOCK_CFG_G3 => X"25E8",
      QPLL1_LPF => B"0100110111",
      QPLL1_LPF_G3 => B"1111111111",
      QPLL1_PCI_EN => '0',
      QPLL1_RATE_SW_USE_DRP => '0',
      QPLL1_REFCLK_DIV => 1,
      QPLL1_SDM_CFG0 => X"0080",
      QPLL1_SDM_CFG1 => X"0000",
      QPLL1_SDM_CFG2 => X"0000",
      RSVD_ATTR0 => X"0000",
      RSVD_ATTR1 => X"0000",
      RSVD_ATTR2 => X"0000",
      RSVD_ATTR3 => X"0000",
      RXRECCLKOUT0_SEL => B"00",
      RXRECCLKOUT1_SEL => B"00",
      SARC_ENB => '0',
      SARC_SEL => '0',
      SDM0INITSEED0_0 => B"0000000100010001",
      SDM0INITSEED0_1 => B"000010001",
      SDM1INITSEED0_0 => B"0000000100010001",
      SDM1INITSEED0_1 => B"000010001",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RESET_SPEEDUP => "TRUE"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      BGRCALOVRDENB => '1',
      DRPADDR(15 downto 10) => B"000000",
      DRPADDR(9 downto 0) => \DRPADDR_reg[9]\(9 downto 0),
      DRPCLK => drpclk,
      DRPDI(15 downto 0) => \DRPDI_reg[15]\(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => drpen_common_in,
      DRPRDY => drprdy_common_out,
      DRPWE => drpwe_common_in,
      GTGREFCLK0 => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_121\,
      GTGREFCLK1 => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_122\,
      GTNORTHREFCLK00 => gtnorthrefclk00_in,
      GTNORTHREFCLK01 => gtnorthrefclk01_in,
      GTNORTHREFCLK10 => gtnorthrefclk10_in,
      GTNORTHREFCLK11 => gtnorthrefclk11_in,
      GTREFCLK00 => '0',
      GTREFCLK01 => '0',
      GTREFCLK10 => gtrefclk1_in(0),
      GTREFCLK11 => gtrefclk1_in(0),
      GTSOUTHREFCLK00 => gtsouthrefclk00_in,
      GTSOUTHREFCLK01 => gtsouthrefclk01_in,
      GTSOUTHREFCLK10 => gtsouthrefclk10_in,
      GTSOUTHREFCLK11 => gtsouthrefclk11_in,
      PCIERATEQPLL0(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_243\,
      PCIERATEQPLL0(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_244\,
      PCIERATEQPLL0(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_245\,
      PCIERATEQPLL1(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_246\,
      PCIERATEQPLL1(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_247\,
      PCIERATEQPLL1(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_248\,
      PMARSVD0(7 downto 0) => B"00000000",
      PMARSVD1(7 downto 0) => B"00000000",
      PMARSVDOUT0(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_72\,
      PMARSVDOUT0(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_73\,
      PMARSVDOUT0(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_74\,
      PMARSVDOUT0(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_75\,
      PMARSVDOUT0(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_76\,
      PMARSVDOUT0(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_77\,
      PMARSVDOUT0(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_78\,
      PMARSVDOUT0(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_79\,
      PMARSVDOUT1(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_80\,
      PMARSVDOUT1(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_81\,
      PMARSVDOUT1(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_82\,
      PMARSVDOUT1(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_83\,
      PMARSVDOUT1(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_84\,
      PMARSVDOUT1(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_85\,
      PMARSVDOUT1(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_86\,
      PMARSVDOUT1(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_87\,
      QPLL0CLKRSVD0 => '0',
      QPLL0CLKRSVD1 => '0',
      QPLL0FBCLKLOST => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_1\,
      QPLL0FBDIV(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_286\,
      QPLL0FBDIV(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_287\,
      QPLL0FBDIV(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_288\,
      QPLL0FBDIV(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_289\,
      QPLL0FBDIV(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_290\,
      QPLL0FBDIV(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_291\,
      QPLL0FBDIV(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_292\,
      QPLL0FBDIV(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_293\,
      QPLL0LOCK => qpll0lock_out,
      QPLL0LOCKDETCLK => '0',
      QPLL0LOCKEN => '1',
      QPLL0OUTCLK => qpll0clk_in(0),
      QPLL0OUTREFCLK => qpll0refclk_in(0),
      QPLL0PD => Q(7),
      QPLL0REFCLKLOST => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_5\,
      QPLL0REFCLKSEL(2 downto 0) => Q(2 downto 0),
      QPLL0RESET => gtwiz_reset_qpll0reset_out(0),
      QPLL1CLKRSVD0 => '0',
      QPLL1CLKRSVD1 => '0',
      QPLL1FBCLKLOST => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_6\,
      QPLL1FBDIV(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_294\,
      QPLL1FBDIV(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_295\,
      QPLL1FBDIV(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_296\,
      QPLL1FBDIV(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_297\,
      QPLL1FBDIV(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_298\,
      QPLL1FBDIV(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_299\,
      QPLL1FBDIV(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_300\,
      QPLL1FBDIV(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_301\,
      QPLL1LOCK => qpll1lock_out,
      QPLL1LOCKDETCLK => '0',
      QPLL1LOCKEN => '1',
      QPLL1OUTCLK => qpll1clk_in(0),
      QPLL1OUTREFCLK => qpll1refclk_in(0),
      QPLL1PD => Q(8),
      QPLL1REFCLKLOST => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_10\,
      QPLL1REFCLKSEL(2 downto 0) => Q(5 downto 3),
      QPLL1RESET => gtwiz_reset_qpll0reset_out(0),
      QPLLDMONITOR0(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_88\,
      QPLLDMONITOR0(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_89\,
      QPLLDMONITOR0(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_90\,
      QPLLDMONITOR0(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_91\,
      QPLLDMONITOR0(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_92\,
      QPLLDMONITOR0(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_93\,
      QPLLDMONITOR0(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_94\,
      QPLLDMONITOR0(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_95\,
      QPLLDMONITOR1(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_96\,
      QPLLDMONITOR1(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_97\,
      QPLLDMONITOR1(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_98\,
      QPLLDMONITOR1(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_99\,
      QPLLDMONITOR1(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_100\,
      QPLLDMONITOR1(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_101\,
      QPLLDMONITOR1(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_102\,
      QPLLDMONITOR1(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_103\,
      QPLLRSVD1(7 downto 0) => B"00000000",
      QPLLRSVD2(4 downto 0) => B"00000",
      QPLLRSVD3(4 downto 0) => B"00000",
      QPLLRSVD4(7 downto 0) => B"00000000",
      RCALENB => '1',
      REFCLKOUTMONITOR0 => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_11\,
      REFCLKOUTMONITOR1 => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_12\,
      RXRECCLK0SEL(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_60\,
      RXRECCLK0SEL(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_61\,
      RXRECCLK1SEL(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_62\,
      RXRECCLK1SEL(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_63\,
      SDM0DATA(24) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_193\,
      SDM0DATA(23) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_194\,
      SDM0DATA(22) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_195\,
      SDM0DATA(21) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_196\,
      SDM0DATA(20) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_197\,
      SDM0DATA(19) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_198\,
      SDM0DATA(18) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_199\,
      SDM0DATA(17) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_200\,
      SDM0DATA(16) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_201\,
      SDM0DATA(15) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_202\,
      SDM0DATA(14) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_203\,
      SDM0DATA(13) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_204\,
      SDM0DATA(12) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_205\,
      SDM0DATA(11) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_206\,
      SDM0DATA(10) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_207\,
      SDM0DATA(9) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_208\,
      SDM0DATA(8) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_209\,
      SDM0DATA(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_210\,
      SDM0DATA(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_211\,
      SDM0DATA(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_212\,
      SDM0DATA(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_213\,
      SDM0DATA(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_214\,
      SDM0DATA(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_215\,
      SDM0DATA(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_216\,
      SDM0DATA(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_217\,
      SDM0FINALOUT(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_64\,
      SDM0FINALOUT(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_65\,
      SDM0FINALOUT(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_66\,
      SDM0FINALOUT(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_67\,
      SDM0RESET => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_148\,
      SDM0TESTDATA(14) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_14\,
      SDM0TESTDATA(13) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_15\,
      SDM0TESTDATA(12) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_16\,
      SDM0TESTDATA(11) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_17\,
      SDM0TESTDATA(10) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_18\,
      SDM0TESTDATA(9) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_19\,
      SDM0TESTDATA(8) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_20\,
      SDM0TESTDATA(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_21\,
      SDM0TESTDATA(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_22\,
      SDM0TESTDATA(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_23\,
      SDM0TESTDATA(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_24\,
      SDM0TESTDATA(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_25\,
      SDM0TESTDATA(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_26\,
      SDM0TESTDATA(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_27\,
      SDM0TESTDATA(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_28\,
      SDM0TOGGLE => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_149\,
      SDM0WIDTH(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_185\,
      SDM0WIDTH(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_186\,
      SDM1DATA(24) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_218\,
      SDM1DATA(23) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_219\,
      SDM1DATA(22) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_220\,
      SDM1DATA(21) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_221\,
      SDM1DATA(20) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_222\,
      SDM1DATA(19) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_223\,
      SDM1DATA(18) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_224\,
      SDM1DATA(17) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_225\,
      SDM1DATA(16) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_226\,
      SDM1DATA(15) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_227\,
      SDM1DATA(14) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_228\,
      SDM1DATA(13) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_229\,
      SDM1DATA(12) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_230\,
      SDM1DATA(11) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_231\,
      SDM1DATA(10) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_232\,
      SDM1DATA(9) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_233\,
      SDM1DATA(8) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_234\,
      SDM1DATA(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_235\,
      SDM1DATA(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_236\,
      SDM1DATA(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_237\,
      SDM1DATA(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_238\,
      SDM1DATA(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_239\,
      SDM1DATA(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_240\,
      SDM1DATA(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_241\,
      SDM1DATA(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_242\,
      SDM1FINALOUT(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_68\,
      SDM1FINALOUT(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_69\,
      SDM1FINALOUT(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_70\,
      SDM1FINALOUT(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_71\,
      SDM1RESET => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_150\,
      SDM1TESTDATA(14) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_29\,
      SDM1TESTDATA(13) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_30\,
      SDM1TESTDATA(12) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_31\,
      SDM1TESTDATA(11) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_32\,
      SDM1TESTDATA(10) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_33\,
      SDM1TESTDATA(9) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_34\,
      SDM1TESTDATA(8) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_35\,
      SDM1TESTDATA(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_36\,
      SDM1TESTDATA(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_37\,
      SDM1TESTDATA(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_38\,
      SDM1TESTDATA(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_39\,
      SDM1TESTDATA(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_40\,
      SDM1TESTDATA(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_41\,
      SDM1TESTDATA(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_42\,
      SDM1TESTDATA(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_43\,
      SDM1TOGGLE => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_151\,
      SDM1WIDTH(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_187\,
      SDM1WIDTH(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_188\,
      TCONGPI(9) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_318\,
      TCONGPI(8) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_319\,
      TCONGPI(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_320\,
      TCONGPI(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_321\,
      TCONGPI(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_322\,
      TCONGPI(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_323\,
      TCONGPI(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_324\,
      TCONGPI(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_325\,
      TCONGPI(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_326\,
      TCONGPI(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_327\,
      TCONGPO(9) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_104\,
      TCONGPO(8) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_105\,
      TCONGPO(7) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_106\,
      TCONGPO(6) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_107\,
      TCONGPO(5) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_108\,
      TCONGPO(4) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_109\,
      TCONGPO(3) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_110\,
      TCONGPO(2) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_111\,
      TCONGPO(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_112\,
      TCONGPO(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_113\,
      TCONPOWERUP => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_152\,
      TCONRESET(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_189\,
      TCONRESET(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_190\,
      TCONRSVDIN1(1) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_191\,
      TCONRSVDIN1(0) => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_192\,
      TCONRSVDOUT0 => \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp is
  port (
    SADDR : in STD_LOGIC;
    SEN : in STD_LOGIC;
    SCLK : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRDY : out STD_LOGIC;
    PROG_CLKFBOUT_MULT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PROG_CLKFBOUT_FRAC : in STD_LOGIC_VECTOR ( 9 downto 0 );
    PROG_DIVCLK_DIVIDE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PROG_CLKOUT0_DIVIDE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PROG_CLKOUT0_FRAC : in STD_LOGIC_VECTOR ( 9 downto 0 );
    PROG_CLKOUT1_DIVIDE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PROG_CLKOUT2_DIVIDE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DRDY : in STD_LOGIC;
    LOCKED : in STD_LOGIC;
    DWE : out STD_LOGIC;
    DEN : out STD_LOGIC;
    DADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DCLK : out STD_LOGIC;
    RST_MMCM : out STD_LOGIC
  );
  attribute ADDRESS : string;
  attribute ADDRESS of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "4'b0100";
  attribute BITMASK : string;
  attribute BITMASK of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "4'b0110";
  attribute BITSET : string;
  attribute BITSET of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "4'b0111";
  attribute RESTART : string;
  attribute RESTART of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "4'b0001";
  attribute S1_BANDWIDTH : string;
  attribute S1_BANDWIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "LOW";
  attribute S1_CLKFBOUT : string;
  attribute S1_CLKFBOUT of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000100000000000000010000011";
  attribute S1_CLKFBOUT_FRAC : integer;
  attribute S1_CLKFBOUT_FRAC of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 125;
  attribute S1_CLKFBOUT_FRAC_CALC : string;
  attribute S1_CLKFBOUT_FRAC_CALC of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b11100100011000000000000000000010000001";
  attribute S1_CLKFBOUT_FRAC_EN : integer;
  attribute S1_CLKFBOUT_FRAC_EN of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S1_CLKFBOUT_MULT : integer;
  attribute S1_CLKFBOUT_MULT of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 5;
  attribute S1_CLKFBOUT_PHASE : integer;
  attribute S1_CLKFBOUT_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S1_CLKOUT0 : string;
  attribute S1_CLKOUT0 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT0_DIVIDE : integer;
  attribute S1_CLKOUT0_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S1_CLKOUT0_DUTY : integer;
  attribute S1_CLKOUT0_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S1_CLKOUT0_FRAC : integer;
  attribute S1_CLKOUT0_FRAC of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 125;
  attribute S1_CLKOUT0_FRAC_CALC : string;
  attribute S1_CLKOUT0_FRAC_CALC of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b11100100011000000000000000000000111111";
  attribute S1_CLKOUT0_FRAC_EN : integer;
  attribute S1_CLKOUT0_FRAC_EN of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S1_CLKOUT0_FRAC_REG1 : string;
  attribute S1_CLKOUT0_FRAC_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000000111111";
  attribute S1_CLKOUT0_FRAC_REG2 : string;
  attribute S1_CLKOUT0_FRAC_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0001100000000000";
  attribute S1_CLKOUT0_FRAC_REGSHARED : string;
  attribute S1_CLKOUT0_FRAC_REGSHARED of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "6'b111001";
  attribute S1_CLKOUT0_PHASE : integer;
  attribute S1_CLKOUT0_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S1_CLKOUT0_REG1 : string;
  attribute S1_CLKOUT0_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000001";
  attribute S1_CLKOUT0_REG2 : string;
  attribute S1_CLKOUT0_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000000";
  attribute S1_CLKOUT1 : string;
  attribute S1_CLKOUT1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT1_DIVIDE : integer;
  attribute S1_CLKOUT1_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S1_CLKOUT1_DUTY : integer;
  attribute S1_CLKOUT1_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S1_CLKOUT1_PHASE : integer;
  attribute S1_CLKOUT1_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S1_CLKOUT1_REG1 : string;
  attribute S1_CLKOUT1_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000001";
  attribute S1_CLKOUT1_REG2 : string;
  attribute S1_CLKOUT1_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000000";
  attribute S1_CLKOUT2 : string;
  attribute S1_CLKOUT2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT2_DIVIDE : integer;
  attribute S1_CLKOUT2_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S1_CLKOUT2_DUTY : integer;
  attribute S1_CLKOUT2_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S1_CLKOUT2_PHASE : integer;
  attribute S1_CLKOUT2_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S1_CLKOUT2_REG1 : string;
  attribute S1_CLKOUT2_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000001";
  attribute S1_CLKOUT2_REG2 : string;
  attribute S1_CLKOUT2_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000000";
  attribute S1_CLKOUT3 : string;
  attribute S1_CLKOUT3 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT3_DIVIDE : integer;
  attribute S1_CLKOUT3_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S1_CLKOUT3_DUTY : integer;
  attribute S1_CLKOUT3_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S1_CLKOUT3_PHASE : integer;
  attribute S1_CLKOUT3_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S1_CLKOUT3_REG1 : string;
  attribute S1_CLKOUT3_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000001";
  attribute S1_CLKOUT3_REG2 : string;
  attribute S1_CLKOUT3_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000000";
  attribute S1_CLKOUT4 : string;
  attribute S1_CLKOUT4 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT4_DIVIDE : integer;
  attribute S1_CLKOUT4_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S1_CLKOUT4_DUTY : integer;
  attribute S1_CLKOUT4_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S1_CLKOUT4_PHASE : integer;
  attribute S1_CLKOUT4_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S1_CLKOUT4_REG1 : string;
  attribute S1_CLKOUT4_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000001";
  attribute S1_CLKOUT4_REG2 : string;
  attribute S1_CLKOUT4_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000000";
  attribute S1_CLKOUT5 : string;
  attribute S1_CLKOUT5 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT5_DIVIDE : integer;
  attribute S1_CLKOUT5_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S1_CLKOUT5_DUTY : integer;
  attribute S1_CLKOUT5_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S1_CLKOUT5_PHASE : integer;
  attribute S1_CLKOUT5_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S1_CLKOUT5_REG1 : string;
  attribute S1_CLKOUT5_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000001";
  attribute S1_CLKOUT5_REG2 : string;
  attribute S1_CLKOUT5_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000000";
  attribute S1_CLKOUT6 : string;
  attribute S1_CLKOUT6 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT6_DIVIDE : integer;
  attribute S1_CLKOUT6_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S1_CLKOUT6_DUTY : integer;
  attribute S1_CLKOUT6_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S1_CLKOUT6_PHASE : integer;
  attribute S1_CLKOUT6_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S1_CLKOUT6_REG1 : string;
  attribute S1_CLKOUT6_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000001";
  attribute S1_CLKOUT6_REG2 : string;
  attribute S1_CLKOUT6_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000000";
  attribute S1_DIGITAL_FILT : string;
  attribute S1_DIGITAL_FILT of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "10'b0010111111";
  attribute S1_DIVCLK : string;
  attribute S1_DIVCLK of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000010000000000000001000001";
  attribute S1_DIVCLK_DIVIDE : integer;
  attribute S1_DIVCLK_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S1_LOCK : string;
  attribute S1_LOCK of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "40'b0111001110111110100011111010010000000001";
  attribute S2_BANDWIDTH : string;
  attribute S2_BANDWIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "LOW";
  attribute S2_CLKFBOUT : string;
  attribute S2_CLKFBOUT of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000010000000000000001000001";
  attribute S2_CLKFBOUT_FRAC : integer;
  attribute S2_CLKFBOUT_FRAC of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 125;
  attribute S2_CLKFBOUT_FRAC_CALC : string;
  attribute S2_CLKFBOUT_FRAC_CALC of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b11100100011000000000000000000000111111";
  attribute S2_CLKFBOUT_FRAC_EN : integer;
  attribute S2_CLKFBOUT_FRAC_EN of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S2_CLKFBOUT_MULT : integer;
  attribute S2_CLKFBOUT_MULT of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S2_CLKFBOUT_PHASE : integer;
  attribute S2_CLKFBOUT_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S2_CLKOUT0 : string;
  attribute S2_CLKOUT0 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000010000000000000001000001";
  attribute S2_CLKOUT0_DIVIDE : integer;
  attribute S2_CLKOUT0_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S2_CLKOUT0_DUTY : integer;
  attribute S2_CLKOUT0_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S2_CLKOUT0_FRAC : integer;
  attribute S2_CLKOUT0_FRAC of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 125;
  attribute S2_CLKOUT0_FRAC_CALC : string;
  attribute S2_CLKOUT0_FRAC_CALC of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b11100100011000000000000000000000111111";
  attribute S2_CLKOUT0_FRAC_CALC_REG1 : string;
  attribute S2_CLKOUT0_FRAC_CALC_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000000111111";
  attribute S2_CLKOUT0_FRAC_CALC_REG2 : string;
  attribute S2_CLKOUT0_FRAC_CALC_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0001100000000000";
  attribute S2_CLKOUT0_FRAC_CALC_REGSHARED : string;
  attribute S2_CLKOUT0_FRAC_CALC_REGSHARED of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0001100000000000";
  attribute S2_CLKOUT0_FRAC_EN : integer;
  attribute S2_CLKOUT0_FRAC_EN of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S2_CLKOUT0_PHASE : integer;
  attribute S2_CLKOUT0_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S2_CLKOUT0_REG1 : string;
  attribute S2_CLKOUT0_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000001";
  attribute S2_CLKOUT0_REG2 : string;
  attribute S2_CLKOUT0_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000000";
  attribute S2_CLKOUT1 : string;
  attribute S2_CLKOUT1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000000000000000000001000001";
  attribute S2_CLKOUT1_DIVIDE : integer;
  attribute S2_CLKOUT1_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 2;
  attribute S2_CLKOUT1_DUTY : integer;
  attribute S2_CLKOUT1_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S2_CLKOUT1_PHASE : integer;
  attribute S2_CLKOUT1_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S2_CLKOUT1_REG1 : string;
  attribute S2_CLKOUT1_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000001";
  attribute S2_CLKOUT1_REG2 : string;
  attribute S2_CLKOUT1_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000000000000";
  attribute S2_CLKOUT2 : string;
  attribute S2_CLKOUT2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000100000000000000001000010";
  attribute S2_CLKOUT2_DIVIDE : integer;
  attribute S2_CLKOUT2_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 3;
  attribute S2_CLKOUT2_DUTY : integer;
  attribute S2_CLKOUT2_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S2_CLKOUT2_PHASE : integer;
  attribute S2_CLKOUT2_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S2_CLKOUT2_REG1 : string;
  attribute S2_CLKOUT2_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000001000010";
  attribute S2_CLKOUT2_REG2 : string;
  attribute S2_CLKOUT2_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000010000000";
  attribute S2_CLKOUT3 : string;
  attribute S2_CLKOUT3 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000000000000000000010000010";
  attribute S2_CLKOUT3_DIVIDE : integer;
  attribute S2_CLKOUT3_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 4;
  attribute S2_CLKOUT3_DUTY : integer;
  attribute S2_CLKOUT3_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S2_CLKOUT3_PHASE : integer;
  attribute S2_CLKOUT3_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S2_CLKOUT3_REG1 : string;
  attribute S2_CLKOUT3_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000010000010";
  attribute S2_CLKOUT3_REG2 : string;
  attribute S2_CLKOUT3_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000000000000";
  attribute S2_CLKOUT4 : string;
  attribute S2_CLKOUT4 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000100000000000000010000011";
  attribute S2_CLKOUT4_DIVIDE : integer;
  attribute S2_CLKOUT4_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 5;
  attribute S2_CLKOUT4_DUTY : integer;
  attribute S2_CLKOUT4_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S2_CLKOUT4_PHASE : integer;
  attribute S2_CLKOUT4_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S2_CLKOUT4_REG1 : string;
  attribute S2_CLKOUT4_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000010000011";
  attribute S2_CLKOUT4_REG2 : string;
  attribute S2_CLKOUT4_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000010000000";
  attribute S2_CLKOUT5 : string;
  attribute S2_CLKOUT5 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000100000000000000010000011";
  attribute S2_CLKOUT5_DIVIDE : integer;
  attribute S2_CLKOUT5_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 5;
  attribute S2_CLKOUT5_DUTY : integer;
  attribute S2_CLKOUT5_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S2_CLKOUT5_PHASE : integer;
  attribute S2_CLKOUT5_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 0;
  attribute S2_CLKOUT5_REG1 : string;
  attribute S2_CLKOUT5_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000010000011";
  attribute S2_CLKOUT5_REG2 : string;
  attribute S2_CLKOUT5_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000010000000";
  attribute S2_CLKOUT6 : string;
  attribute S2_CLKOUT6 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000100001010000000010000011";
  attribute S2_CLKOUT6_DIVIDE : integer;
  attribute S2_CLKOUT6_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 5;
  attribute S2_CLKOUT6_DUTY : integer;
  attribute S2_CLKOUT6_DUTY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 50000;
  attribute S2_CLKOUT6_PHASE : integer;
  attribute S2_CLKOUT6_PHASE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is -90;
  attribute S2_CLKOUT6_REG1 : string;
  attribute S2_CLKOUT6_REG1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000010000011";
  attribute S2_CLKOUT6_REG2 : string;
  attribute S2_CLKOUT6_REG2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "16'b0000000010000101";
  attribute S2_DIGITAL_FILT : string;
  attribute S2_DIGITAL_FILT of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "10'b0010111111";
  attribute S2_DIVCLK : string;
  attribute S2_DIVCLK of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "38'b00000000000000010000000000000001000001";
  attribute S2_DIVCLK_DIVIDE : integer;
  attribute S2_DIVCLK_DIVIDE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 1;
  attribute S2_LOCK : string;
  attribute S2_LOCK of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "40'b0011000110111110100011111010010000000001";
  attribute STATE_COUNT_CONST : integer;
  attribute STATE_COUNT_CONST of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is 23;
  attribute WAIT_A_DRDY : string;
  attribute WAIT_A_DRDY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "4'b0101";
  attribute WAIT_DRDY : string;
  attribute WAIT_DRDY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "4'b1001";
  attribute WAIT_LOCK : string;
  attribute WAIT_LOCK of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "4'b0010";
  attribute WAIT_SEN : string;
  attribute WAIT_SEN of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "4'b0011";
  attribute WRITE : string;
  attribute WRITE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp : entity is "4'b1000";
end design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp is
  signal \DADDR[6]_i_1_n_0\ : STD_LOGIC;
  signal \DADDR[6]_i_2_n_0\ : STD_LOGIC;
  signal \^dclk\ : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of DCLK : signal is std.standard.true;
  signal \^di\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG of DI : signal is std.standard.true;
  signal \DI[0]_i_2_n_0\ : STD_LOGIC;
  signal \DI[10]_i_2_n_0\ : STD_LOGIC;
  signal \DI[11]_i_2_n_0\ : STD_LOGIC;
  signal \DI[12]_i_2_n_0\ : STD_LOGIC;
  signal \DI[13]_i_2_n_0\ : STD_LOGIC;
  signal \DI[14]_i_2_n_0\ : STD_LOGIC;
  signal \DI[15]_i_2_n_0\ : STD_LOGIC;
  signal \DI[15]_i_3_n_0\ : STD_LOGIC;
  signal \DI[1]_i_2_n_0\ : STD_LOGIC;
  signal \DI[2]_i_2_n_0\ : STD_LOGIC;
  signal \DI[3]_i_2_n_0\ : STD_LOGIC;
  signal \DI[4]_i_2_n_0\ : STD_LOGIC;
  signal \DI[5]_i_2_n_0\ : STD_LOGIC;
  signal \DI[6]_i_2_n_0\ : STD_LOGIC;
  signal \DI[7]_i_2_n_0\ : STD_LOGIC;
  signal \DI[9]_i_2_n_0\ : STD_LOGIC;
  signal \^rst_mmcm\ : STD_LOGIC;
  attribute MARK_DEBUG of RST_MMCM : signal is std.standard.true;
  signal current_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \current_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_2_n_0\ : STD_LOGIC;
  signal high_time : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_s1_digital_filt : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_s1_lock : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal low_time : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal next_den : STD_LOGIC;
  signal next_di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal next_dwe : STD_LOGIC;
  signal next_rom_addr : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal next_rst_mmcm : STD_LOGIC;
  signal next_srdy : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal no_count : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal p_2_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal p_4_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_5_in : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal p_6_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal rom : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \rom[15][13]_i_2_n_0\ : STD_LOGIC;
  signal \rom[15][2]_i_2_n_0\ : STD_LOGIC;
  signal \rom[15][4]_i_2_n_0\ : STD_LOGIC;
  signal \rom[15][4]_i_3_n_0\ : STD_LOGIC;
  signal \rom[15][5]_i_2_n_0\ : STD_LOGIC;
  signal \rom[15][5]_i_3_n_0\ : STD_LOGIC;
  signal \rom[15][5]_i_4_n_0\ : STD_LOGIC;
  signal \rom[16][1]_i_2_n_0\ : STD_LOGIC;
  signal \rom[16][2]_i_2_n_0\ : STD_LOGIC;
  signal \rom[16][3]_i_2_n_0\ : STD_LOGIC;
  signal \rom[16][3]_i_3_n_0\ : STD_LOGIC;
  signal \rom[16][4]_i_2_n_0\ : STD_LOGIC;
  signal \rom[16][4]_i_3_n_0\ : STD_LOGIC;
  signal \rom[16][5]_i_2_n_0\ : STD_LOGIC;
  signal \rom[16][6]_i_2_n_0\ : STD_LOGIC;
  signal \rom[17][6]_i_2_n_0\ : STD_LOGIC;
  signal \rom[17][7]_i_2_n_0\ : STD_LOGIC;
  signal \rom[18][8]_i_2_n_0\ : STD_LOGIC;
  signal \rom[18][9]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][0]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][0]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][0]_i_4_n_0\ : STD_LOGIC;
  signal \rom[19][10]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][11]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][12]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][12]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][12]_i_4_n_0\ : STD_LOGIC;
  signal \rom[19][12]_i_5_n_0\ : STD_LOGIC;
  signal \rom[19][12]_i_6_n_0\ : STD_LOGIC;
  signal \rom[19][13]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][13]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][13]_i_4_n_0\ : STD_LOGIC;
  signal \rom[19][13]_i_5_n_0\ : STD_LOGIC;
  signal \rom[19][13]_i_6_n_0\ : STD_LOGIC;
  signal \rom[19][14]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][14]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][14]_i_4_n_0\ : STD_LOGIC;
  signal \rom[19][14]_i_5_n_0\ : STD_LOGIC;
  signal \rom[19][14]_i_6_n_0\ : STD_LOGIC;
  signal \rom[19][1]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][1]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][1]_i_4_n_0\ : STD_LOGIC;
  signal \rom[19][1]_i_5_n_0\ : STD_LOGIC;
  signal \rom[19][2]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][2]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][3]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][3]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][3]_i_4_n_0\ : STD_LOGIC;
  signal \rom[19][3]_i_5_n_0\ : STD_LOGIC;
  signal \rom[19][3]_i_6_n_0\ : STD_LOGIC;
  signal \rom[19][3]_i_7_n_0\ : STD_LOGIC;
  signal \rom[19][4]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][4]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][4]_i_4_n_0\ : STD_LOGIC;
  signal \rom[19][5]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][5]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][5]_i_4_n_0\ : STD_LOGIC;
  signal \rom[19][5]_i_5_n_0\ : STD_LOGIC;
  signal \rom[19][5]_i_6_n_0\ : STD_LOGIC;
  signal \rom[19][6]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][6]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][6]_i_4_n_0\ : STD_LOGIC;
  signal \rom[19][7]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][7]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][7]_i_4_n_0\ : STD_LOGIC;
  signal \rom[19][7]_i_5_n_0\ : STD_LOGIC;
  signal \rom[19][8]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][8]_i_3_n_0\ : STD_LOGIC;
  signal \rom[19][9]_i_2_n_0\ : STD_LOGIC;
  signal \rom[19][9]_i_3_n_0\ : STD_LOGIC;
  signal \rom[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \rom[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \rom[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \rom[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \rom[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \rom[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \rom[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \rom[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \rom[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \rom[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \rom[1][5]_i_3_n_0\ : STD_LOGIC;
  signal \rom[1][5]_i_4_n_0\ : STD_LOGIC;
  signal \rom[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \rom[20][0]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][0]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_10_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_11_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_12_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_13_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_7_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_8_n_0\ : STD_LOGIC;
  signal \rom[20][10]_i_9_n_0\ : STD_LOGIC;
  signal \rom[20][11]_i_10_n_0\ : STD_LOGIC;
  signal \rom[20][11]_i_11_n_0\ : STD_LOGIC;
  signal \rom[20][11]_i_12_n_0\ : STD_LOGIC;
  signal \rom[20][11]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][11]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][11]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][11]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][11]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][11]_i_7_n_0\ : STD_LOGIC;
  signal \rom[20][11]_i_8_n_0\ : STD_LOGIC;
  signal \rom[20][11]_i_9_n_0\ : STD_LOGIC;
  signal \rom[20][12]_i_10_n_0\ : STD_LOGIC;
  signal \rom[20][12]_i_11_n_0\ : STD_LOGIC;
  signal \rom[20][12]_i_12_n_0\ : STD_LOGIC;
  signal \rom[20][12]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][12]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][12]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][12]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][12]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][12]_i_7_n_0\ : STD_LOGIC;
  signal \rom[20][12]_i_8_n_0\ : STD_LOGIC;
  signal \rom[20][12]_i_9_n_0\ : STD_LOGIC;
  signal \rom[20][13]_i_10_n_0\ : STD_LOGIC;
  signal \rom[20][13]_i_11_n_0\ : STD_LOGIC;
  signal \rom[20][13]_i_12_n_0\ : STD_LOGIC;
  signal \rom[20][13]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][13]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][13]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][13]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][13]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][13]_i_7_n_0\ : STD_LOGIC;
  signal \rom[20][13]_i_8_n_0\ : STD_LOGIC;
  signal \rom[20][13]_i_9_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_11_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_12_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_13_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_14_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_15_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_16_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_17_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_18_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_19_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_20_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_21_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_22_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_23_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_24_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_25_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_26_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_27_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_28_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_7_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_8_n_0\ : STD_LOGIC;
  signal \rom[20][14]_i_9_n_0\ : STD_LOGIC;
  signal \rom[20][1]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][1]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][2]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][2]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][2]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][2]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][2]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][3]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][3]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][3]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][3]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][3]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][4]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][4]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][4]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][4]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][4]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][5]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][5]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][5]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][5]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][5]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][6]_i_10_n_0\ : STD_LOGIC;
  signal \rom[20][6]_i_11_n_0\ : STD_LOGIC;
  signal \rom[20][6]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][6]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][6]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][6]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][6]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][6]_i_7_n_0\ : STD_LOGIC;
  signal \rom[20][6]_i_8_n_0\ : STD_LOGIC;
  signal \rom[20][6]_i_9_n_0\ : STD_LOGIC;
  signal \rom[20][7]_i_10_n_0\ : STD_LOGIC;
  signal \rom[20][7]_i_11_n_0\ : STD_LOGIC;
  signal \rom[20][7]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][7]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][7]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][7]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][7]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][7]_i_7_n_0\ : STD_LOGIC;
  signal \rom[20][7]_i_8_n_0\ : STD_LOGIC;
  signal \rom[20][7]_i_9_n_0\ : STD_LOGIC;
  signal \rom[20][8]_i_10_n_0\ : STD_LOGIC;
  signal \rom[20][8]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][8]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][8]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][8]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][8]_i_6_n_0\ : STD_LOGIC;
  signal \rom[20][8]_i_7_n_0\ : STD_LOGIC;
  signal \rom[20][8]_i_8_n_0\ : STD_LOGIC;
  signal \rom[20][8]_i_9_n_0\ : STD_LOGIC;
  signal \rom[20][9]_i_2_n_0\ : STD_LOGIC;
  signal \rom[20][9]_i_3_n_0\ : STD_LOGIC;
  signal \rom[20][9]_i_4_n_0\ : STD_LOGIC;
  signal \rom[20][9]_i_5_n_0\ : STD_LOGIC;
  signal \rom[20][9]_i_6_n_0\ : STD_LOGIC;
  signal \rom[21][12]_i_2_n_0\ : STD_LOGIC;
  signal \rom[21][12]_i_3_n_0\ : STD_LOGIC;
  signal \rom[21][12]_i_4_n_0\ : STD_LOGIC;
  signal \rom[21][12]_i_5_n_0\ : STD_LOGIC;
  signal \rom[21][15]_i_2_n_0\ : STD_LOGIC;
  signal \rom[21][15]_i_3_n_0\ : STD_LOGIC;
  signal \rom[21][15]_i_4_n_0\ : STD_LOGIC;
  signal \rom[21][15]_i_5_n_0\ : STD_LOGIC;
  signal \rom[21][15]_i_6_n_0\ : STD_LOGIC;
  signal \rom[22][11]_i_2_n_0\ : STD_LOGIC;
  signal \rom[22][11]_i_3_n_0\ : STD_LOGIC;
  signal \rom[22][12]_i_10_n_0\ : STD_LOGIC;
  signal \rom[22][12]_i_11_n_0\ : STD_LOGIC;
  signal \rom[22][12]_i_2_n_0\ : STD_LOGIC;
  signal \rom[22][12]_i_3_n_0\ : STD_LOGIC;
  signal \rom[22][12]_i_4_n_0\ : STD_LOGIC;
  signal \rom[22][12]_i_5_n_0\ : STD_LOGIC;
  signal \rom[22][12]_i_6_n_0\ : STD_LOGIC;
  signal \rom[22][12]_i_7_n_0\ : STD_LOGIC;
  signal \rom[22][12]_i_8_n_0\ : STD_LOGIC;
  signal \rom[22][12]_i_9_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_10_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_11_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_12_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_13_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_14_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_15_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_16_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_17_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_18_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_19_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_20_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_21_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_22_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_2_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_3_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_4_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_5_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_6_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_8_n_0\ : STD_LOGIC;
  signal \rom[22][15]_i_9_n_0\ : STD_LOGIC;
  signal \rom[22][4]_i_2_n_0\ : STD_LOGIC;
  signal \rom[22][4]_i_3_n_0\ : STD_LOGIC;
  signal \rom[22][7]_i_2_n_0\ : STD_LOGIC;
  signal \rom[22][7]_i_3_n_0\ : STD_LOGIC;
  signal \rom[22][7]_i_4_n_0\ : STD_LOGIC;
  signal \rom[22][7]_i_5_n_0\ : STD_LOGIC;
  signal \rom[22][8]_i_2_n_0\ : STD_LOGIC;
  signal \rom[22][8]_i_3_n_0\ : STD_LOGIC;
  signal \rom[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \rom[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \rom[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \rom[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \rom[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \rom[3][5]_i_3_n_0\ : STD_LOGIC;
  signal \rom[3][5]_i_4_n_0\ : STD_LOGIC;
  signal \rom[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \rom[5][2]_i_2_n_0\ : STD_LOGIC;
  signal \rom[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \rom[5][4]_i_3_n_0\ : STD_LOGIC;
  signal \rom[5][5]_i_2_n_0\ : STD_LOGIC;
  signal \rom[5][5]_i_3_n_0\ : STD_LOGIC;
  signal \rom[5][5]_i_4_n_0\ : STD_LOGIC;
  signal \rom[6][7]_i_2_n_0\ : STD_LOGIC;
  signal rom_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rom_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rom_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rom_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \rom_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rom_addr[5]_i_3_n_0\ : STD_LOGIC;
  signal rom_do : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \rom_do[0]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[0]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[0]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do[0]_i_6_n_0\ : STD_LOGIC;
  signal \rom_do[0]_i_7_n_0\ : STD_LOGIC;
  signal \rom_do[10]_i_1_n_0\ : STD_LOGIC;
  signal \rom_do[10]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[10]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[10]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[11]_i_10_n_0\ : STD_LOGIC;
  signal \rom_do[11]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[11]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[11]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[11]_i_6_n_0\ : STD_LOGIC;
  signal \rom_do[11]_i_7_n_0\ : STD_LOGIC;
  signal \rom_do[11]_i_8_n_0\ : STD_LOGIC;
  signal \rom_do[11]_i_9_n_0\ : STD_LOGIC;
  signal \rom_do[12]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[12]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[12]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[12]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do[12]_i_6_n_0\ : STD_LOGIC;
  signal \rom_do[13]_i_1_n_0\ : STD_LOGIC;
  signal \rom_do[13]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[13]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[14]_i_1_n_0\ : STD_LOGIC;
  signal \rom_do[14]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[14]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[15]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[15]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[15]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[1]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[1]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[1]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[1]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do[1]_i_6_n_0\ : STD_LOGIC;
  signal \rom_do[2]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[2]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[2]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do[2]_i_6_n_0\ : STD_LOGIC;
  signal \rom_do[3]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[3]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[3]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[3]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do[4]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[4]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[4]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[4]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do[4]_i_6_n_0\ : STD_LOGIC;
  signal \rom_do[4]_i_7_n_0\ : STD_LOGIC;
  signal \rom_do[5]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[5]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[5]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[5]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do[5]_i_6_n_0\ : STD_LOGIC;
  signal \rom_do[6]_i_10_n_0\ : STD_LOGIC;
  signal \rom_do[6]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[6]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[6]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do[6]_i_6_n_0\ : STD_LOGIC;
  signal \rom_do[6]_i_8_n_0\ : STD_LOGIC;
  signal \rom_do[6]_i_9_n_0\ : STD_LOGIC;
  signal \rom_do[7]_i_10_n_0\ : STD_LOGIC;
  signal \rom_do[7]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[7]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[7]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[7]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do[7]_i_6_n_0\ : STD_LOGIC;
  signal \rom_do[7]_i_7_n_0\ : STD_LOGIC;
  signal \rom_do[7]_i_9_n_0\ : STD_LOGIC;
  signal \rom_do[8]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do[8]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[8]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do[8]_i_6_n_0\ : STD_LOGIC;
  signal \rom_do[8]_i_7_n_0\ : STD_LOGIC;
  signal \rom_do[9]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do[9]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do[9]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do[9]_i_6_n_0\ : STD_LOGIC;
  signal \rom_do_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \rom_do_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rom_do_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \rom_do_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \rom_do_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rom_do_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \rom_do_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \rom_reg[15]__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \rom_reg[16]__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rom_reg[17]__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \rom_reg[18]__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rom_reg[19]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \rom_reg[1]__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rom_reg[20][14]_i_3_n_1\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_10\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_11\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_12\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_13\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_14\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_15\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_2\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_3\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_5\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_6\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_7\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_8\ : STD_LOGIC;
  signal \rom_reg[20][14]_i_3_n_9\ : STD_LOGIC;
  signal \rom_reg[20]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \rom_reg[21]__0\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \rom_reg[22][15]_i_7_n_1\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_10\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_11\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_12\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_13\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_14\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_2\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_3\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_5\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_6\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_7\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_8\ : STD_LOGIC;
  signal \rom_reg[22][15]_i_7_n_9\ : STD_LOGIC;
  signal \rom_reg[22]__0\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \rom_reg[2]__0\ : STD_LOGIC_VECTOR ( 12 downto 6 );
  signal \rom_reg[3]__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rom_reg[4]__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \rom_reg[5]__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rom_reg[6]__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal state_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \state_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \state_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \state_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \state_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \state_count[4]_i_3_n_0\ : STD_LOGIC;
  signal w_edge : STD_LOGIC;
  signal \NLW_rom_reg[20][14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_rom_reg[22][15]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_rom_reg[22][15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute KEEP : string;
  attribute KEEP of \DADDR_reg[0]\ : label is "yes";
  attribute KEEP of \DADDR_reg[1]\ : label is "yes";
  attribute KEEP of \DADDR_reg[2]\ : label is "yes";
  attribute KEEP of \DADDR_reg[3]\ : label is "yes";
  attribute KEEP of \DADDR_reg[4]\ : label is "yes";
  attribute KEEP of \DADDR_reg[5]\ : label is "yes";
  attribute KEEP of \DADDR_reg[6]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of DEN_i_1 : label is "soft_lutpair104";
  attribute KEEP of DEN_reg : label is "yes";
  attribute SOFT_HLUTNM of \DI[15]_i_2\ : label is "soft_lutpair104";
  attribute KEEP of \DI_reg[0]\ : label is "yes";
  attribute KEEP of \DI_reg[10]\ : label is "yes";
  attribute KEEP of \DI_reg[11]\ : label is "yes";
  attribute KEEP of \DI_reg[12]\ : label is "yes";
  attribute KEEP of \DI_reg[13]\ : label is "yes";
  attribute KEEP of \DI_reg[14]\ : label is "yes";
  attribute KEEP of \DI_reg[15]\ : label is "yes";
  attribute KEEP of \DI_reg[1]\ : label is "yes";
  attribute KEEP of \DI_reg[2]\ : label is "yes";
  attribute KEEP of \DI_reg[3]\ : label is "yes";
  attribute KEEP of \DI_reg[4]\ : label is "yes";
  attribute KEEP of \DI_reg[5]\ : label is "yes";
  attribute KEEP of \DI_reg[6]\ : label is "yes";
  attribute KEEP of \DI_reg[7]\ : label is "yes";
  attribute KEEP of \DI_reg[8]\ : label is "yes";
  attribute KEEP of \DI_reg[9]\ : label is "yes";
  attribute KEEP of DWE_reg : label is "yes";
  attribute KEEP of RST_MMCM_reg : label is "yes";
  attribute KEEP of SRDY_reg : label is "yes";
  attribute SOFT_HLUTNM of \current_state[1]_i_4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rom[19][0]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rom[19][0]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rom[19][12]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rom[19][12]_i_3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rom[19][13]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rom[19][13]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rom[19][14]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rom[19][14]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rom[19][1]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rom[19][1]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rom[19][3]_i_4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rom[19][3]_i_5\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rom[19][3]_i_6\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rom[19][3]_i_7\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rom[19][4]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rom[19][4]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rom[19][5]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rom[19][5]_i_4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rom[19][5]_i_5\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rom[19][6]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rom[19][7]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rom[19][7]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rom[19][7]_i_5\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rom[20][10]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rom[20][10]_i_7\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rom[20][10]_i_8\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rom[20][11]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rom[20][11]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rom[20][12]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rom[20][12]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rom[20][13]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rom[20][13]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rom[20][14]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rom[20][14]_i_7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rom[21][12]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rom[21][12]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rom[21][15]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rom[21][15]_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rom[22][4]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rom[22][4]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rom[22][7]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rom[22][7]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rom_addr[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rom_addr[5]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rom_do[0]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rom_do[0]_i_7\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rom_do[11]_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rom_do[11]_i_9\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rom_do[12]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \rom_do[12]_i_6\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rom_do[13]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rom_do[14]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rom_do[1]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \rom_do[2]_i_6\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rom_do[5]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rom_do[6]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rom_do[6]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rom_do[7]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rom_do[8]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rom_do[9]_i_6\ : label is "soft_lutpair97";
  attribute ROM_STYLE : string;
  attribute ROM_STYLE of \rom_reg[15][0]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][10]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][11]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][12]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][13]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][1]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][2]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][3]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][4]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][5]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][8]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[15][9]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][0]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][10]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][11]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][1]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][2]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][3]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][4]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][5]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][8]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[16][9]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[17][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[17][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[18][0]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[18][1]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[18][2]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[18][3]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[18][4]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[18][5]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[18][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[18][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[18][8]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[18][9]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][0]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][10]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][11]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][12]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][13]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][14]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][1]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][2]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][3]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][4]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][5]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][8]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[19][9]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][0]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][10]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][11]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][1]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][2]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][3]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][4]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][5]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][8]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[1][9]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][0]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][10]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][11]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][12]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][13]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][14]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][1]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][2]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][3]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][4]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][5]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][8]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[20][9]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[21][11]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[21][12]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[21][15]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[21][8]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[22][11]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[22][12]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[22][15]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[22][4]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[22][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[22][8]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[2][12]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[2][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[2][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][0]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][10]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][11]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][1]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][2]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][3]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][4]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][5]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][8]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[3][9]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[4][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[4][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][0]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][10]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][11]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][1]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][2]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][3]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][4]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][5]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][7]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][8]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[5][9]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[6][6]\ : label is "distributed";
  attribute ROM_STYLE of \rom_reg[6][7]\ : label is "distributed";
  attribute SOFT_HLUTNM of \state_count[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \state_count[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \state_count[4]_i_3\ : label is "soft_lutpair103";
begin
  DCLK <= \^dclk\;
  DI(15 downto 0) <= \^di\(15 downto 0);
  RST_MMCM <= \^rst_mmcm\;
  \^dclk\ <= SCLK;
\DADDR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(2),
      I2 => current_state(0),
      I3 => current_state(1),
      O => \DADDR[6]_i_1_n_0\
    );
\DADDR[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(2),
      I2 => current_state(0),
      I3 => current_state(1),
      O => \DADDR[6]_i_2_n_0\
    );
\DADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \DADDR[6]_i_2_n_0\,
      D => rom_do(32),
      Q => DADDR(0),
      R => \DADDR[6]_i_1_n_0\
    );
\DADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \DADDR[6]_i_2_n_0\,
      D => rom_do(33),
      Q => DADDR(1),
      R => \DADDR[6]_i_1_n_0\
    );
\DADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \DADDR[6]_i_2_n_0\,
      D => rom_do(34),
      Q => DADDR(2),
      R => \DADDR[6]_i_1_n_0\
    );
\DADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \DADDR[6]_i_2_n_0\,
      D => rom_do(35),
      Q => DADDR(3),
      R => \DADDR[6]_i_1_n_0\
    );
\DADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \DADDR[6]_i_2_n_0\,
      D => rom_do(36),
      Q => DADDR(4),
      R => \DADDR[6]_i_1_n_0\
    );
\DADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \DADDR[6]_i_2_n_0\,
      D => rom_do(37),
      Q => DADDR(5),
      R => \DADDR[6]_i_1_n_0\
    );
\DADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \DADDR[6]_i_2_n_0\,
      D => rom_do(38),
      Q => DADDR(6),
      R => \DADDR[6]_i_1_n_0\
    );
DEN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(2),
      I2 => current_state(0),
      I3 => current_state(1),
      O => next_den
    );
DEN_reg: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_den,
      Q => DEN,
      R => '0'
    );
\DI[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(0),
      I2 => rom_do(0),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[0]_i_2_n_0\,
      O => next_di(0)
    );
\DI[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(38),
      I1 => DO(0),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(0),
      O => \DI[0]_i_2_n_0\
    );
\DI[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(10),
      I2 => rom_do(10),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[10]_i_2_n_0\,
      O => next_di(10)
    );
\DI[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(26),
      I1 => DO(10),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(10),
      O => \DI[10]_i_2_n_0\
    );
\DI[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(11),
      I2 => rom_do(11),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[11]_i_2_n_0\,
      O => next_di(11)
    );
\DI[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(27),
      I1 => DO(11),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(11),
      O => \DI[11]_i_2_n_0\
    );
\DI[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(12),
      I2 => rom_do(12),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[12]_i_2_n_0\,
      O => next_di(12)
    );
\DI[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(28),
      I1 => DO(12),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(12),
      O => \DI[12]_i_2_n_0\
    );
\DI[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(13),
      I2 => rom_do(13),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[13]_i_2_n_0\,
      O => next_di(13)
    );
\DI[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(29),
      I1 => DO(13),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(13),
      O => \DI[13]_i_2_n_0\
    );
\DI[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(14),
      I2 => rom_do(14),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[14]_i_2_n_0\,
      O => next_di(14)
    );
\DI[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(30),
      I1 => DO(14),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(14),
      O => \DI[14]_i_2_n_0\
    );
\DI[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(15),
      I2 => rom_do(15),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[15]_i_3_n_0\,
      O => next_di(15)
    );
\DI[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(0),
      I2 => current_state(1),
      I3 => current_state(2),
      O => \DI[15]_i_2_n_0\
    );
\DI[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(31),
      I1 => DO(15),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(15),
      O => \DI[15]_i_3_n_0\
    );
\DI[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(1),
      I2 => rom_do(1),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[1]_i_2_n_0\,
      O => next_di(1)
    );
\DI[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(38),
      I1 => DO(1),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(1),
      O => \DI[1]_i_2_n_0\
    );
\DI[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(2),
      I2 => rom_do(2),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[2]_i_2_n_0\,
      O => next_di(2)
    );
\DI[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(38),
      I1 => DO(2),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(2),
      O => \DI[2]_i_2_n_0\
    );
\DI[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(3),
      I2 => rom_do(3),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[3]_i_2_n_0\,
      O => next_di(3)
    );
\DI[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(38),
      I1 => DO(3),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(3),
      O => \DI[3]_i_2_n_0\
    );
\DI[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(4),
      I2 => rom_do(4),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[4]_i_2_n_0\,
      O => next_di(4)
    );
\DI[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(23),
      I1 => DO(4),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(4),
      O => \DI[4]_i_2_n_0\
    );
\DI[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(5),
      I2 => rom_do(5),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[5]_i_2_n_0\,
      O => next_di(5)
    );
\DI[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(38),
      I1 => DO(5),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(5),
      O => \DI[5]_i_2_n_0\
    );
\DI[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(6),
      I2 => rom_do(6),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[6]_i_2_n_0\,
      O => next_di(6)
    );
\DI[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(38),
      I1 => DO(6),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(6),
      O => \DI[6]_i_2_n_0\
    );
\DI[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(7),
      I2 => rom_do(7),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[7]_i_2_n_0\,
      O => next_di(7)
    );
\DI[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(23),
      I1 => DO(7),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(7),
      O => \DI[7]_i_2_n_0\
    );
\DI[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFFCF20000000"
    )
        port map (
      I0 => rom_do(8),
      I1 => current_state(3),
      I2 => current_state(0),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(8),
      O => next_di(8)
    );
\DI[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => current_state(1),
      I1 => \^di\(9),
      I2 => rom_do(9),
      I3 => \DI[15]_i_2_n_0\,
      I4 => \DI[9]_i_2_n_0\,
      O => next_di(9)
    );
\DI[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF08000000"
    )
        port map (
      I0 => rom_do(38),
      I1 => DO(9),
      I2 => current_state(3),
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => \^di\(9),
      O => \DI[9]_i_2_n_0\
    );
\DI_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(0),
      Q => \^di\(0),
      R => '0'
    );
\DI_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(10),
      Q => \^di\(10),
      R => '0'
    );
\DI_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(11),
      Q => \^di\(11),
      R => '0'
    );
\DI_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(12),
      Q => \^di\(12),
      R => '0'
    );
\DI_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(13),
      Q => \^di\(13),
      R => '0'
    );
\DI_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(14),
      Q => \^di\(14),
      R => '0'
    );
\DI_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(15),
      Q => \^di\(15),
      R => '0'
    );
\DI_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(1),
      Q => \^di\(1),
      R => '0'
    );
\DI_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(2),
      Q => \^di\(2),
      R => '0'
    );
\DI_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(3),
      Q => \^di\(3),
      R => '0'
    );
\DI_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(4),
      Q => \^di\(4),
      R => '0'
    );
\DI_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(5),
      Q => \^di\(5),
      R => '0'
    );
\DI_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(6),
      Q => \^di\(6),
      R => '0'
    );
\DI_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(7),
      Q => \^di\(7),
      R => '0'
    );
\DI_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(8),
      Q => \^di\(8),
      R => '0'
    );
\DI_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_di(9),
      Q => \^di\(9),
      R => '0'
    );
DWE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(2),
      I2 => current_state(3),
      I3 => current_state(1),
      O => next_dwe
    );
DWE_reg: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_dwe,
      Q => DWE,
      R => '0'
    );
RST_MMCM_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8BE"
    )
        port map (
      I0 => \^rst_mmcm\,
      I1 => current_state(2),
      I2 => current_state(0),
      I3 => current_state(1),
      I4 => current_state(3),
      O => next_rst_mmcm
    );
RST_MMCM_reg: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_rst_mmcm,
      Q => \^rst_mmcm\,
      R => '0'
    );
SRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => current_state(1),
      I1 => current_state(2),
      I2 => LOCKED,
      I3 => current_state(3),
      I4 => current_state(0),
      O => next_srdy
    );
SRDY_reg: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => next_srdy,
      Q => SRDY,
      R => '0'
    );
\current_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFDFF0000"
    )
        port map (
      I0 => DRDY,
      I1 => current_state(2),
      I2 => current_state(1),
      I3 => current_state(0),
      I4 => current_state(3),
      I5 => \current_state[0]_i_2_n_0\,
      O => next_state(0)
    );
\current_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC33FC77FF77FF"
    )
        port map (
      I0 => DRDY,
      I1 => current_state(2),
      I2 => LOCKED,
      I3 => current_state(0),
      I4 => SEN,
      I5 => current_state(1),
      O => \current_state[0]_i_2_n_0\
    );
\current_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03BBFF00"
    )
        port map (
      I0 => DRDY,
      I1 => current_state(2),
      I2 => SEN,
      I3 => current_state(1),
      I4 => current_state(0),
      O => \current_state[1]_i_2_n_0\
    );
\current_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => DRDY,
      I1 => \current_state[1]_i_4_n_0\,
      I2 => current_state(0),
      I3 => current_state(2),
      I4 => current_state(1),
      O => \current_state[1]_i_3_n_0\
    );
\current_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => state_count(2),
      I1 => state_count(0),
      I2 => state_count(1),
      I3 => state_count(3),
      I4 => state_count(4),
      O => \current_state[1]_i_4_n_0\
    );
\current_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0338003830303030"
    )
        port map (
      I0 => \current_state[2]_i_2_n_0\,
      I1 => current_state(3),
      I2 => current_state(2),
      I3 => current_state(1),
      I4 => SEN,
      I5 => current_state(0),
      O => next_state(2)
    );
\current_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => DRDY,
      I1 => state_count(4),
      I2 => state_count(3),
      I3 => state_count(1),
      I4 => state_count(0),
      I5 => state_count(2),
      O => \current_state[2]_i_2_n_0\
    );
\current_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3004000C"
    )
        port map (
      I0 => DRDY,
      I1 => current_state(3),
      I2 => current_state(2),
      I3 => current_state(1),
      I4 => current_state(0),
      O => next_state(3)
    );
\current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => next_state(0),
      Q => current_state(0),
      S => RST
    );
\current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => next_state(1),
      Q => current_state(1),
      R => RST
    );
\current_state_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \current_state[1]_i_2_n_0\,
      I1 => \current_state[1]_i_3_n_0\,
      O => next_state(1),
      S => current_state(3)
    );
\current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => next_state(2),
      Q => current_state(2),
      R => RST
    );
\current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => next_state(3),
      Q => current_state(3),
      R => RST
    );
\rom[15][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"67"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(0),
      I1 => PROG_DIVCLK_DIVIDE(1),
      I2 => \rom[15][13]_i_2_n_0\,
      O => p_6_in(0)
    );
\rom[15][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(1),
      I1 => PROG_DIVCLK_DIVIDE(0),
      I2 => \rom[15][13]_i_2_n_0\,
      O => p_6_in(12)
    );
\rom[15][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \rom[15][13]_i_2_n_0\,
      I1 => PROG_DIVCLK_DIVIDE(1),
      I2 => PROG_DIVCLK_DIVIDE(0),
      O => p_6_in(13)
    );
\rom[15][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(6),
      I1 => PROG_DIVCLK_DIVIDE(7),
      I2 => PROG_DIVCLK_DIVIDE(4),
      I3 => PROG_DIVCLK_DIVIDE(5),
      I4 => PROG_DIVCLK_DIVIDE(3),
      I5 => PROG_DIVCLK_DIVIDE(2),
      O => \rom[15][13]_i_2_n_0\
    );
\rom[15][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAA5AAB"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(2),
      I1 => \rom[15][2]_i_2_n_0\,
      I2 => PROG_DIVCLK_DIVIDE(1),
      I3 => PROG_DIVCLK_DIVIDE(0),
      I4 => PROG_DIVCLK_DIVIDE(3),
      O => p_6_in(1)
    );
\rom[15][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAAAAB"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(3),
      I1 => \rom[15][2]_i_2_n_0\,
      I2 => PROG_DIVCLK_DIVIDE(1),
      I3 => PROG_DIVCLK_DIVIDE(0),
      I4 => PROG_DIVCLK_DIVIDE(2),
      O => p_6_in(2)
    );
\rom[15][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(5),
      I1 => PROG_DIVCLK_DIVIDE(4),
      I2 => PROG_DIVCLK_DIVIDE(7),
      I3 => PROG_DIVCLK_DIVIDE(6),
      O => \rom[15][2]_i_2_n_0\
    );
\rom[15][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA9AAF9AAA9AAA"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(4),
      I1 => \rom[15][4]_i_2_n_0\,
      I2 => PROG_DIVCLK_DIVIDE(3),
      I3 => PROG_DIVCLK_DIVIDE(2),
      I4 => PROG_DIVCLK_DIVIDE(5),
      I5 => \rom[15][4]_i_3_n_0\,
      O => p_6_in(3)
    );
\rom[15][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAF9AAAAAAA"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(5),
      I1 => \rom[15][4]_i_2_n_0\,
      I2 => PROG_DIVCLK_DIVIDE(3),
      I3 => PROG_DIVCLK_DIVIDE(2),
      I4 => PROG_DIVCLK_DIVIDE(4),
      I5 => \rom[15][4]_i_3_n_0\,
      O => p_6_in(4)
    );
\rom[15][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(0),
      I1 => PROG_DIVCLK_DIVIDE(1),
      O => \rom[15][4]_i_2_n_0\
    );
\rom[15][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(1),
      I1 => PROG_DIVCLK_DIVIDE(0),
      I2 => PROG_DIVCLK_DIVIDE(7),
      I3 => PROG_DIVCLK_DIVIDE(6),
      O => \rom[15][4]_i_3_n_0\
    );
\rom[15][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A9A"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(6),
      I1 => \rom[15][5]_i_2_n_0\,
      I2 => PROG_DIVCLK_DIVIDE(5),
      I3 => \rom[15][5]_i_3_n_0\,
      I4 => PROG_DIVCLK_DIVIDE(7),
      I5 => \rom[15][5]_i_4_n_0\,
      O => p_6_in(5)
    );
\rom[15][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(3),
      I1 => PROG_DIVCLK_DIVIDE(1),
      I2 => PROG_DIVCLK_DIVIDE(0),
      I3 => PROG_DIVCLK_DIVIDE(2),
      I4 => PROG_DIVCLK_DIVIDE(4),
      O => \rom[15][5]_i_2_n_0\
    );
\rom[15][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(2),
      I1 => PROG_DIVCLK_DIVIDE(3),
      O => \rom[15][5]_i_3_n_0\
    );
\rom[15][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(1),
      I1 => PROG_DIVCLK_DIVIDE(0),
      I2 => PROG_DIVCLK_DIVIDE(5),
      I3 => PROG_DIVCLK_DIVIDE(4),
      O => \rom[15][5]_i_4_n_0\
    );
\rom[15][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PROG_DIVCLK_DIVIDE(1),
      I1 => \rom[15][13]_i_2_n_0\,
      O => p_6_in(6)
    );
\rom[16][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3D38"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(7),
      I1 => PROG_CLKFBOUT_MULT(1),
      I2 => PROG_CLKFBOUT_MULT(0),
      I3 => \rom[16][6]_i_2_n_0\,
      O => low_time(0)
    );
\rom[16][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CDD3C88"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(7),
      I1 => PROG_CLKFBOUT_MULT(2),
      I2 => PROG_CLKFBOUT_MULT(1),
      I3 => PROG_CLKFBOUT_MULT(0),
      I4 => \rom[16][1]_i_2_n_0\,
      O => low_time(1)
    );
\rom[16][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0001"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(6),
      I1 => PROG_CLKFBOUT_MULT(5),
      I2 => PROG_CLKFBOUT_MULT(4),
      I3 => PROG_CLKFBOUT_MULT(3),
      I4 => PROG_CLKFBOUT_MULT(2),
      I5 => PROG_CLKFBOUT_MULT(1),
      O => \rom[16][1]_i_2_n_0\
    );
\rom[16][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCDDDD3CCC8888"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(7),
      I1 => PROG_CLKFBOUT_MULT(3),
      I2 => PROG_CLKFBOUT_MULT(2),
      I3 => PROG_CLKFBOUT_MULT(1),
      I4 => PROG_CLKFBOUT_MULT(0),
      I5 => \rom[16][2]_i_2_n_0\,
      O => low_time(2)
    );
\rom[16][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(6),
      I1 => PROG_CLKFBOUT_MULT(5),
      I2 => PROG_CLKFBOUT_MULT(4),
      I3 => PROG_CLKFBOUT_MULT(1),
      I4 => PROG_CLKFBOUT_MULT(2),
      I5 => PROG_CLKFBOUT_MULT(3),
      O => \rom[16][2]_i_2_n_0\
    );
\rom[16][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCDDDD3CCC8888"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(7),
      I1 => PROG_CLKFBOUT_MULT(4),
      I2 => \rom[16][3]_i_2_n_0\,
      I3 => PROG_CLKFBOUT_MULT(3),
      I4 => PROG_CLKFBOUT_MULT(0),
      I5 => \rom[16][3]_i_3_n_0\,
      O => low_time(3)
    );
\rom[16][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(1),
      I1 => PROG_CLKFBOUT_MULT(2),
      O => \rom[16][3]_i_2_n_0\
    );
\rom[16][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(6),
      I1 => PROG_CLKFBOUT_MULT(5),
      I2 => PROG_CLKFBOUT_MULT(3),
      I3 => PROG_CLKFBOUT_MULT(2),
      I4 => PROG_CLKFBOUT_MULT(1),
      I5 => PROG_CLKFBOUT_MULT(4),
      O => \rom[16][3]_i_3_n_0\
    );
\rom[16][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFCFC0C5C0C0"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(7),
      I1 => \rom[16][4]_i_2_n_0\,
      I2 => PROG_CLKFBOUT_MULT(0),
      I3 => PROG_CLKFBOUT_MULT(6),
      I4 => \rom[16][4]_i_3_n_0\,
      I5 => PROG_CLKFBOUT_MULT(5),
      O => low_time(4)
    );
\rom[16][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(5),
      I1 => PROG_CLKFBOUT_MULT(3),
      I2 => PROG_CLKFBOUT_MULT(1),
      I3 => PROG_CLKFBOUT_MULT(2),
      I4 => PROG_CLKFBOUT_MULT(4),
      O => \rom[16][4]_i_2_n_0\
    );
\rom[16][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(3),
      I1 => PROG_CLKFBOUT_MULT(2),
      I2 => PROG_CLKFBOUT_MULT(1),
      I3 => PROG_CLKFBOUT_MULT(4),
      O => \rom[16][4]_i_3_n_0\
    );
\rom[16][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFC5C0"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(7),
      I1 => \rom[16][5]_i_2_n_0\,
      I2 => PROG_CLKFBOUT_MULT(0),
      I3 => \rom[17][6]_i_2_n_0\,
      I4 => PROG_CLKFBOUT_MULT(6),
      O => low_time(5)
    );
\rom[16][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(6),
      I1 => PROG_CLKFBOUT_MULT(4),
      I2 => PROG_CLKFBOUT_MULT(2),
      I3 => PROG_CLKFBOUT_MULT(1),
      I4 => PROG_CLKFBOUT_MULT(3),
      I5 => PROG_CLKFBOUT_MULT(5),
      O => \rom[16][5]_i_2_n_0\
    );
\rom[16][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(1),
      I1 => PROG_CLKFBOUT_MULT(7),
      I2 => \rom[16][6]_i_2_n_0\,
      O => high_time(0)
    );
\rom[16][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0001"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(6),
      I1 => PROG_CLKFBOUT_MULT(5),
      I2 => PROG_CLKFBOUT_MULT(4),
      I3 => PROG_CLKFBOUT_MULT(3),
      I4 => PROG_CLKFBOUT_MULT(1),
      I5 => PROG_CLKFBOUT_MULT(2),
      O => \rom[16][6]_i_2_n_0\
    );
\rom[17][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(0),
      I1 => \rom[17][6]_i_2_n_0\,
      I2 => PROG_CLKFBOUT_MULT(6),
      I3 => PROG_CLKFBOUT_MULT(7),
      O => no_count
    );
\rom[17][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(4),
      I1 => PROG_CLKFBOUT_MULT(1),
      I2 => PROG_CLKFBOUT_MULT(2),
      I3 => PROG_CLKFBOUT_MULT(3),
      I4 => PROG_CLKFBOUT_MULT(5),
      O => \rom[17][6]_i_2_n_0\
    );
\rom[17][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(7),
      I1 => PROG_CLKFBOUT_MULT(6),
      I2 => \rom[17][7]_i_2_n_0\,
      I3 => PROG_CLKFBOUT_MULT(0),
      O => w_edge
    );
\rom[17][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(4),
      I1 => PROG_CLKFBOUT_MULT(2),
      I2 => PROG_CLKFBOUT_MULT(1),
      I3 => PROG_CLKFBOUT_MULT(3),
      I4 => PROG_CLKFBOUT_MULT(5),
      O => \rom[17][7]_i_2_n_0\
    );
\rom[18][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[18][8]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][2]_i_2_n_0\,
      O => i_s1_lock(20)
    );
\rom[18][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[18][9]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][3]_i_2_n_0\,
      O => i_s1_lock(21)
    );
\rom[18][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[19][10]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][4]_i_2_n_0\,
      O => i_s1_lock(22)
    );
\rom[18][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[19][11]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][5]_i_2_n_0\,
      O => i_s1_lock(23)
    );
\rom[18][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[19][12]_i_4_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][6]_i_2_n_0\,
      O => i_s1_lock(24)
    );
\rom[18][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[19][13]_i_4_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][7]_i_2_n_0\,
      O => i_s1_lock(25)
    );
\rom[18][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[19][14]_i_4_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][8]_i_2_n_0\,
      O => i_s1_lock(26)
    );
\rom[18][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][10]_i_4_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][9]_i_2_n_0\,
      O => i_s1_lock(27)
    );
\rom[18][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][11]_i_4_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[18][8]_i_2_n_0\,
      O => i_s1_lock(28)
    );
\rom[18][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][11]_i_7_n_0\,
      I1 => \rom[20][11]_i_8_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][11]_i_6_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][2]_i_5_n_0\,
      O => \rom[18][8]_i_2_n_0\
    );
\rom[18][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][12]_i_4_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[18][9]_i_2_n_0\,
      O => i_s1_lock(29)
    );
\rom[18][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][12]_i_7_n_0\,
      I1 => \rom[20][12]_i_8_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][12]_i_6_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][3]_i_5_n_0\,
      O => \rom[18][9]_i_2_n_0\
    );
\rom[19][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[19][8]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][0]_i_2_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_15\,
      I4 => \rom[19][0]_i_3_n_0\,
      O => i_s1_lock(0)
    );
\rom[19][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][6]_i_10_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][6]_i_11_n_0\,
      O => \rom[19][0]_i_2_n_0\
    );
\rom[19][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][6]_i_9_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[19][0]_i_4_n_0\,
      O => \rom[19][0]_i_3_n_0\
    );
\rom[19][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"026D036F00DB027D"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_13\,
      O => \rom[19][0]_i_4_n_0\
    );
\rom[19][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][13]_i_4_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][10]_i_2_n_0\,
      O => i_s1_lock(30)
    );
\rom[19][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][13]_i_7_n_0\,
      I1 => \rom[20][13]_i_8_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][13]_i_6_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][4]_i_5_n_0\,
      O => \rom[19][10]_i_2_n_0\
    );
\rom[19][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][14]_i_5_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][11]_i_2_n_0\,
      O => i_s1_lock(31)
    );
\rom[19][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][14]_i_22_n_0\,
      I1 => \rom[20][14]_i_23_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][14]_i_6_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][5]_i_5_n_0\,
      O => \rom[19][11]_i_2_n_0\
    );
\rom[19][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom[19][12]_i_2_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_15\,
      I2 => \rom[19][12]_i_3_n_0\,
      I3 => PROG_CLKFBOUT_MULT(0),
      I4 => \rom[19][12]_i_4_n_0\,
      O => i_s1_lock(32)
    );
\rom[19][12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[19][12]_i_5_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][6]_i_6_n_0\,
      O => \rom[19][12]_i_2_n_0\
    );
\rom[19][12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][6]_i_4_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][6]_i_5_n_0\,
      O => \rom[19][12]_i_3_n_0\
    );
\rom[19][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[19][12]_i_6_n_0\,
      I1 => \rom[20][6]_i_10_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][6]_i_8_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][6]_i_9_n_0\,
      O => \rom[19][12]_i_4_n_0\
    );
\rom[19][12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00070003BE7DD7BE"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[19][12]_i_5_n_0\
    );
\rom[19][12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13133233213153EB"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_12\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[19][12]_i_6_n_0\
    );
\rom[19][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom[19][13]_i_2_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_15\,
      I2 => \rom[19][13]_i_3_n_0\,
      I3 => PROG_CLKFBOUT_MULT(0),
      I4 => \rom[19][13]_i_4_n_0\,
      O => i_s1_lock(33)
    );
\rom[19][13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[19][13]_i_5_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][7]_i_6_n_0\,
      O => \rom[19][13]_i_2_n_0\
    );
\rom[19][13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][7]_i_4_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][7]_i_5_n_0\,
      O => \rom[19][13]_i_3_n_0\
    );
\rom[19][13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[19][13]_i_6_n_0\,
      I1 => \rom[20][7]_i_10_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][7]_i_8_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][7]_i_9_n_0\,
      O => \rom[19][13]_i_4_n_0\
    );
\rom[19][13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003A65D0005CBA6"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[19][13]_i_5_n_0\
    );
\rom[19][13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010006B8651DBA"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[19][13]_i_6_n_0\
    );
\rom[19][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom[19][14]_i_2_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_15\,
      I2 => \rom[19][14]_i_3_n_0\,
      I3 => PROG_CLKFBOUT_MULT(0),
      I4 => \rom[19][14]_i_4_n_0\,
      O => i_s1_lock(34)
    );
\rom[19][14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[19][14]_i_5_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][8]_i_6_n_0\,
      O => \rom[19][14]_i_2_n_0\
    );
\rom[19][14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][8]_i_4_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][8]_i_5_n_0\,
      O => \rom[19][14]_i_3_n_0\
    );
\rom[19][14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[19][14]_i_6_n_0\,
      I1 => \rom[20][8]_i_10_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][8]_i_8_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][8]_i_9_n_0\,
      O => \rom[19][14]_i_4_n_0\
    );
\rom[19][14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003DCFD0021BB7B"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[19][14]_i_5_n_0\
    );
\rom[19][14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00030007BE7DDFBE"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[19][14]_i_6_n_0\
    );
\rom[19][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[19][9]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][1]_i_2_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_15\,
      I4 => \rom[19][1]_i_3_n_0\,
      O => i_s1_lock(1)
    );
\rom[19][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[20][7]_i_10_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[19][1]_i_4_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_13\,
      I4 => \rom[20][10]_i_7_n_0\,
      O => \rom[19][1]_i_2_n_0\
    );
\rom[19][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][7]_i_9_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[19][1]_i_5_n_0\,
      O => \rom[19][1]_i_3_n_0\
    );
\rom[19][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01024B74"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[19][1]_i_4_n_0\
    );
\rom[19][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D00063A655DBA"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[19][1]_i_5_n_0\
    );
\rom[19][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][0]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][2]_i_2_n_0\,
      O => i_s1_lock(2)
    );
\rom[19][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][8]_i_10_n_0\,
      I1 => \rom[20][14]_i_6_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][8]_i_9_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[19][2]_i_3_n_0\,
      O => \rom[19][2]_i_2_n_0\
    );
\rom[19][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00213B7B0033C7DE"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[19][2]_i_3_n_0\
    );
\rom[19][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[20][1]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][3]_i_2_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_15\,
      I4 => \rom[19][3]_i_3_n_0\,
      O => i_s1_lock(3)
    );
\rom[19][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[20][10]_i_11_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[19][3]_i_4_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_13\,
      I4 => \rom[19][3]_i_5_n_0\,
      O => \rom[19][3]_i_2_n_0\
    );
\rom[19][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[20][10]_i_13_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[19][3]_i_6_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_13\,
      I4 => \rom[19][3]_i_7_n_0\,
      O => \rom[19][3]_i_3_n_0\
    );
\rom[19][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01024BF4"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[19][3]_i_4_n_0\
    );
\rom[19][3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001A379"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_10\,
      I1 => \rom_reg[20][14]_i_3_n_9\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_12\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[19][3]_i_5_n_0\
    );
\rom[19][3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02D8013B"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_9\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[19][3]_i_6_n_0\
    );
\rom[19][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03024BF4"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[19][3]_i_7_n_0\
    );
\rom[19][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[20][2]_i_3_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][4]_i_2_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_15\,
      I4 => \rom[19][4]_i_3_n_0\,
      O => i_s1_lock(4)
    );
\rom[19][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][11]_i_10_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][2]_i_4_n_0\,
      O => \rom[19][4]_i_2_n_0\
    );
\rom[19][4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][11]_i_12_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[19][4]_i_4_n_0\,
      O => \rom[19][4]_i_3_n_0\
    );
\rom[19][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000512A0000251C8"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[19][4]_i_4_n_0\
    );
\rom[19][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[20][3]_i_3_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][5]_i_2_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_15\,
      I4 => \rom[19][5]_i_3_n_0\,
      O => i_s1_lock(5)
    );
\rom[19][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[20][12]_i_10_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[19][5]_i_4_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_13\,
      I4 => \rom[19][5]_i_5_n_0\,
      O => \rom[19][5]_i_2_n_0\
    );
\rom[19][5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][12]_i_12_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[19][5]_i_6_n_0\,
      O => \rom[19][5]_i_3_n_0\
    );
\rom[19][5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06023D16"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[19][5]_i_4_n_0\
    );
\rom[19][5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0429063D"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[19][5]_i_5_n_0\
    );
\rom[19][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B900CE0073339C"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[19][5]_i_6_n_0\
    );
\rom[19][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[20][4]_i_3_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][6]_i_2_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_15\,
      I4 => \rom[19][6]_i_3_n_0\,
      O => i_s1_lock(6)
    );
\rom[19][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][13]_i_10_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][4]_i_4_n_0\,
      O => \rom[19][6]_i_2_n_0\
    );
\rom[19][6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][13]_i_12_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[19][6]_i_4_n_0\,
      O => \rom[19][6]_i_3_n_0\
    );
\rom[19][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30301207130301E0"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_13\,
      O => \rom[19][6]_i_4_n_0\
    );
\rom[19][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[20][5]_i_3_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][7]_i_2_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_15\,
      I4 => \rom[19][7]_i_3_n_0\,
      O => i_s1_lock(7)
    );
\rom[19][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][14]_i_25_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][5]_i_4_n_0\,
      O => \rom[19][7]_i_2_n_0\
    );
\rom[19][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[20][14]_i_27_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[19][7]_i_4_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_13\,
      I4 => \rom[19][7]_i_5_n_0\,
      O => \rom[19][7]_i_3_n_0\
    );
\rom[19][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54351167"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_8\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[19][7]_i_4_n_0\
    );
\rom[19][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007913BE"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_9\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[19][7]_i_5_n_0\
    );
\rom[19][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][6]_i_3_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][8]_i_2_n_0\,
      O => i_s1_lock(8)
    );
\rom[19][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][6]_i_6_n_0\,
      I1 => \rom[20][6]_i_7_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][6]_i_5_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[19][8]_i_3_n_0\,
      O => \rom[19][8]_i_2_n_0\
    );
\rom[19][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000697ED0003DBFE"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[19][8]_i_3_n_0\
    );
\rom[19][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][7]_i_3_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[19][9]_i_2_n_0\,
      O => i_s1_lock(9)
    );
\rom[19][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][7]_i_6_n_0\,
      I1 => \rom[20][7]_i_7_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][7]_i_5_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[19][9]_i_3_n_0\,
      O => \rom[19][9]_i_2_n_0\
    );
\rom[19][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AD0063005AA5D6"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[19][9]_i_3_n_0\
    );
\rom[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"67"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(0),
      I1 => PROG_CLKOUT0_DIVIDE(1),
      I2 => \rom[2][7]_i_2_n_0\,
      O => \rom[1][0]_i_1_n_0\
    );
\rom[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAA5AAB"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(2),
      I1 => \rom[1][2]_i_2_n_0\,
      I2 => PROG_CLKOUT0_DIVIDE(1),
      I3 => PROG_CLKOUT0_DIVIDE(0),
      I4 => PROG_CLKOUT0_DIVIDE(3),
      O => \rom[1][1]_i_1_n_0\
    );
\rom[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAAAAB"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(3),
      I1 => \rom[1][2]_i_2_n_0\,
      I2 => PROG_CLKOUT0_DIVIDE(1),
      I3 => PROG_CLKOUT0_DIVIDE(0),
      I4 => PROG_CLKOUT0_DIVIDE(2),
      O => \rom[1][2]_i_1_n_0\
    );
\rom[1][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(5),
      I1 => PROG_CLKOUT0_DIVIDE(4),
      I2 => PROG_CLKOUT0_DIVIDE(7),
      I3 => PROG_CLKOUT0_DIVIDE(6),
      O => \rom[1][2]_i_2_n_0\
    );
\rom[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA9AAF9AAA9AAA"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(4),
      I1 => \rom[1][4]_i_2_n_0\,
      I2 => PROG_CLKOUT0_DIVIDE(3),
      I3 => PROG_CLKOUT0_DIVIDE(2),
      I4 => PROG_CLKOUT0_DIVIDE(5),
      I5 => \rom[1][4]_i_3_n_0\,
      O => \rom[1][3]_i_1_n_0\
    );
\rom[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAF9AAAAAAA"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(5),
      I1 => \rom[1][4]_i_2_n_0\,
      I2 => PROG_CLKOUT0_DIVIDE(3),
      I3 => PROG_CLKOUT0_DIVIDE(2),
      I4 => PROG_CLKOUT0_DIVIDE(4),
      I5 => \rom[1][4]_i_3_n_0\,
      O => \rom[1][4]_i_1_n_0\
    );
\rom[1][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(0),
      I1 => PROG_CLKOUT0_DIVIDE(1),
      O => \rom[1][4]_i_2_n_0\
    );
\rom[1][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(1),
      I1 => PROG_CLKOUT0_DIVIDE(0),
      I2 => PROG_CLKOUT0_DIVIDE(7),
      I3 => PROG_CLKOUT0_DIVIDE(6),
      O => \rom[1][4]_i_3_n_0\
    );
\rom[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A9A"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(6),
      I1 => \rom[1][5]_i_2_n_0\,
      I2 => PROG_CLKOUT0_DIVIDE(5),
      I3 => \rom[1][5]_i_3_n_0\,
      I4 => PROG_CLKOUT0_DIVIDE(7),
      I5 => \rom[1][5]_i_4_n_0\,
      O => \rom[1][5]_i_1_n_0\
    );
\rom[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(3),
      I1 => PROG_CLKOUT0_DIVIDE(1),
      I2 => PROG_CLKOUT0_DIVIDE(0),
      I3 => PROG_CLKOUT0_DIVIDE(2),
      I4 => PROG_CLKOUT0_DIVIDE(4),
      O => \rom[1][5]_i_2_n_0\
    );
\rom[1][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(2),
      I1 => PROG_CLKOUT0_DIVIDE(3),
      O => \rom[1][5]_i_3_n_0\
    );
\rom[1][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(1),
      I1 => PROG_CLKOUT0_DIVIDE(0),
      I2 => PROG_CLKOUT0_DIVIDE(5),
      I3 => PROG_CLKOUT0_DIVIDE(4),
      O => \rom[1][5]_i_4_n_0\
    );
\rom[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(1),
      I1 => \rom[2][7]_i_2_n_0\,
      O => \rom[1][6]_i_1_n_0\
    );
\rom[20][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][8]_i_3_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][0]_i_2_n_0\,
      O => i_s1_lock(10)
    );
\rom[20][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][8]_i_6_n_0\,
      I1 => \rom[20][8]_i_7_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][8]_i_5_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][0]_i_3_n_0\,
      O => \rom[20][0]_i_2_n_0\
    );
\rom[20][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D2F0C3D03370F1B"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][0]_i_3_n_0\
    );
\rom[20][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom[20][10]_i_2_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_15\,
      I2 => \rom[20][10]_i_3_n_0\,
      I3 => PROG_CLKFBOUT_MULT(0),
      I4 => \rom[20][10]_i_4_n_0\,
      O => i_s1_lock(35)
    );
\rom[20][10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010004B8655DBA"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][10]_i_10_n_0\
    );
\rom[20][10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008D0063005AB5D6"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[20][10]_i_11_n_0\
    );
\rom[20][10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00065BCA000BA56D"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][10]_i_12_n_0\
    );
\rom[20][10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C600AD0031526B"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][10]_i_13_n_0\
    );
\rom[20][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][10]_i_5_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][10]_i_6_n_0\,
      O => \rom[20][10]_i_2_n_0\
    );
\rom[20][10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom[20][10]_i_7_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_13\,
      I2 => \rom[20][10]_i_8_n_0\,
      I3 => \rom_reg[20][14]_i_3_n_14\,
      I4 => \rom[20][10]_i_9_n_0\,
      O => \rom[20][10]_i_3_n_0\
    );
\rom[20][10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][10]_i_10_n_0\,
      I1 => \rom[20][10]_i_11_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][10]_i_12_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][10]_i_13_n_0\,
      O => \rom[20][10]_i_4_n_0\
    );
\rom[20][10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008D0063005A25D6"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[20][10]_i_5_n_0\
    );
\rom[20][10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1201312B232012D1"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_12\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][10]_i_6_n_0\
    );
\rom[20][10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2132101F"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][10]_i_7_n_0\
    );
\rom[20][10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0305C9"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_11\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][10]_i_8_n_0\
    );
\rom[20][10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00090006B8655DBA"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][10]_i_9_n_0\
    );
\rom[20][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom[20][11]_i_2_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_15\,
      I2 => \rom[20][11]_i_3_n_0\,
      I3 => PROG_CLKFBOUT_MULT(0),
      I4 => \rom[20][11]_i_4_n_0\,
      O => i_s1_lock(36)
    );
\rom[20][11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00820804005B0582"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][11]_i_10_n_0\
    );
\rom[20][11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0D0601002894"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[20][11]_i_11_n_0\
    );
\rom[20][11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040B0842020404A1"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][11]_i_12_n_0\
    );
\rom[20][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][11]_i_5_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][11]_i_6_n_0\,
      O => \rom[20][11]_i_2_n_0\
    );
\rom[20][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][11]_i_7_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][11]_i_8_n_0\,
      O => \rom[20][11]_i_3_n_0\
    );
\rom[20][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][11]_i_9_n_0\,
      I1 => \rom[20][11]_i_10_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][11]_i_11_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][11]_i_12_n_0\,
      O => \rom[20][11]_i_4_n_0\
    );
\rom[20][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000180240004D8B2"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][11]_i_5_n_0\
    );
\rom[20][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1108311802201006"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_11\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_12\,
      I5 => \rom_reg[20][14]_i_3_n_13\,
      O => \rom[20][11]_i_6_n_0\
    );
\rom[20][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040B0842060404A1"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][11]_i_7_n_0\
    );
\rom[20][11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003400A400211208"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[20][11]_i_8_n_0\
    );
\rom[20][11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003400A400215008"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[20][11]_i_9_n_0\
    );
\rom[20][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom[20][12]_i_2_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_15\,
      I2 => \rom[20][12]_i_3_n_0\,
      I3 => PROG_CLKFBOUT_MULT(0),
      I4 => \rom[20][12]_i_4_n_0\,
      O => i_s1_lock(37)
    );
\rom[20][12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D040BBD0A0F040B"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_11\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][12]_i_10_n_0\
    );
\rom[20][12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033321B13240136"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][12]_i_11_n_0\
    );
\rom[20][12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05020FF40F05022F"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_11\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][12]_i_12_n_0\
    );
\rom[20][12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][12]_i_5_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][12]_i_6_n_0\,
      O => \rom[20][12]_i_2_n_0\
    );
\rom[20][12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][12]_i_7_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][12]_i_8_n_0\,
      O => \rom[20][12]_i_3_n_0\
    );
\rom[20][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][12]_i_9_n_0\,
      I1 => \rom[20][12]_i_10_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][12]_i_11_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][12]_i_12_n_0\,
      O => \rom[20][12]_i_4_n_0\
    );
\rom[20][12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010CE96C7E37"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][12]_i_5_n_0\
    );
\rom[20][12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00780EE3001C0379"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][12]_i_6_n_0\
    );
\rom[20][12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D020F540F05022F"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_11\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][12]_i_7_n_0\
    );
\rom[20][12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0D0D52040B0D54"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_9\,
      I1 => \rom_reg[20][14]_i_3_n_11\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_12\,
      I5 => \rom_reg[20][14]_i_3_n_13\,
      O => \rom[20][12]_i_8_n_0\
    );
\rom[20][12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009C00860779033C"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[20][12]_i_9_n_0\
    );
\rom[20][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom[20][13]_i_2_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_15\,
      I2 => \rom[20][13]_i_3_n_0\,
      I3 => PROG_CLKFBOUT_MULT(0),
      I4 => \rom[20][13]_i_4_n_0\,
      O => i_s1_lock(38)
    );
\rom[20][13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004A6D945A2"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][13]_i_10_n_0\
    );
\rom[20][13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A0D0209042A95"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[20][13]_i_11_n_0\
    );
\rom[20][13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E7008A00180265"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_12\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][13]_i_12_n_0\
    );
\rom[20][13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][13]_i_5_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][13]_i_6_n_0\,
      O => \rom[20][13]_i_2_n_0\
    );
\rom[20][13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][13]_i_7_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][13]_i_8_n_0\,
      O => \rom[20][13]_i_3_n_0\
    );
\rom[20][13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][13]_i_9_n_0\,
      I1 => \rom[20][13]_i_10_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][13]_i_11_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][13]_i_12_n_0\,
      O => \rom[20][13]_i_4_n_0\
    );
\rom[20][13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A6014500D901A2"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][13]_i_5_n_0\
    );
\rom[20][13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000025295A5294"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][13]_i_6_n_0\
    );
\rom[20][13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E7008A00180065"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_12\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][13]_i_7_n_0\
    );
\rom[20][13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30321207120301E0"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_13\,
      O => \rom[20][13]_i_8_n_0\
    );
\rom[20][13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"090A0204040D092A"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][13]_i_9_n_0\
    );
\rom[20][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom[20][14]_i_2_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_15\,
      I2 => \rom[20][14]_i_4_n_0\,
      I3 => PROG_CLKFBOUT_MULT(0),
      I4 => \rom[20][14]_i_5_n_0\,
      O => i_s1_lock(39)
    );
\rom[20][14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCC9"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(0),
      I1 => PROG_CLKFBOUT_MULT(6),
      I2 => PROG_CLKFBOUT_MULT(4),
      I3 => \rom[20][14]_i_28_n_0\,
      I4 => PROG_CLKFBOUT_MULT(3),
      I5 => PROG_CLKFBOUT_MULT(5),
      O => \p_0_in__0\(6)
    );
\rom[20][14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(0),
      I1 => PROG_CLKFBOUT_MULT(3),
      I2 => PROG_CLKFBOUT_MULT(2),
      I3 => PROG_CLKFBOUT_MULT(1),
      I4 => PROG_CLKFBOUT_MULT(4),
      I5 => PROG_CLKFBOUT_MULT(5),
      O => \rom[20][14]_i_11_n_0\
    );
\rom[20][14]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(0),
      I1 => PROG_CLKFBOUT_MULT(1),
      I2 => PROG_CLKFBOUT_MULT(2),
      I3 => PROG_CLKFBOUT_MULT(3),
      I4 => PROG_CLKFBOUT_MULT(4),
      O => \rom[20][14]_i_12_n_0\
    );
\rom[20][14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(0),
      I1 => PROG_CLKFBOUT_MULT(2),
      I2 => PROG_CLKFBOUT_MULT(1),
      I3 => PROG_CLKFBOUT_MULT(3),
      O => \rom[20][14]_i_13_n_0\
    );
\rom[20][14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(6),
      I1 => \rom[17][6]_i_2_n_0\,
      I2 => PROG_CLKFBOUT_MULT(0),
      O => \rom[20][14]_i_14_n_0\
    );
\rom[20][14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999994"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(6),
      I1 => PROG_CLKFBOUT_MULT(5),
      I2 => PROG_CLKFBOUT_MULT(4),
      I3 => \rom[20][14]_i_28_n_0\,
      I4 => PROG_CLKFBOUT_MULT(3),
      I5 => PROG_CLKFBOUT_MULT(0),
      O => \rom[20][14]_i_15_n_0\
    );
\rom[20][14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C3C3C3C339"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(5),
      I1 => PROG_CLKFBOUT_MULT(6),
      I2 => PROG_CLKFBOUT_MULT(4),
      I3 => PROG_CLKFBOUT_MULT(3),
      I4 => \rom[20][14]_i_28_n_0\,
      I5 => PROG_CLKFBOUT_MULT(0),
      O => \rom[20][14]_i_16_n_0\
    );
\rom[20][14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5AA6"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(5),
      I1 => PROG_CLKFBOUT_MULT(4),
      I2 => PROG_CLKFBOUT_MULT(3),
      I3 => PROG_CLKFBOUT_MULT(1),
      I4 => PROG_CLKFBOUT_MULT(2),
      I5 => PROG_CLKFBOUT_MULT(0),
      O => \rom[20][14]_i_17_n_0\
    );
\rom[20][14]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A5AA6"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(4),
      I1 => PROG_CLKFBOUT_MULT(3),
      I2 => PROG_CLKFBOUT_MULT(2),
      I3 => PROG_CLKFBOUT_MULT(1),
      I4 => PROG_CLKFBOUT_MULT(0),
      O => \rom[20][14]_i_18_n_0\
    );
\rom[20][14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5AA6"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(3),
      I1 => PROG_CLKFBOUT_MULT(2),
      I2 => PROG_CLKFBOUT_MULT(1),
      I3 => PROG_CLKFBOUT_MULT(0),
      O => \rom[20][14]_i_19_n_0\
    );
\rom[20][14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA00AA"
    )
        port map (
      I0 => \rom[20][14]_i_6_n_0\,
      I1 => \rom[20][14]_i_7_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_13\,
      I3 => \rom_reg[20][14]_i_3_n_14\,
      I4 => \rom[20][14]_i_8_n_0\,
      O => \rom[20][14]_i_2_n_0\
    );
\rom[20][14]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(2),
      I1 => PROG_CLKFBOUT_MULT(1),
      I2 => PROG_CLKFBOUT_MULT(0),
      O => \rom[20][14]_i_20_n_0\
    );
\rom[20][14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(0),
      I1 => PROG_CLKFBOUT_MULT(1),
      O => \rom[20][14]_i_21_n_0\
    );
\rom[20][14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3235133E31273133"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][14]_i_22_n_0\
    );
\rom[20][14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BE0A7D00CF07BE"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][14]_i_23_n_0\
    );
\rom[20][14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000097CB0307EDFE"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][14]_i_24_n_0\
    );
\rom[20][14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2716352333231735"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_10\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_12\,
      I5 => \rom_reg[20][14]_i_3_n_13\,
      O => \rom[20][14]_i_25_n_0\
    );
\rom[20][14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3130273B0323361F"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][14]_i_26_n_0\
    );
\rom[20][14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203F97B0102E77D"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_9\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_13\,
      O => \rom[20][14]_i_27_n_0\
    );
\rom[20][14]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(1),
      I1 => PROG_CLKFBOUT_MULT(2),
      O => \rom[20][14]_i_28_n_0\
    );
\rom[20][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][14]_i_22_n_0\,
      I1 => \rom_reg[20][14]_i_3_n_14\,
      I2 => \rom[20][14]_i_23_n_0\,
      O => \rom[20][14]_i_4_n_0\
    );
\rom[20][14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][14]_i_24_n_0\,
      I1 => \rom[20][14]_i_25_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][14]_i_26_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][14]_i_27_n_0\,
      O => \rom[20][14]_i_5_n_0\
    );
\rom[20][14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00B706DB0FED"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][14]_i_6_n_0\
    );
\rom[20][14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0E0F27"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_12\,
      I1 => \rom_reg[20][14]_i_3_n_9\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][14]_i_7_n_0\
    );
\rom[20][14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555575DFDFF7FD7"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][14]_i_8_n_0\
    );
\rom[20][14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(0),
      I1 => \rom[17][7]_i_2_n_0\,
      I2 => PROG_CLKFBOUT_MULT(6),
      O => \rom[20][14]_i_9_n_0\
    );
\rom[20][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][9]_i_3_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][1]_i_2_n_0\,
      O => i_s1_lock(11)
    );
\rom[20][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][10]_i_6_n_0\,
      I1 => \rom[20][9]_i_5_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][10]_i_9_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][1]_i_3_n_0\,
      O => \rom[20][1]_i_2_n_0\
    );
\rom[20][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B865D0005C3A6"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][1]_i_3_n_0\
    );
\rom[20][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][2]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][2]_i_3_n_0\,
      O => i_s1_lock(12)
    );
\rom[20][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][11]_i_11_n_0\,
      I1 => \rom[20][11]_i_12_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][11]_i_10_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][2]_i_4_n_0\,
      O => \rom[20][2]_i_2_n_0\
    );
\rom[20][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][11]_i_6_n_0\,
      I1 => \rom[20][2]_i_5_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][11]_i_8_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][2]_i_6_n_0\,
      O => \rom[20][2]_i_3_n_0\
    );
\rom[20][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0604090804A10200"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[20][2]_i_4_n_0\
    );
\rom[20][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010A050601002894"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[20][2]_i_5_n_0\
    );
\rom[20][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000980640004D892"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][2]_i_6_n_0\
    );
\rom[20][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][3]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][3]_i_3_n_0\,
      O => i_s1_lock(13)
    );
\rom[20][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][12]_i_11_n_0\,
      I1 => \rom[20][12]_i_12_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][12]_i_10_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][3]_i_4_n_0\,
      O => \rom[20][3]_i_2_n_0\
    );
\rom[20][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][12]_i_6_n_0\,
      I1 => \rom[20][3]_i_5_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][12]_i_8_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][3]_i_6_n_0\,
      O => \rom[20][3]_i_3_n_0\
    );
\rom[20][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00380EE3001C0779"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][3]_i_4_n_0\
    );
\rom[20][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000039CC39E7CE"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][3]_i_5_n_0\
    );
\rom[20][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0023CCBD0001BB63"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][3]_i_6_n_0\
    );
\rom[20][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][4]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][4]_i_3_n_0\,
      O => i_s1_lock(14)
    );
\rom[20][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][13]_i_11_n_0\,
      I1 => \rom[20][13]_i_12_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][13]_i_10_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][4]_i_4_n_0\,
      O => \rom[20][4]_i_2_n_0\
    );
\rom[20][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][13]_i_6_n_0\,
      I1 => \rom[20][4]_i_5_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][13]_i_8_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][4]_i_6_n_0\,
      O => \rom[20][4]_i_3_n_0\
    );
\rom[20][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000005295A5294"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][4]_i_4_n_0\
    );
\rom[20][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A0D0209042A35"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[20][4]_i_5_n_0\
    );
\rom[20][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A050609040A0512"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_9\,
      O => \rom[20][4]_i_6_n_0\
    );
\rom[20][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][5]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][5]_i_3_n_0\,
      O => i_s1_lock(15)
    );
\rom[20][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][14]_i_26_n_0\,
      I1 => \rom[20][14]_i_27_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][14]_i_25_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][5]_i_4_n_0\,
      O => \rom[20][5]_i_2_n_0\
    );
\rom[20][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][14]_i_6_n_0\,
      I1 => \rom[20][5]_i_5_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][14]_i_23_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][5]_i_6_n_0\,
      O => \rom[20][5]_i_3_n_0\
    );
\rom[20][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00063DFB000F9E7D"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][5]_i_4_n_0\
    );
\rom[20][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330273B13233617"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][5]_i_5_n_0\
    );
\rom[20][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F02AD0B060FDF"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_11\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][5]_i_6_n_0\
    );
\rom[20][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][6]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][6]_i_3_n_0\,
      O => i_s1_lock(16)
    );
\rom[20][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006B7ED0003DB7E"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][6]_i_10_n_0\
    );
\rom[20][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E309DF00FB0CE7"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][6]_i_11_n_0\
    );
\rom[20][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][6]_i_4_n_0\,
      I1 => \rom[20][6]_i_5_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][6]_i_6_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][6]_i_7_n_0\,
      O => \rom[20][6]_i_2_n_0\
    );
\rom[20][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][6]_i_8_n_0\,
      I1 => \rom[20][6]_i_9_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][6]_i_10_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][6]_i_11_n_0\,
      O => \rom[20][6]_i_3_n_0\
    );
\rom[20][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0E0B0D0F073E1F"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][6]_i_4_n_0\
    );
\rom[20][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33033233213193EB"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_8\,
      I2 => \rom_reg[20][14]_i_3_n_12\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][6]_i_5_n_0\
    );
\rom[20][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D2F0E2D0B170F1B"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][6]_i_6_n_0\
    );
\rom[20][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E77BCEF7BD"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][6]_i_7_n_0\
    );
\rom[20][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00043CFB00079E7D"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][6]_i_8_n_0\
    );
\rom[20][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0E0B0D0F073E9F"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][6]_i_9_n_0\
    );
\rom[20][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][7]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][7]_i_3_n_0\,
      O => i_s1_lock(17)
    );
\rom[20][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC005A006BA5D6"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][7]_i_10_n_0\
    );
\rom[20][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06030D06010A2BD5"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][7]_i_11_n_0\
    );
\rom[20][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][7]_i_4_n_0\,
      I1 => \rom[20][7]_i_5_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][7]_i_6_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][7]_i_7_n_0\,
      O => \rom[20][7]_i_2_n_0\
    );
\rom[20][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][7]_i_8_n_0\,
      I1 => \rom[20][7]_i_9_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][7]_i_10_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][7]_i_11_n_0\,
      O => \rom[20][7]_i_3_n_0\
    );
\rom[20][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005DAB600026D1B"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_11\,
      O => \rom[20][7]_i_4_n_0\
    );
\rom[20][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0006B8651DBA"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][7]_i_5_n_0\
    );
\rom[20][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060B0D0601082BD5"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][7]_i_6_n_0\
    );
\rom[20][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001269E700237169"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_9\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][7]_i_7_n_0\
    );
\rom[20][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001A00B500D66BAD"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][7]_i_8_n_0\
    );
\rom[20][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C600AD0031506B"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][7]_i_9_n_0\
    );
\rom[20][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][8]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][8]_i_3_n_0\,
      O => i_s1_lock(18)
    );
\rom[20][8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0023DCFD00313B7B"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][8]_i_10_n_0\
    );
\rom[20][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][8]_i_4_n_0\,
      I1 => \rom[20][8]_i_5_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][8]_i_6_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][8]_i_7_n_0\,
      O => \rom[20][8]_i_2_n_0\
    );
\rom[20][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][8]_i_8_n_0\,
      I1 => \rom[20][8]_i_9_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][8]_i_10_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][14]_i_6_n_0\,
      O => \rom[20][8]_i_3_n_0\
    );
\rom[20][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F07193A0A0F1F27"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_9\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][8]_i_4_n_0\
    );
\rom[20][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B00073E7DDFBE"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_9\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][8]_i_5_n_0\
    );
\rom[20][8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00076DFB000AFF4D"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_11\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_10\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][8]_i_6_n_0\
    );
\rom[20][8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0102EFF701037A1F"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_9\,
      I2 => \rom_reg[20][14]_i_3_n_10\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_8\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][8]_i_7_n_0\
    );
\rom[20][8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009B00CD05EE0B7F"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_11\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][8]_i_8_n_0\
    );
\rom[20][8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F07393A0A0F1F07"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_9\,
      I2 => \rom_reg[20][14]_i_3_n_8\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_10\,
      I5 => \rom_reg[20][14]_i_3_n_12\,
      O => \rom[20][8]_i_9_n_0\
    );
\rom[20][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[20][9]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[20][9]_i_3_n_0\,
      O => i_s1_lock(19)
    );
\rom[20][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][9]_i_4_n_0\,
      I1 => \rom[20][10]_i_9_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][10]_i_6_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][9]_i_5_n_0\,
      O => \rom[20][9]_i_2_n_0\
    );
\rom[20][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[20][10]_i_12_n_0\,
      I1 => \rom[20][10]_i_13_n_0\,
      I2 => \rom_reg[20][14]_i_3_n_15\,
      I3 => \rom[20][10]_i_11_n_0\,
      I4 => \rom_reg[20][14]_i_3_n_14\,
      I5 => \rom[20][9]_i_6_n_0\,
      O => \rom[20][9]_i_3_n_0\
    );
\rom[20][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C600AD00315A6B"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][9]_i_4_n_0\
    );
\rom[20][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001A00B500C64BAD"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_12\,
      I2 => \rom_reg[20][14]_i_3_n_11\,
      I3 => \rom_reg[20][14]_i_3_n_8\,
      I4 => \rom_reg[20][14]_i_3_n_9\,
      I5 => \rom_reg[20][14]_i_3_n_10\,
      O => \rom[20][9]_i_5_n_0\
    );
\rom[20][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000202014EA597E9"
    )
        port map (
      I0 => \rom_reg[20][14]_i_3_n_13\,
      I1 => \rom_reg[20][14]_i_3_n_10\,
      I2 => \rom_reg[20][14]_i_3_n_9\,
      I3 => \rom_reg[20][14]_i_3_n_11\,
      I4 => \rom_reg[20][14]_i_3_n_12\,
      I5 => \rom_reg[20][14]_i_3_n_8\,
      O => \rom[20][9]_i_6_n_0\
    );
\rom[21][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[21][15]_i_4_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[22][15]_i_2_n_0\,
      O => i_s1_digital_filt(7)
    );
\rom[21][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom[21][12]_i_2_n_0\,
      I1 => \rom[22][7]_i_3_n_0\,
      I2 => \rom[21][12]_i_3_n_0\,
      I3 => PROG_CLKFBOUT_MULT(0),
      I4 => \rom[21][12]_i_4_n_0\,
      O => i_s1_digital_filt(8)
    );
\rom[21][12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[22][12]_i_10_n_0\,
      I1 => \rom_reg[22][15]_i_7_n_14\,
      I2 => \rom[22][12]_i_6_n_0\,
      O => \rom[21][12]_i_2_n_0\
    );
\rom[21][12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[22][12]_i_4_n_0\,
      I1 => \rom_reg[22][15]_i_7_n_14\,
      I2 => \rom[22][12]_i_5_n_0\,
      O => \rom[21][12]_i_3_n_0\
    );
\rom[21][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[21][12]_i_5_n_0\,
      I1 => \rom[22][12]_i_10_n_0\,
      I2 => \rom[22][7]_i_3_n_0\,
      I3 => \rom[22][12]_i_8_n_0\,
      I4 => \rom_reg[22][15]_i_7_n_14\,
      I5 => \rom[22][12]_i_9_n_0\,
      O => \rom[21][12]_i_4_n_0\
    );
\rom[21][12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0063008600582D31"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_8\,
      I4 => \rom_reg[22][15]_i_7_n_9\,
      I5 => \rom_reg[22][15]_i_7_n_10\,
      O => \rom[21][12]_i_5_n_0\
    );
\rom[21][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom[21][15]_i_2_n_0\,
      I1 => \rom[22][7]_i_3_n_0\,
      I2 => \rom[21][15]_i_3_n_0\,
      I3 => PROG_CLKFBOUT_MULT(0),
      I4 => \rom[21][15]_i_4_n_0\,
      O => i_s1_digital_filt(9)
    );
\rom[21][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[21][15]_i_5_n_0\,
      I1 => \rom_reg[22][15]_i_7_n_14\,
      I2 => \rom[22][15]_i_6_n_0\,
      O => \rom[21][15]_i_2_n_0\
    );
\rom[21][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[22][15]_i_4_n_0\,
      I1 => \rom_reg[22][15]_i_7_n_14\,
      I2 => \rom[22][15]_i_5_n_0\,
      O => \rom[21][15]_i_3_n_0\
    );
\rom[21][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[21][15]_i_6_n_0\,
      I1 => \rom[22][15]_i_11_n_0\,
      I2 => \rom[22][7]_i_3_n_0\,
      I3 => \rom[22][15]_i_9_n_0\,
      I4 => \rom_reg[22][15]_i_7_n_14\,
      I5 => \rom[22][15]_i_10_n_0\,
      O => \rom[21][15]_i_4_n_0\
    );
\rom[21][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006F3BF79C9C"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_9\,
      I4 => \rom_reg[22][15]_i_7_n_10\,
      I5 => \rom_reg[22][15]_i_7_n_8\,
      O => \rom[21][15]_i_5_n_0\
    );
\rom[21][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFDE00383373"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_9\,
      I4 => \rom_reg[22][15]_i_7_n_8\,
      I5 => \rom_reg[22][15]_i_7_n_10\,
      O => \rom[21][15]_i_6_n_0\
    );
\rom[21][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[21][12]_i_4_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[22][12]_i_2_n_0\,
      O => i_s1_digital_filt(6)
    );
\rom[22][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[22][15]_i_3_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[22][11]_i_2_n_0\,
      O => i_s1_digital_filt(3)
    );
\rom[22][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[22][15]_i_6_n_0\,
      I1 => \rom[22][15]_i_8_n_0\,
      I2 => \rom[22][7]_i_3_n_0\,
      I3 => \rom[22][15]_i_5_n_0\,
      I4 => \rom_reg[22][15]_i_7_n_14\,
      I5 => \rom[22][11]_i_3_n_0\,
      O => \rom[22][11]_i_2_n_0\
    );
\rom[22][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000032323F8FA5F0"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_9\,
      I2 => \rom_reg[22][15]_i_7_n_12\,
      I3 => \rom_reg[22][15]_i_7_n_11\,
      I4 => \rom_reg[22][15]_i_7_n_10\,
      I5 => \rom_reg[22][15]_i_7_n_8\,
      O => \rom[22][11]_i_3_n_0\
    );
\rom[22][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[22][12]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[22][12]_i_3_n_0\,
      O => i_s1_digital_filt(4)
    );
\rom[22][12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0058008600216B8C"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_8\,
      I4 => \rom_reg[22][15]_i_7_n_10\,
      I5 => \rom_reg[22][15]_i_7_n_9\,
      O => \rom[22][12]_i_10_n_0\
    );
\rom[22][12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C06C050AB613"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_9\,
      I3 => \rom_reg[22][15]_i_7_n_11\,
      I4 => \rom_reg[22][15]_i_7_n_8\,
      I5 => \rom_reg[22][15]_i_7_n_10\,
      O => \rom[22][12]_i_11_n_0\
    );
\rom[22][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[22][12]_i_4_n_0\,
      I1 => \rom[22][12]_i_5_n_0\,
      I2 => \rom[22][7]_i_3_n_0\,
      I3 => \rom[22][12]_i_6_n_0\,
      I4 => \rom_reg[22][15]_i_7_n_14\,
      I5 => \rom[22][12]_i_7_n_0\,
      O => \rom[22][12]_i_2_n_0\
    );
\rom[22][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[22][12]_i_8_n_0\,
      I1 => \rom[22][12]_i_9_n_0\,
      I2 => \rom[22][7]_i_3_n_0\,
      I3 => \rom[22][12]_i_10_n_0\,
      I4 => \rom_reg[22][15]_i_7_n_14\,
      I5 => \rom[22][12]_i_11_n_0\,
      O => \rom[22][12]_i_3_n_0\
    );
\rom[22][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002C10003543C6"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_9\,
      I4 => \rom_reg[22][15]_i_7_n_8\,
      I5 => \rom_reg[22][15]_i_7_n_10\,
      O => \rom[22][12]_i_4_n_0\
    );
\rom[22][12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040205080806A3D1"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_8\,
      I3 => \rom_reg[22][15]_i_7_n_11\,
      I4 => \rom_reg[22][15]_i_7_n_10\,
      I5 => \rom_reg[22][15]_i_7_n_9\,
      O => \rom[22][12]_i_5_n_0\
    );
\rom[22][12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D868050AB613"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_9\,
      I3 => \rom_reg[22][15]_i_7_n_11\,
      I4 => \rom_reg[22][15]_i_7_n_8\,
      I5 => \rom_reg[22][15]_i_7_n_10\,
      O => \rom[22][12]_i_6_n_0\
    );
\rom[22][12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D06B41301C8"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_9\,
      I3 => \rom_reg[22][15]_i_7_n_11\,
      I4 => \rom_reg[22][15]_i_7_n_10\,
      I5 => \rom_reg[22][15]_i_7_n_8\,
      O => \rom[22][12]_i_7_n_0\
    );
\rom[22][12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000506A41321C8"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_9\,
      I3 => \rom_reg[22][15]_i_7_n_11\,
      I4 => \rom_reg[22][15]_i_7_n_10\,
      I5 => \rom_reg[22][15]_i_7_n_8\,
      O => \rom[22][12]_i_8_n_0\
    );
\rom[22][12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AD1000B563C6"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_9\,
      I4 => \rom_reg[22][15]_i_7_n_8\,
      I5 => \rom_reg[22][15]_i_7_n_10\,
      O => \rom[22][12]_i_9_n_0\
    );
\rom[22][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[22][15]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[22][15]_i_3_n_0\,
      O => i_s1_digital_filt(5)
    );
\rom[22][15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001C00CE0079F7CE"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_8\,
      I4 => \rom_reg[22][15]_i_7_n_10\,
      I5 => \rom_reg[22][15]_i_7_n_9\,
      O => \rom[22][15]_i_10_n_0\
    );
\rom[22][15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EF3BF79C9C"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_9\,
      I4 => \rom_reg[22][15]_i_7_n_10\,
      I5 => \rom_reg[22][15]_i_7_n_8\,
      O => \rom[22][15]_i_11_n_0\
    );
\rom[22][15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009E00BC006771E7"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_8\,
      I4 => \rom_reg[22][15]_i_7_n_9\,
      I5 => \rom_reg[22][15]_i_7_n_10\,
      O => \rom[22][15]_i_12_n_0\
    );
\rom[22][15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(0),
      I1 => PROG_CLKFBOUT_MULT(1),
      I2 => PROG_CLKFBOUT_MULT(2),
      I3 => PROG_CLKFBOUT_MULT(3),
      I4 => PROG_CLKFBOUT_MULT(4),
      O => \rom[22][15]_i_13_n_0\
    );
\rom[22][15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(0),
      I1 => PROG_CLKFBOUT_MULT(2),
      I2 => PROG_CLKFBOUT_MULT(1),
      I3 => PROG_CLKFBOUT_MULT(3),
      O => \rom[22][15]_i_14_n_0\
    );
\rom[22][15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(6),
      I1 => \rom[17][6]_i_2_n_0\,
      I2 => PROG_CLKFBOUT_MULT(0),
      O => \rom[22][15]_i_15_n_0\
    );
\rom[22][15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999994"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(6),
      I1 => PROG_CLKFBOUT_MULT(5),
      I2 => PROG_CLKFBOUT_MULT(4),
      I3 => \rom[20][14]_i_28_n_0\,
      I4 => PROG_CLKFBOUT_MULT(3),
      I5 => PROG_CLKFBOUT_MULT(0),
      O => \rom[22][15]_i_16_n_0\
    );
\rom[22][15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C3C3C3C339"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(5),
      I1 => PROG_CLKFBOUT_MULT(6),
      I2 => PROG_CLKFBOUT_MULT(4),
      I3 => PROG_CLKFBOUT_MULT(3),
      I4 => \rom[20][14]_i_28_n_0\,
      I5 => PROG_CLKFBOUT_MULT(0),
      O => \rom[22][15]_i_17_n_0\
    );
\rom[22][15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5AA6"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(5),
      I1 => PROG_CLKFBOUT_MULT(4),
      I2 => PROG_CLKFBOUT_MULT(3),
      I3 => PROG_CLKFBOUT_MULT(1),
      I4 => PROG_CLKFBOUT_MULT(2),
      I5 => PROG_CLKFBOUT_MULT(0),
      O => \rom[22][15]_i_18_n_0\
    );
\rom[22][15]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A5AA6"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(4),
      I1 => PROG_CLKFBOUT_MULT(3),
      I2 => PROG_CLKFBOUT_MULT(2),
      I3 => PROG_CLKFBOUT_MULT(1),
      I4 => PROG_CLKFBOUT_MULT(0),
      O => \rom[22][15]_i_19_n_0\
    );
\rom[22][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[22][15]_i_4_n_0\,
      I1 => \rom[22][15]_i_5_n_0\,
      I2 => \rom[22][7]_i_3_n_0\,
      I3 => \rom[22][15]_i_6_n_0\,
      I4 => \rom_reg[22][15]_i_7_n_14\,
      I5 => \rom[22][15]_i_8_n_0\,
      O => \rom[22][15]_i_2_n_0\
    );
\rom[22][15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5AA6"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(3),
      I1 => PROG_CLKFBOUT_MULT(2),
      I2 => PROG_CLKFBOUT_MULT(1),
      I3 => PROG_CLKFBOUT_MULT(0),
      O => \rom[22][15]_i_20_n_0\
    );
\rom[22][15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(2),
      I1 => PROG_CLKFBOUT_MULT(1),
      I2 => PROG_CLKFBOUT_MULT(0),
      O => \rom[22][15]_i_21_n_0\
    );
\rom[22][15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(0),
      I1 => PROG_CLKFBOUT_MULT(1),
      O => \rom[22][15]_i_22_n_0\
    );
\rom[22][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[22][15]_i_9_n_0\,
      I1 => \rom[22][15]_i_10_n_0\,
      I2 => \rom[22][7]_i_3_n_0\,
      I3 => \rom[22][15]_i_11_n_0\,
      I4 => \rom_reg[22][15]_i_7_n_14\,
      I5 => \rom[22][15]_i_12_n_0\,
      O => \rom[22][15]_i_3_n_0\
    );
\rom[22][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005F356DF2F2"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_11\,
      I2 => \rom_reg[22][15]_i_7_n_12\,
      I3 => \rom_reg[22][15]_i_7_n_9\,
      I4 => \rom_reg[22][15]_i_7_n_10\,
      I5 => \rom_reg[22][15]_i_7_n_8\,
      O => \rom[22][15]_i_4_n_0\
    );
\rom[22][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EDEE0B083733"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_9\,
      I3 => \rom_reg[22][15]_i_7_n_11\,
      I4 => \rom_reg[22][15]_i_7_n_8\,
      I5 => \rom_reg[22][15]_i_7_n_10\,
      O => \rom[22][15]_i_5_n_0\
    );
\rom[22][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008E003C006771E7"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_8\,
      I4 => \rom_reg[22][15]_i_7_n_9\,
      I5 => \rom_reg[22][15]_i_7_n_10\,
      O => \rom[22][15]_i_6_n_0\
    );
\rom[22][15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000E7E337F99"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_9\,
      I3 => \rom_reg[22][15]_i_7_n_10\,
      I4 => \rom_reg[22][15]_i_7_n_11\,
      I5 => \rom_reg[22][15]_i_7_n_8\,
      O => \rom[22][15]_i_8_n_0\
    );
\rom[22][15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005000EFE137F99"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_9\,
      I3 => \rom_reg[22][15]_i_7_n_10\,
      I4 => \rom_reg[22][15]_i_7_n_11\,
      I5 => \rom_reg[22][15]_i_7_n_8\,
      O => \rom[22][15]_i_9_n_0\
    );
\rom[22][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[22][8]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[22][4]_i_2_n_0\,
      I3 => \rom[22][7]_i_3_n_0\,
      I4 => \rom[22][4]_i_3_n_0\,
      O => i_s1_digital_filt(0)
    );
\rom[22][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[22][12]_i_10_n_0\,
      I1 => \rom_reg[22][15]_i_7_n_14\,
      I2 => \rom[22][12]_i_11_n_0\,
      O => \rom[22][4]_i_2_n_0\
    );
\rom[22][4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[22][12]_i_9_n_0\,
      I1 => \rom_reg[22][15]_i_7_n_14\,
      I2 => \rom[22][12]_i_5_n_0\,
      O => \rom[22][4]_i_3_n_0\
    );
\rom[22][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom[22][11]_i_2_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[22][7]_i_2_n_0\,
      I3 => \rom[22][7]_i_3_n_0\,
      I4 => \rom[22][7]_i_4_n_0\,
      O => i_s1_digital_filt(1)
    );
\rom[22][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[22][15]_i_11_n_0\,
      I1 => \rom_reg[22][15]_i_7_n_14\,
      I2 => \rom[22][15]_i_12_n_0\,
      O => \rom[22][7]_i_2_n_0\
    );
\rom[22][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PROG_CLKFBOUT_MULT(0),
      I1 => PROG_CLKFBOUT_MULT(1),
      O => \rom[22][7]_i_3_n_0\
    );
\rom[22][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[22][15]_i_10_n_0\,
      I1 => \rom_reg[22][15]_i_7_n_14\,
      I2 => \rom[22][7]_i_5_n_0\,
      O => \rom[22][7]_i_4_n_0\
    );
\rom[22][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EE00DE0033BD73"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_8\,
      I4 => \rom_reg[22][15]_i_7_n_9\,
      I5 => \rom_reg[22][15]_i_7_n_10\,
      O => \rom[22][7]_i_5_n_0\
    );
\rom[22][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rom[22][12]_i_3_n_0\,
      I1 => PROG_CLKFBOUT_MULT(0),
      I2 => \rom[22][8]_i_2_n_0\,
      O => i_s1_digital_filt(2)
    );
\rom[22][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom[22][12]_i_6_n_0\,
      I1 => \rom[22][12]_i_7_n_0\,
      I2 => \rom[22][7]_i_3_n_0\,
      I3 => \rom[22][12]_i_5_n_0\,
      I4 => \rom_reg[22][15]_i_7_n_14\,
      I5 => \rom[22][8]_i_3_n_0\,
      O => \rom[22][8]_i_2_n_0\
    );
\rom[22][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0058008600216A8C"
    )
        port map (
      I0 => \rom_reg[22][15]_i_7_n_13\,
      I1 => \rom_reg[22][15]_i_7_n_12\,
      I2 => \rom_reg[22][15]_i_7_n_11\,
      I3 => \rom_reg[22][15]_i_7_n_8\,
      I4 => \rom_reg[22][15]_i_7_n_10\,
      I5 => \rom_reg[22][15]_i_7_n_9\,
      O => \rom[22][8]_i_3_n_0\
    );
\rom[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(1),
      I1 => PROG_CLKOUT0_DIVIDE(0),
      I2 => \rom[2][7]_i_2_n_0\,
      O => p_1_in(6)
    );
\rom[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \rom[2][7]_i_2_n_0\,
      I1 => PROG_CLKOUT0_DIVIDE(1),
      I2 => PROG_CLKOUT0_DIVIDE(0),
      O => p_1_in(7)
    );
\rom[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => PROG_CLKOUT0_DIVIDE(6),
      I1 => PROG_CLKOUT0_DIVIDE(7),
      I2 => PROG_CLKOUT0_DIVIDE(4),
      I3 => PROG_CLKOUT0_DIVIDE(5),
      I4 => PROG_CLKOUT0_DIVIDE(3),
      I5 => PROG_CLKOUT0_DIVIDE(2),
      O => \rom[2][7]_i_2_n_0\
    );
\rom[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"67"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(0),
      I1 => PROG_CLKOUT1_DIVIDE(1),
      I2 => \rom[4][7]_i_2_n_0\,
      O => p_2_in(0)
    );
\rom[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAA5AAB"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(2),
      I1 => \rom[3][2]_i_2_n_0\,
      I2 => PROG_CLKOUT1_DIVIDE(1),
      I3 => PROG_CLKOUT1_DIVIDE(0),
      I4 => PROG_CLKOUT1_DIVIDE(3),
      O => p_2_in(1)
    );
\rom[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAAAAB"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(3),
      I1 => \rom[3][2]_i_2_n_0\,
      I2 => PROG_CLKOUT1_DIVIDE(1),
      I3 => PROG_CLKOUT1_DIVIDE(0),
      I4 => PROG_CLKOUT1_DIVIDE(2),
      O => p_2_in(2)
    );
\rom[3][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(5),
      I1 => PROG_CLKOUT1_DIVIDE(4),
      I2 => PROG_CLKOUT1_DIVIDE(7),
      I3 => PROG_CLKOUT1_DIVIDE(6),
      O => \rom[3][2]_i_2_n_0\
    );
\rom[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA9AAF9AAA9AAA"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(4),
      I1 => \rom[3][4]_i_2_n_0\,
      I2 => PROG_CLKOUT1_DIVIDE(3),
      I3 => PROG_CLKOUT1_DIVIDE(2),
      I4 => PROG_CLKOUT1_DIVIDE(5),
      I5 => \rom[3][4]_i_3_n_0\,
      O => p_2_in(3)
    );
\rom[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAF9AAAAAAA"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(5),
      I1 => \rom[3][4]_i_2_n_0\,
      I2 => PROG_CLKOUT1_DIVIDE(3),
      I3 => PROG_CLKOUT1_DIVIDE(2),
      I4 => PROG_CLKOUT1_DIVIDE(4),
      I5 => \rom[3][4]_i_3_n_0\,
      O => p_2_in(4)
    );
\rom[3][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(0),
      I1 => PROG_CLKOUT1_DIVIDE(1),
      O => \rom[3][4]_i_2_n_0\
    );
\rom[3][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(1),
      I1 => PROG_CLKOUT1_DIVIDE(0),
      I2 => PROG_CLKOUT1_DIVIDE(7),
      I3 => PROG_CLKOUT1_DIVIDE(6),
      O => \rom[3][4]_i_3_n_0\
    );
\rom[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A9A"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(6),
      I1 => \rom[3][5]_i_2_n_0\,
      I2 => PROG_CLKOUT1_DIVIDE(5),
      I3 => \rom[3][5]_i_3_n_0\,
      I4 => PROG_CLKOUT1_DIVIDE(7),
      I5 => \rom[3][5]_i_4_n_0\,
      O => p_2_in(5)
    );
\rom[3][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(3),
      I1 => PROG_CLKOUT1_DIVIDE(1),
      I2 => PROG_CLKOUT1_DIVIDE(0),
      I3 => PROG_CLKOUT1_DIVIDE(2),
      I4 => PROG_CLKOUT1_DIVIDE(4),
      O => \rom[3][5]_i_2_n_0\
    );
\rom[3][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(2),
      I1 => PROG_CLKOUT1_DIVIDE(3),
      O => \rom[3][5]_i_3_n_0\
    );
\rom[3][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(1),
      I1 => PROG_CLKOUT1_DIVIDE(0),
      I2 => PROG_CLKOUT1_DIVIDE(5),
      I3 => PROG_CLKOUT1_DIVIDE(4),
      O => \rom[3][5]_i_4_n_0\
    );
\rom[3][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(1),
      I1 => \rom[4][7]_i_2_n_0\,
      O => p_2_in(6)
    );
\rom[4][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(1),
      I1 => PROG_CLKOUT1_DIVIDE(0),
      I2 => \rom[4][7]_i_2_n_0\,
      O => p_3_in(6)
    );
\rom[4][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \rom[4][7]_i_2_n_0\,
      I1 => PROG_CLKOUT1_DIVIDE(1),
      I2 => PROG_CLKOUT1_DIVIDE(0),
      O => p_3_in(7)
    );
\rom[4][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => PROG_CLKOUT1_DIVIDE(6),
      I1 => PROG_CLKOUT1_DIVIDE(7),
      I2 => PROG_CLKOUT1_DIVIDE(4),
      I3 => PROG_CLKOUT1_DIVIDE(5),
      I4 => PROG_CLKOUT1_DIVIDE(3),
      I5 => PROG_CLKOUT1_DIVIDE(2),
      O => \rom[4][7]_i_2_n_0\
    );
\rom[5][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"67"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(0),
      I1 => PROG_CLKOUT2_DIVIDE(1),
      I2 => \rom[6][7]_i_2_n_0\,
      O => p_4_in(0)
    );
\rom[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAA5AAB"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(2),
      I1 => \rom[5][2]_i_2_n_0\,
      I2 => PROG_CLKOUT2_DIVIDE(1),
      I3 => PROG_CLKOUT2_DIVIDE(0),
      I4 => PROG_CLKOUT2_DIVIDE(3),
      O => p_4_in(1)
    );
\rom[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAAAAB"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(3),
      I1 => \rom[5][2]_i_2_n_0\,
      I2 => PROG_CLKOUT2_DIVIDE(1),
      I3 => PROG_CLKOUT2_DIVIDE(0),
      I4 => PROG_CLKOUT2_DIVIDE(2),
      O => p_4_in(2)
    );
\rom[5][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(5),
      I1 => PROG_CLKOUT2_DIVIDE(4),
      I2 => PROG_CLKOUT2_DIVIDE(7),
      I3 => PROG_CLKOUT2_DIVIDE(6),
      O => \rom[5][2]_i_2_n_0\
    );
\rom[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA9AAF9AAA9AAA"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(4),
      I1 => \rom[5][4]_i_2_n_0\,
      I2 => PROG_CLKOUT2_DIVIDE(3),
      I3 => PROG_CLKOUT2_DIVIDE(2),
      I4 => PROG_CLKOUT2_DIVIDE(5),
      I5 => \rom[5][4]_i_3_n_0\,
      O => p_4_in(3)
    );
\rom[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAF9AAAAAAA"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(5),
      I1 => \rom[5][4]_i_2_n_0\,
      I2 => PROG_CLKOUT2_DIVIDE(3),
      I3 => PROG_CLKOUT2_DIVIDE(2),
      I4 => PROG_CLKOUT2_DIVIDE(4),
      I5 => \rom[5][4]_i_3_n_0\,
      O => p_4_in(4)
    );
\rom[5][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(0),
      I1 => PROG_CLKOUT2_DIVIDE(1),
      O => \rom[5][4]_i_2_n_0\
    );
\rom[5][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(1),
      I1 => PROG_CLKOUT2_DIVIDE(0),
      I2 => PROG_CLKOUT2_DIVIDE(7),
      I3 => PROG_CLKOUT2_DIVIDE(6),
      O => \rom[5][4]_i_3_n_0\
    );
\rom[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A9A"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(6),
      I1 => \rom[5][5]_i_2_n_0\,
      I2 => PROG_CLKOUT2_DIVIDE(5),
      I3 => \rom[5][5]_i_3_n_0\,
      I4 => PROG_CLKOUT2_DIVIDE(7),
      I5 => \rom[5][5]_i_4_n_0\,
      O => p_4_in(5)
    );
\rom[5][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(3),
      I1 => PROG_CLKOUT2_DIVIDE(1),
      I2 => PROG_CLKOUT2_DIVIDE(0),
      I3 => PROG_CLKOUT2_DIVIDE(2),
      I4 => PROG_CLKOUT2_DIVIDE(4),
      O => \rom[5][5]_i_2_n_0\
    );
\rom[5][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(2),
      I1 => PROG_CLKOUT2_DIVIDE(3),
      O => \rom[5][5]_i_3_n_0\
    );
\rom[5][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(1),
      I1 => PROG_CLKOUT2_DIVIDE(0),
      I2 => PROG_CLKOUT2_DIVIDE(5),
      I3 => PROG_CLKOUT2_DIVIDE(4),
      O => \rom[5][5]_i_4_n_0\
    );
\rom[5][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(1),
      I1 => \rom[6][7]_i_2_n_0\,
      O => p_4_in(6)
    );
\rom[6][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(1),
      I1 => PROG_CLKOUT2_DIVIDE(0),
      I2 => \rom[6][7]_i_2_n_0\,
      O => p_5_in(6)
    );
\rom[6][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \rom[6][7]_i_2_n_0\,
      I1 => PROG_CLKOUT2_DIVIDE(1),
      I2 => PROG_CLKOUT2_DIVIDE(0),
      O => p_5_in(7)
    );
\rom[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => PROG_CLKOUT2_DIVIDE(6),
      I1 => PROG_CLKOUT2_DIVIDE(7),
      I2 => PROG_CLKOUT2_DIVIDE(4),
      I3 => PROG_CLKOUT2_DIVIDE(5),
      I4 => PROG_CLKOUT2_DIVIDE(3),
      I5 => PROG_CLKOUT2_DIVIDE(2),
      O => \rom[6][7]_i_2_n_0\
    );
\rom_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => rom_addr(0),
      I1 => current_state(2),
      I2 => SADDR,
      O => \rom_addr[0]_i_1_n_0\
    );
\rom_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => rom_addr(0),
      I1 => rom_addr(1),
      I2 => current_state(2),
      I3 => SADDR,
      O => \rom_addr[1]_i_1_n_0\
    );
\rom_addr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => rom_addr(0),
      I1 => rom_addr(1),
      I2 => rom_addr(2),
      I3 => current_state(2),
      I4 => SADDR,
      O => \rom_addr[2]_i_1_n_0\
    );
\rom_addr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => current_state(2),
      I1 => rom_addr(3),
      I2 => rom_addr(2),
      I3 => rom_addr(0),
      I4 => rom_addr(1),
      O => next_rom_addr(3)
    );
\rom_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(0),
      I2 => current_state(3),
      I3 => current_state(1),
      O => \rom_addr[4]_i_1_n_0\
    );
\rom_addr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => \rom_addr[5]_i_3_n_0\,
      I2 => rom_addr(3),
      I3 => rom_addr(4),
      I4 => current_state(2),
      I5 => SADDR,
      O => \rom_addr[4]_i_2_n_0\
    );
\rom_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4504"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(0),
      I2 => current_state(2),
      I3 => current_state(1),
      O => \rom_addr[5]_i_1_n_0\
    );
\rom_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => current_state(2),
      I1 => rom_addr(5),
      I2 => rom_addr(4),
      I3 => rom_addr(2),
      I4 => \rom_addr[5]_i_3_n_0\,
      I5 => rom_addr(3),
      O => next_rom_addr(5)
    );
\rom_addr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rom_addr(1),
      I1 => rom_addr(0),
      O => \rom_addr[5]_i_3_n_0\
    );
\rom_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \rom_addr[5]_i_1_n_0\,
      D => \rom_addr[0]_i_1_n_0\,
      Q => rom_addr(0),
      R => \rom_addr[4]_i_1_n_0\
    );
\rom_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \rom_addr[5]_i_1_n_0\,
      D => \rom_addr[1]_i_1_n_0\,
      Q => rom_addr(1),
      R => \rom_addr[4]_i_1_n_0\
    );
\rom_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \rom_addr[5]_i_1_n_0\,
      D => \rom_addr[2]_i_1_n_0\,
      Q => rom_addr(2),
      R => \rom_addr[4]_i_1_n_0\
    );
\rom_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \rom_addr[5]_i_1_n_0\,
      D => next_rom_addr(3),
      Q => rom_addr(3),
      R => '0'
    );
\rom_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \rom_addr[5]_i_1_n_0\,
      D => \rom_addr[4]_i_2_n_0\,
      Q => rom_addr(4),
      R => \rom_addr[4]_i_1_n_0\
    );
\rom_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => \rom_addr[5]_i_1_n_0\,
      D => next_rom_addr(5),
      Q => rom_addr(5),
      R => '0'
    );
\rom_do[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFFFF001D0000"
    )
        port map (
      I0 => \rom_do[6]_i_3_n_0\,
      I1 => rom_addr(3),
      I2 => \rom_do[0]_i_2_n_0\,
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      I5 => \rom_do_reg[0]_i_3_n_0\,
      O => rom(0)
    );
\rom_do[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(1),
      O => \rom_do[0]_i_2_n_0\
    );
\rom_do[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFBF000000"
    )
        port map (
      I0 => \rom_reg[15]__0\(0),
      I1 => rom_addr(1),
      I2 => rom_addr(2),
      I3 => rom_addr(0),
      I4 => rom_addr(3),
      I5 => \rom_do[0]_i_6_n_0\,
      O => \rom_do[0]_i_4_n_0\
    );
\rom_do[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"441055FF441000AA"
    )
        port map (
      I0 => rom_addr(3),
      I1 => rom_addr(1),
      I2 => \rom_reg[20]__0\(0),
      I3 => rom_addr(0),
      I4 => rom_addr(2),
      I5 => \rom_do[0]_i_7_n_0\,
      O => \rom_do[0]_i_5_n_0\
    );
\rom_do[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFC8800330033"
    )
        port map (
      I0 => \rom_reg[5]__0\(0),
      I1 => rom_addr(2),
      I2 => \rom_reg[3]__0\(0),
      I3 => rom_addr(1),
      I4 => \rom_reg[1]__0\(0),
      I5 => rom_addr(0),
      O => \rom_do[0]_i_6_n_0\
    );
\rom_do[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \rom_reg[19]__0\(0),
      I1 => \rom_reg[18]__0\(0),
      I2 => rom_addr(1),
      I3 => \rom_reg[16]__0\(0),
      I4 => rom_addr(0),
      O => \rom_do[0]_i_7_n_0\
    );
\rom_do[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \rom_do[10]_i_2_n_0\,
      I1 => rom_addr(3),
      I2 => \rom_do[10]_i_3_n_0\,
      I3 => rom_addr(4),
      I4 => \rom_do[10]_i_4_n_0\,
      I5 => rom_addr(5),
      O => \rom_do[10]_i_1_n_0\
    );
\rom_do[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308800330033"
    )
        port map (
      I0 => \rom_reg[5]__0\(10),
      I1 => rom_addr(2),
      I2 => \rom_reg[3]__0\(10),
      I3 => rom_addr(1),
      I4 => \rom_reg[1]__0\(10),
      I5 => rom_addr(0),
      O => \rom_do[10]_i_2_n_0\
    );
\rom_do[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(0),
      I2 => \rom_reg[15]__0\(10),
      I3 => rom_addr(1),
      O => \rom_do[10]_i_3_n_0\
    );
\rom_do[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC0000BB0088"
    )
        port map (
      I0 => \rom_reg[20]__0\(10),
      I1 => rom_addr(2),
      I2 => \rom_reg[19]__0\(10),
      I3 => rom_addr(1),
      I4 => \rom_reg[16]__0\(10),
      I5 => rom_addr(0),
      O => \rom_do[10]_i_4_n_0\
    );
\rom_do[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \rom_reg[3]__0\(11),
      I1 => \rom_reg[2]__0\(12),
      I2 => rom_addr(1),
      I3 => \rom_reg[1]__0\(11),
      I4 => rom_addr(0),
      O => \rom_do[11]_i_10_n_0\
    );
\rom_do[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \rom_do[11]_i_4_n_0\,
      I1 => rom_addr(2),
      I2 => rom_addr(3),
      I3 => \rom_do_reg[11]_i_5_n_0\,
      I4 => rom_addr(4),
      I5 => \rom_do[11]_i_6_n_0\,
      O => \rom_do[11]_i_2_n_0\
    );
\rom_do[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006700"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(1),
      I2 => rom_addr(0),
      I3 => rom_addr(3),
      I4 => rom_addr(4),
      O => \rom_do[11]_i_3_n_0\
    );
\rom_do[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rom_addr(0),
      I1 => rom_addr(1),
      O => \rom_do[11]_i_4_n_0\
    );
\rom_do[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(0),
      I2 => \rom_reg[15]__0\(11),
      I3 => rom_addr(1),
      I4 => rom_addr(3),
      I5 => \rom_do[11]_i_9_n_0\,
      O => \rom_do[11]_i_6_n_0\
    );
\rom_do[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \rom_reg[19]__0\(11),
      I1 => rom_addr(1),
      I2 => \rom_reg[2]__0\(12),
      I3 => rom_addr(0),
      I4 => \rom_reg[16]__0\(11),
      O => \rom_do[11]_i_7_n_0\
    );
\rom_do[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \rom_reg[22]__0\(11),
      I1 => rom_addr(1),
      I2 => \rom_reg[21]__0\(11),
      I3 => rom_addr(0),
      I4 => \rom_reg[20]__0\(11),
      O => \rom_do[11]_i_8_n_0\
    );
\rom_do[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \rom_reg[5]__0\(11),
      I1 => rom_addr(0),
      I2 => rom_addr(1),
      I3 => rom_addr(2),
      I4 => \rom_do[11]_i_10_n_0\,
      O => \rom_do[11]_i_9_n_0\
    );
\rom_do[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom_do[12]_i_2_n_0\,
      I1 => rom_addr(5),
      I2 => \rom_do[12]_i_3_n_0\,
      I3 => rom_addr(4),
      I4 => \rom_do[12]_i_4_n_0\,
      O => rom(12)
    );
\rom_do[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002D68"
    )
        port map (
      I0 => rom_addr(0),
      I1 => rom_addr(1),
      I2 => rom_addr(2),
      I3 => rom_addr(3),
      I4 => rom_addr(4),
      O => \rom_do[12]_i_2_n_0\
    );
\rom_do[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => rom_addr(1),
      I1 => rom_addr(0),
      I2 => rom_addr(3),
      I3 => \rom_do[12]_i_5_n_0\,
      I4 => rom_addr(2),
      I5 => \rom_do[12]_i_6_n_0\,
      O => \rom_do[12]_i_3_n_0\
    );
\rom_do[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C0C8C0C03030003"
    )
        port map (
      I0 => \rom_reg[15]__0\(12),
      I1 => rom_addr(3),
      I2 => rom_addr(0),
      I3 => rom_addr(1),
      I4 => \rom_reg[2]__0\(12),
      I5 => rom_addr(2),
      O => \rom_do[12]_i_4_n_0\
    );
\rom_do[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \rom_reg[22]__0\(12),
      I1 => rom_addr(1),
      I2 => \rom_reg[21]__0\(12),
      I3 => rom_addr(0),
      I4 => \rom_reg[20]__0\(12),
      O => \rom_do[12]_i_5_n_0\
    );
\rom_do[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \rom_reg[19]__0\(12),
      I1 => rom_addr(1),
      I2 => rom_addr(0),
      I3 => \rom_reg[2]__0\(12),
      O => \rom_do[12]_i_6_n_0\
    );
\rom_do[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rom_do[13]_i_2_n_0\,
      I1 => rom_addr(4),
      I2 => \rom_do[13]_i_3_n_0\,
      I3 => rom_addr(5),
      O => \rom_do[13]_i_1_n_0\
    );
\rom_do[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000003"
    )
        port map (
      I0 => \rom_reg[15]__0\(13),
      I1 => rom_addr(3),
      I2 => rom_addr(0),
      I3 => rom_addr(1),
      I4 => rom_addr(2),
      O => \rom_do[13]_i_2_n_0\
    );
\rom_do[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A580A080"
    )
        port map (
      I0 => rom_addr(0),
      I1 => \rom_reg[19]__0\(13),
      I2 => rom_addr(1),
      I3 => rom_addr(2),
      I4 => \rom_reg[20]__0\(13),
      I5 => rom_addr(3),
      O => \rom_do[13]_i_3_n_0\
    );
\rom_do[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => rom_addr(3),
      I1 => \rom_do[14]_i_2_n_0\,
      I2 => rom_addr(4),
      I3 => \rom_do[14]_i_3_n_0\,
      I4 => rom_addr(5),
      O => \rom_do[14]_i_1_n_0\
    );
\rom_do[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rom_addr(0),
      I1 => rom_addr(1),
      I2 => rom_addr(2),
      O => \rom_do[14]_i_2_n_0\
    );
\rom_do[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A580A080"
    )
        port map (
      I0 => rom_addr(0),
      I1 => \rom_reg[19]__0\(14),
      I2 => rom_addr(1),
      I3 => rom_addr(2),
      I4 => \rom_reg[20]__0\(14),
      I5 => rom_addr(3),
      O => \rom_do[14]_i_3_n_0\
    );
\rom_do[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B888B88888888B"
    )
        port map (
      I0 => \rom_do[15]_i_4_n_0\,
      I1 => rom_addr(4),
      I2 => rom_addr(3),
      I3 => rom_addr(0),
      I4 => rom_addr(1),
      I5 => rom_addr(2),
      O => \rom_do[15]_i_2_n_0\
    );
\rom_do[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002028"
    )
        port map (
      I0 => rom_addr(0),
      I1 => rom_addr(1),
      I2 => rom_addr(2),
      I3 => rom_addr(3),
      I4 => rom_addr(4),
      O => \rom_do[15]_i_3_n_0\
    );
\rom_do[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C80000"
    )
        port map (
      I0 => \rom_reg[22]__0\(15),
      I1 => rom_addr(1),
      I2 => rom_addr(0),
      I3 => \rom_reg[21]__0\(15),
      I4 => rom_addr(2),
      I5 => rom_addr(3),
      O => \rom_do[15]_i_4_n_0\
    );
\rom_do[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom_do[1]_i_2_n_0\,
      I1 => rom_addr(5),
      I2 => \rom_do[1]_i_3_n_0\,
      I3 => rom_addr(4),
      I4 => \rom_do[1]_i_4_n_0\,
      O => rom(1)
    );
\rom_do[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004015"
    )
        port map (
      I0 => rom_addr(3),
      I1 => rom_addr(1),
      I2 => rom_addr(2),
      I3 => rom_addr(0),
      I4 => rom_addr(4),
      O => \rom_do[1]_i_2_n_0\
    );
\rom_do[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BA557744BA0022"
    )
        port map (
      I0 => rom_addr(3),
      I1 => rom_addr(1),
      I2 => \rom_reg[20]__0\(1),
      I3 => rom_addr(0),
      I4 => rom_addr(2),
      I5 => \rom_do[1]_i_5_n_0\,
      O => \rom_do[1]_i_3_n_0\
    );
\rom_do[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(0),
      I2 => \rom_reg[15]__0\(1),
      I3 => rom_addr(1),
      I4 => rom_addr(3),
      I5 => \rom_do[1]_i_6_n_0\,
      O => \rom_do[1]_i_4_n_0\
    );
\rom_do[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \rom_reg[19]__0\(1),
      I1 => \rom_reg[18]__0\(1),
      I2 => rom_addr(1),
      I3 => \rom_reg[16]__0\(1),
      I4 => rom_addr(0),
      O => \rom_do[1]_i_5_n_0\
    );
\rom_do[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308800330033"
    )
        port map (
      I0 => \rom_reg[5]__0\(1),
      I1 => rom_addr(2),
      I2 => \rom_reg[3]__0\(1),
      I3 => rom_addr(1),
      I4 => \rom_reg[1]__0\(1),
      I5 => rom_addr(0),
      O => \rom_do[1]_i_6_n_0\
    );
\rom_do[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000002000"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(4),
      I2 => rom_addr(3),
      I3 => rom_addr(2),
      I4 => rom_addr(1),
      I5 => rom_addr(0),
      O => rom(23)
    );
\rom_do[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5212420A07450540"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(1),
      I2 => rom_addr(4),
      I3 => rom_addr(3),
      I4 => rom_addr(2),
      I5 => rom_addr(0),
      O => rom(26)
    );
\rom_do[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000420200050540"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(1),
      I2 => rom_addr(4),
      I3 => rom_addr(3),
      I4 => rom_addr(2),
      I5 => rom_addr(0),
      O => rom(27)
    );
\rom_do[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4531441353135566"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(4),
      I2 => rom_addr(1),
      I3 => rom_addr(3),
      I4 => rom_addr(0),
      I5 => rom_addr(2),
      O => rom(28)
    );
\rom_do[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5210420202450540"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(1),
      I2 => rom_addr(4),
      I3 => rom_addr(3),
      I4 => rom_addr(2),
      I5 => rom_addr(0),
      O => rom(29)
    );
\rom_do[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400000"
    )
        port map (
      I0 => rom_addr(3),
      I1 => rom_addr(2),
      I2 => rom_addr(0),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      I5 => \rom_do_reg[2]_i_2_n_0\,
      O => rom(2)
    );
\rom_do[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(0),
      I2 => \rom_reg[15]__0\(2),
      I3 => rom_addr(1),
      I4 => rom_addr(3),
      I5 => \rom_do[2]_i_5_n_0\,
      O => \rom_do[2]_i_3_n_0\
    );
\rom_do[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4410557744100022"
    )
        port map (
      I0 => rom_addr(3),
      I1 => rom_addr(1),
      I2 => \rom_reg[20]__0\(2),
      I3 => rom_addr(0),
      I4 => rom_addr(2),
      I5 => \rom_do[2]_i_6_n_0\,
      O => \rom_do[2]_i_4_n_0\
    );
\rom_do[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308800330033"
    )
        port map (
      I0 => \rom_reg[5]__0\(2),
      I1 => rom_addr(2),
      I2 => \rom_reg[3]__0\(2),
      I3 => rom_addr(1),
      I4 => \rom_reg[1]__0\(2),
      I5 => rom_addr(0),
      O => \rom_do[2]_i_5_n_0\
    );
\rom_do[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \rom_reg[19]__0\(2),
      I1 => \rom_reg[18]__0\(2),
      I2 => rom_addr(1),
      I3 => \rom_reg[16]__0\(2),
      I4 => rom_addr(0),
      O => \rom_do[2]_i_6_n_0\
    );
\rom_do[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5604420202711140"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(4),
      I2 => rom_addr(1),
      I3 => rom_addr(3),
      I4 => rom_addr(2),
      I5 => rom_addr(0),
      O => rom(30)
    );
\rom_do[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5064406603350530"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(4),
      I2 => rom_addr(3),
      I3 => rom_addr(2),
      I4 => rom_addr(1),
      I5 => rom_addr(0),
      O => rom(31)
    );
\rom_do[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550A221000D5DD"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(3),
      I2 => rom_addr(1),
      I3 => rom_addr(2),
      I4 => rom_addr(4),
      I5 => rom_addr(0),
      O => rom(32)
    );
\rom_do[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5753746230603171"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(4),
      I2 => rom_addr(2),
      I3 => rom_addr(3),
      I4 => rom_addr(0),
      I5 => rom_addr(1),
      O => rom(33)
    );
\rom_do[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5712670265047035"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(4),
      I2 => rom_addr(3),
      I3 => rom_addr(2),
      I4 => rom_addr(0),
      I5 => rom_addr(1),
      O => rom(34)
    );
\rom_do[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4165656145656550"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(4),
      I2 => rom_addr(3),
      I3 => rom_addr(2),
      I4 => rom_addr(1),
      I5 => rom_addr(0),
      O => rom(35)
    );
\rom_do[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212120624343626"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(4),
      I2 => rom_addr(3),
      I3 => rom_addr(0),
      I4 => rom_addr(1),
      I5 => rom_addr(2),
      O => rom(36)
    );
\rom_do[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200040000001"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(4),
      I2 => rom_addr(2),
      I3 => rom_addr(1),
      I4 => rom_addr(0),
      I5 => rom_addr(3),
      O => rom(37)
    );
\rom_do[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040024002000"
    )
        port map (
      I0 => rom_addr(5),
      I1 => rom_addr(4),
      I2 => rom_addr(3),
      I3 => rom_addr(2),
      I4 => rom_addr(0),
      I5 => rom_addr(1),
      O => rom(38)
    );
\rom_do[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom_do[5]_i_2_n_0\,
      I1 => rom_addr(5),
      I2 => \rom_do[3]_i_2_n_0\,
      I3 => rom_addr(4),
      I4 => \rom_do[3]_i_3_n_0\,
      O => rom(3)
    );
\rom_do[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4410557744100022"
    )
        port map (
      I0 => rom_addr(3),
      I1 => rom_addr(1),
      I2 => \rom_reg[20]__0\(3),
      I3 => rom_addr(0),
      I4 => rom_addr(2),
      I5 => \rom_do[3]_i_4_n_0\,
      O => \rom_do[3]_i_2_n_0\
    );
\rom_do[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(0),
      I2 => \rom_reg[15]__0\(3),
      I3 => rom_addr(1),
      I4 => rom_addr(3),
      I5 => \rom_do[3]_i_5_n_0\,
      O => \rom_do[3]_i_3_n_0\
    );
\rom_do[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \rom_reg[19]__0\(3),
      I1 => \rom_reg[18]__0\(3),
      I2 => rom_addr(1),
      I3 => \rom_reg[16]__0\(3),
      I4 => rom_addr(0),
      O => \rom_do[3]_i_4_n_0\
    );
\rom_do[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308800330033"
    )
        port map (
      I0 => \rom_reg[5]__0\(3),
      I1 => rom_addr(2),
      I2 => \rom_reg[3]__0\(3),
      I3 => rom_addr(1),
      I4 => \rom_reg[1]__0\(3),
      I5 => rom_addr(0),
      O => \rom_do[3]_i_5_n_0\
    );
\rom_do[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom_do[14]_i_2_n_0\,
      I1 => rom_addr(3),
      I2 => \rom_do[4]_i_4_n_0\,
      I3 => rom_addr(4),
      I4 => \rom_do[4]_i_5_n_0\,
      O => \rom_do[4]_i_2_n_0\
    );
\rom_do[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004080"
    )
        port map (
      I0 => rom_addr(1),
      I1 => rom_addr(0),
      I2 => rom_addr(2),
      I3 => rom_addr(3),
      I4 => rom_addr(4),
      O => \rom_do[4]_i_3_n_0\
    );
\rom_do[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCB8FFFFCCB80000"
    )
        port map (
      I0 => \rom_reg[22]__0\(4),
      I1 => rom_addr(1),
      I2 => \rom_reg[20]__0\(4),
      I3 => rom_addr(0),
      I4 => rom_addr(2),
      I5 => \rom_do[4]_i_6_n_0\,
      O => \rom_do[4]_i_4_n_0\
    );
\rom_do[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(0),
      I2 => \rom_reg[15]__0\(4),
      I3 => rom_addr(1),
      I4 => rom_addr(3),
      I5 => \rom_do[4]_i_7_n_0\,
      O => \rom_do[4]_i_5_n_0\
    );
\rom_do[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \rom_reg[19]__0\(4),
      I1 => \rom_reg[18]__0\(4),
      I2 => rom_addr(1),
      I3 => \rom_reg[16]__0\(4),
      I4 => rom_addr(0),
      O => \rom_do[4]_i_6_n_0\
    );
\rom_do[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308800330033"
    )
        port map (
      I0 => \rom_reg[5]__0\(4),
      I1 => rom_addr(2),
      I2 => \rom_reg[3]__0\(4),
      I3 => rom_addr(1),
      I4 => \rom_reg[1]__0\(4),
      I5 => rom_addr(0),
      O => \rom_do[4]_i_7_n_0\
    );
\rom_do[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom_do[5]_i_2_n_0\,
      I1 => rom_addr(5),
      I2 => \rom_do[5]_i_3_n_0\,
      I3 => rom_addr(4),
      I4 => \rom_do[5]_i_4_n_0\,
      O => rom(5)
    );
\rom_do[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000C80"
    )
        port map (
      I0 => rom_addr(1),
      I1 => rom_addr(0),
      I2 => rom_addr(2),
      I3 => rom_addr(3),
      I4 => rom_addr(4),
      O => \rom_do[5]_i_2_n_0\
    );
\rom_do[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4410557744100022"
    )
        port map (
      I0 => rom_addr(3),
      I1 => rom_addr(1),
      I2 => \rom_reg[20]__0\(5),
      I3 => rom_addr(0),
      I4 => rom_addr(2),
      I5 => \rom_do[5]_i_5_n_0\,
      O => \rom_do[5]_i_3_n_0\
    );
\rom_do[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(0),
      I2 => \rom_reg[15]__0\(5),
      I3 => rom_addr(1),
      I4 => rom_addr(3),
      I5 => \rom_do[5]_i_6_n_0\,
      O => \rom_do[5]_i_4_n_0\
    );
\rom_do[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \rom_reg[19]__0\(5),
      I1 => \rom_reg[18]__0\(5),
      I2 => rom_addr(1),
      I3 => \rom_reg[16]__0\(5),
      I4 => rom_addr(0),
      O => \rom_do[5]_i_5_n_0\
    );
\rom_do[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308800330033"
    )
        port map (
      I0 => \rom_reg[5]__0\(5),
      I1 => rom_addr(2),
      I2 => \rom_reg[3]__0\(5),
      I3 => rom_addr(1),
      I4 => \rom_reg[1]__0\(5),
      I5 => rom_addr(0),
      O => \rom_do[5]_i_6_n_0\
    );
\rom_do[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \rom_do[6]_i_2_n_0\,
      I1 => rom_addr(3),
      I2 => \rom_do[6]_i_3_n_0\,
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      I5 => \rom_do_reg[6]_i_4_n_0\,
      O => rom(6)
    );
\rom_do[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \rom_reg[6]__0\(6),
      I1 => rom_addr(1),
      I2 => \rom_reg[5]__0\(6),
      I3 => rom_addr(0),
      I4 => \rom_reg[4]__0\(6),
      O => \rom_do[6]_i_10_n_0\
    );
\rom_do[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(0),
      I2 => rom_addr(1),
      O => \rom_do[6]_i_2_n_0\
    );
\rom_do[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rom_addr(0),
      I1 => rom_addr(2),
      O => \rom_do[6]_i_3_n_0\
    );
\rom_do[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFDFFF0000"
    )
        port map (
      I0 => rom_addr(1),
      I1 => \rom_reg[15]__0\(6),
      I2 => rom_addr(0),
      I3 => rom_addr(2),
      I4 => rom_addr(3),
      I5 => \rom_do_reg[6]_i_7_n_0\,
      O => \rom_do[6]_i_5_n_0\
    );
\rom_do[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"443255DD44320088"
    )
        port map (
      I0 => rom_addr(3),
      I1 => rom_addr(1),
      I2 => \rom_reg[20]__0\(6),
      I3 => rom_addr(0),
      I4 => rom_addr(2),
      I5 => \rom_do[6]_i_8_n_0\,
      O => \rom_do[6]_i_6_n_0\
    );
\rom_do[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom_reg[19]__0\(6),
      I1 => \rom_reg[18]__0\(6),
      I2 => rom_addr(1),
      I3 => \rom_reg[17]__0\(6),
      I4 => rom_addr(0),
      I5 => \rom_reg[16]__0\(6),
      O => \rom_do[6]_i_8_n_0\
    );
\rom_do[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \rom_reg[3]__0\(6),
      I1 => \rom_reg[2]__0\(6),
      I2 => rom_addr(1),
      I3 => \rom_reg[1]__0\(6),
      I4 => rom_addr(0),
      O => \rom_do[6]_i_9_n_0\
    );
\rom_do[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rom_reg[6]__0\(7),
      I1 => rom_addr(1),
      I2 => \rom_reg[5]__0\(7),
      I3 => rom_addr(0),
      I4 => \rom_reg[4]__0\(7),
      O => \rom_do[7]_i_10_n_0\
    );
\rom_do[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => \rom_do[7]_i_4_n_0\,
      I2 => rom_addr(3),
      I3 => \rom_do[7]_i_5_n_0\,
      I4 => rom_addr(4),
      I5 => \rom_do[7]_i_6_n_0\,
      O => \rom_do[7]_i_2_n_0\
    );
\rom_do[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007707"
    )
        port map (
      I0 => rom_addr(1),
      I1 => rom_addr(2),
      I2 => rom_addr(3),
      I3 => rom_addr(0),
      I4 => rom_addr(4),
      O => \rom_do[7]_i_3_n_0\
    );
\rom_do[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rom_addr(1),
      I1 => rom_addr(0),
      O => \rom_do[7]_i_4_n_0\
    );
\rom_do[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCB8FFFFCCB80000"
    )
        port map (
      I0 => \rom_reg[22]__0\(7),
      I1 => rom_addr(1),
      I2 => \rom_reg[20]__0\(7),
      I3 => rom_addr(0),
      I4 => rom_addr(2),
      I5 => \rom_do[7]_i_7_n_0\,
      O => \rom_do[7]_i_5_n_0\
    );
\rom_do[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(0),
      I2 => \rom_reg[15]__0\(7),
      I3 => rom_addr(1),
      I4 => rom_addr(3),
      I5 => \rom_do_reg[7]_i_8_n_0\,
      O => \rom_do[7]_i_6_n_0\
    );
\rom_do[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom_reg[19]__0\(7),
      I1 => \rom_reg[18]__0\(7),
      I2 => rom_addr(1),
      I3 => \rom_reg[17]__0\(7),
      I4 => rom_addr(0),
      I5 => \rom_reg[16]__0\(7),
      O => \rom_do[7]_i_7_n_0\
    );
\rom_do[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \rom_reg[3]__0\(7),
      I1 => \rom_reg[2]__0\(7),
      I2 => rom_addr(1),
      I3 => \rom_reg[1]__0\(7),
      I4 => rom_addr(0),
      O => \rom_do[7]_i_9_n_0\
    );
\rom_do[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BB3300308800"
    )
        port map (
      I0 => \rom_do[8]_i_2_n_0\,
      I1 => rom_addr(5),
      I2 => \rom_do_reg[8]_i_3_n_0\,
      I3 => rom_addr(3),
      I4 => rom_addr(4),
      I5 => \rom_do[8]_i_4_n_0\,
      O => rom(8)
    );
\rom_do[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => rom_addr(1),
      I1 => rom_addr(2),
      I2 => rom_addr(0),
      O => \rom_do[8]_i_2_n_0\
    );
\rom_do[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(0),
      I2 => \rom_reg[15]__0\(8),
      I3 => rom_addr(1),
      I4 => rom_addr(3),
      I5 => \rom_do[8]_i_7_n_0\,
      O => \rom_do[8]_i_4_n_0\
    );
\rom_do[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \rom_reg[19]__0\(8),
      I1 => \rom_reg[18]__0\(8),
      I2 => rom_addr(1),
      I3 => \rom_reg[16]__0\(8),
      I4 => rom_addr(0),
      O => \rom_do[8]_i_5_n_0\
    );
\rom_do[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \rom_reg[22]__0\(8),
      I1 => rom_addr(1),
      I2 => \rom_reg[21]__0\(8),
      I3 => rom_addr(0),
      I4 => \rom_reg[20]__0\(8),
      O => \rom_do[8]_i_6_n_0\
    );
\rom_do[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308800330033"
    )
        port map (
      I0 => \rom_reg[5]__0\(8),
      I1 => rom_addr(2),
      I2 => \rom_reg[3]__0\(8),
      I3 => rom_addr(1),
      I4 => \rom_reg[1]__0\(8),
      I5 => rom_addr(0),
      O => \rom_do[8]_i_7_n_0\
    );
\rom_do[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => rom_addr(0),
      I1 => rom_addr(2),
      I2 => rom_addr(3),
      I3 => rom_addr(4),
      I4 => rom_addr(5),
      I5 => \rom_do_reg[9]_i_2_n_0\,
      O => rom(9)
    );
\rom_do[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => rom_addr(2),
      I1 => rom_addr(0),
      I2 => \rom_reg[15]__0\(9),
      I3 => rom_addr(1),
      I4 => rom_addr(3),
      I5 => \rom_do[9]_i_5_n_0\,
      O => \rom_do[9]_i_3_n_0\
    );
\rom_do[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E22E22"
    )
        port map (
      I0 => \rom_do[9]_i_6_n_0\,
      I1 => rom_addr(2),
      I2 => rom_addr(0),
      I3 => \rom_reg[20]__0\(9),
      I4 => rom_addr(1),
      I5 => rom_addr(3),
      O => \rom_do[9]_i_4_n_0\
    );
\rom_do[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308800330033"
    )
        port map (
      I0 => \rom_reg[5]__0\(9),
      I1 => rom_addr(2),
      I2 => \rom_reg[3]__0\(9),
      I3 => rom_addr(1),
      I4 => \rom_reg[1]__0\(9),
      I5 => rom_addr(0),
      O => \rom_do[9]_i_5_n_0\
    );
\rom_do[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \rom_reg[19]__0\(9),
      I1 => \rom_reg[18]__0\(9),
      I2 => rom_addr(1),
      I3 => \rom_reg[16]__0\(9),
      I4 => rom_addr(0),
      O => \rom_do[9]_i_6_n_0\
    );
\rom_do_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(0),
      Q => rom_do(0),
      R => '0'
    );
\rom_do_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[0]_i_4_n_0\,
      I1 => \rom_do[0]_i_5_n_0\,
      O => \rom_do_reg[0]_i_3_n_0\,
      S => rom_addr(4)
    );
\rom_do_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => \rom_do[10]_i_1_n_0\,
      Q => rom_do(10),
      R => '0'
    );
\rom_do_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(11),
      Q => rom_do(11),
      R => '0'
    );
\rom_do_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[11]_i_2_n_0\,
      I1 => \rom_do[11]_i_3_n_0\,
      O => rom(11),
      S => rom_addr(5)
    );
\rom_do_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[11]_i_7_n_0\,
      I1 => \rom_do[11]_i_8_n_0\,
      O => \rom_do_reg[11]_i_5_n_0\,
      S => rom_addr(2)
    );
\rom_do_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(12),
      Q => rom_do(12),
      R => '0'
    );
\rom_do_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => \rom_do[13]_i_1_n_0\,
      Q => rom_do(13),
      R => '0'
    );
\rom_do_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => \rom_do[14]_i_1_n_0\,
      Q => rom_do(14),
      R => '0'
    );
\rom_do_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(15),
      Q => rom_do(15),
      R => '0'
    );
\rom_do_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[15]_i_2_n_0\,
      I1 => \rom_do[15]_i_3_n_0\,
      O => rom(15),
      S => rom_addr(5)
    );
\rom_do_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(1),
      Q => rom_do(1),
      R => '0'
    );
\rom_do_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(23),
      Q => rom_do(23),
      R => '0'
    );
\rom_do_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(26),
      Q => rom_do(26),
      R => '0'
    );
\rom_do_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(27),
      Q => rom_do(27),
      R => '0'
    );
\rom_do_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(28),
      Q => rom_do(28),
      R => '0'
    );
\rom_do_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(29),
      Q => rom_do(29),
      R => '0'
    );
\rom_do_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(2),
      Q => rom_do(2),
      R => '0'
    );
\rom_do_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[2]_i_3_n_0\,
      I1 => \rom_do[2]_i_4_n_0\,
      O => \rom_do_reg[2]_i_2_n_0\,
      S => rom_addr(4)
    );
\rom_do_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(30),
      Q => rom_do(30),
      R => '0'
    );
\rom_do_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(31),
      Q => rom_do(31),
      R => '0'
    );
\rom_do_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(32),
      Q => rom_do(32),
      R => '0'
    );
\rom_do_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(33),
      Q => rom_do(33),
      R => '0'
    );
\rom_do_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(34),
      Q => rom_do(34),
      R => '0'
    );
\rom_do_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(35),
      Q => rom_do(35),
      R => '0'
    );
\rom_do_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(36),
      Q => rom_do(36),
      R => '0'
    );
\rom_do_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(37),
      Q => rom_do(37),
      R => '0'
    );
\rom_do_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(38),
      Q => rom_do(38),
      R => '0'
    );
\rom_do_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(3),
      Q => rom_do(3),
      R => '0'
    );
\rom_do_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(4),
      Q => rom_do(4),
      R => '0'
    );
\rom_do_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[4]_i_2_n_0\,
      I1 => \rom_do[4]_i_3_n_0\,
      O => rom(4),
      S => rom_addr(5)
    );
\rom_do_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(5),
      Q => rom_do(5),
      R => '0'
    );
\rom_do_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(6),
      Q => rom_do(6),
      R => '0'
    );
\rom_do_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[6]_i_5_n_0\,
      I1 => \rom_do[6]_i_6_n_0\,
      O => \rom_do_reg[6]_i_4_n_0\,
      S => rom_addr(4)
    );
\rom_do_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[6]_i_9_n_0\,
      I1 => \rom_do[6]_i_10_n_0\,
      O => \rom_do_reg[6]_i_7_n_0\,
      S => rom_addr(2)
    );
\rom_do_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(7),
      Q => rom_do(7),
      R => '0'
    );
\rom_do_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[7]_i_2_n_0\,
      I1 => \rom_do[7]_i_3_n_0\,
      O => rom(7),
      S => rom_addr(5)
    );
\rom_do_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[7]_i_9_n_0\,
      I1 => \rom_do[7]_i_10_n_0\,
      O => \rom_do_reg[7]_i_8_n_0\,
      S => rom_addr(2)
    );
\rom_do_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(8),
      Q => rom_do(8),
      R => '0'
    );
\rom_do_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[8]_i_5_n_0\,
      I1 => \rom_do[8]_i_6_n_0\,
      O => \rom_do_reg[8]_i_3_n_0\,
      S => rom_addr(2)
    );
\rom_do_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^dclk\,
      CE => '1',
      D => rom(9),
      Q => rom_do(9),
      R => '0'
    );
\rom_do_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_do[9]_i_3_n_0\,
      I1 => \rom_do[9]_i_4_n_0\,
      O => \rom_do_reg[9]_i_2_n_0\,
      S => rom_addr(4)
    );
\rom_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_6_in(0),
      Q => \rom_reg[15]__0\(0),
      R => '0'
    );
\rom_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_DIVCLK_DIVIDE(5),
      Q => \rom_reg[15]__0\(10),
      R => '0'
    );
\rom_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_DIVCLK_DIVIDE(6),
      Q => \rom_reg[15]__0\(11),
      R => '0'
    );
\rom_reg[15][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_6_in(12),
      Q => \rom_reg[15]__0\(12),
      R => '0'
    );
\rom_reg[15][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_6_in(13),
      Q => \rom_reg[15]__0\(13),
      R => '0'
    );
\rom_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_6_in(1),
      Q => \rom_reg[15]__0\(1),
      R => '0'
    );
\rom_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_6_in(2),
      Q => \rom_reg[15]__0\(2),
      R => '0'
    );
\rom_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_6_in(3),
      Q => \rom_reg[15]__0\(3),
      R => '0'
    );
\rom_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_6_in(4),
      Q => \rom_reg[15]__0\(4),
      R => '0'
    );
\rom_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_6_in(5),
      Q => \rom_reg[15]__0\(5),
      R => '0'
    );
\rom_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_6_in(6),
      Q => \rom_reg[15]__0\(6),
      R => '0'
    );
\rom_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_DIVCLK_DIVIDE(2),
      Q => \rom_reg[15]__0\(7),
      R => '0'
    );
\rom_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_DIVCLK_DIVIDE(3),
      Q => \rom_reg[15]__0\(8),
      R => '0'
    );
\rom_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_DIVCLK_DIVIDE(4),
      Q => \rom_reg[15]__0\(9),
      R => '0'
    );
\rom_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => low_time(0),
      Q => \rom_reg[16]__0\(0),
      R => '0'
    );
\rom_reg[16][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKFBOUT_MULT(5),
      Q => \rom_reg[16]__0\(10),
      R => '0'
    );
\rom_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKFBOUT_MULT(6),
      Q => \rom_reg[16]__0\(11),
      R => '0'
    );
\rom_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => low_time(1),
      Q => \rom_reg[16]__0\(1),
      R => '0'
    );
\rom_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => low_time(2),
      Q => \rom_reg[16]__0\(2),
      R => '0'
    );
\rom_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => low_time(3),
      Q => \rom_reg[16]__0\(3),
      R => '0'
    );
\rom_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => low_time(4),
      Q => \rom_reg[16]__0\(4),
      R => '0'
    );
\rom_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => low_time(5),
      Q => \rom_reg[16]__0\(5),
      R => '0'
    );
\rom_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => high_time(0),
      Q => \rom_reg[16]__0\(6),
      R => '0'
    );
\rom_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKFBOUT_MULT(2),
      Q => \rom_reg[16]__0\(7),
      R => '0'
    );
\rom_reg[16][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKFBOUT_MULT(3),
      Q => \rom_reg[16]__0\(8),
      R => '0'
    );
\rom_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKFBOUT_MULT(4),
      Q => \rom_reg[16]__0\(9),
      R => '0'
    );
\rom_reg[17][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => no_count,
      Q => \rom_reg[17]__0\(6),
      R => '0'
    );
\rom_reg[17][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => w_edge,
      Q => \rom_reg[17]__0\(7),
      R => '0'
    );
\rom_reg[18][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(20),
      Q => \rom_reg[18]__0\(0),
      R => '0'
    );
\rom_reg[18][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(21),
      Q => \rom_reg[18]__0\(1),
      R => '0'
    );
\rom_reg[18][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(22),
      Q => \rom_reg[18]__0\(2),
      R => '0'
    );
\rom_reg[18][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(23),
      Q => \rom_reg[18]__0\(3),
      R => '0'
    );
\rom_reg[18][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(24),
      Q => \rom_reg[18]__0\(4),
      R => '0'
    );
\rom_reg[18][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(25),
      Q => \rom_reg[18]__0\(5),
      R => '0'
    );
\rom_reg[18][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(26),
      Q => \rom_reg[18]__0\(6),
      R => '0'
    );
\rom_reg[18][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(27),
      Q => \rom_reg[18]__0\(7),
      R => '0'
    );
\rom_reg[18][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(28),
      Q => \rom_reg[18]__0\(8),
      R => '0'
    );
\rom_reg[18][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(29),
      Q => \rom_reg[18]__0\(9),
      R => '0'
    );
\rom_reg[19][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(0),
      Q => \rom_reg[19]__0\(0),
      R => '0'
    );
\rom_reg[19][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(30),
      Q => \rom_reg[19]__0\(10),
      R => '0'
    );
\rom_reg[19][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(31),
      Q => \rom_reg[19]__0\(11),
      R => '0'
    );
\rom_reg[19][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(32),
      Q => \rom_reg[19]__0\(12),
      R => '0'
    );
\rom_reg[19][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(33),
      Q => \rom_reg[19]__0\(13),
      R => '0'
    );
\rom_reg[19][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(34),
      Q => \rom_reg[19]__0\(14),
      R => '0'
    );
\rom_reg[19][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(1),
      Q => \rom_reg[19]__0\(1),
      R => '0'
    );
\rom_reg[19][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(2),
      Q => \rom_reg[19]__0\(2),
      R => '0'
    );
\rom_reg[19][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(3),
      Q => \rom_reg[19]__0\(3),
      R => '0'
    );
\rom_reg[19][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(4),
      Q => \rom_reg[19]__0\(4),
      R => '0'
    );
\rom_reg[19][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(5),
      Q => \rom_reg[19]__0\(5),
      R => '0'
    );
\rom_reg[19][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(6),
      Q => \rom_reg[19]__0\(6),
      R => '0'
    );
\rom_reg[19][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(7),
      Q => \rom_reg[19]__0\(7),
      R => '0'
    );
\rom_reg[19][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(8),
      Q => \rom_reg[19]__0\(8),
      R => '0'
    );
\rom_reg[19][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(9),
      Q => \rom_reg[19]__0\(9),
      R => '0'
    );
\rom_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => \rom[1][0]_i_1_n_0\,
      Q => \rom_reg[1]__0\(0),
      R => '0'
    );
\rom_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT0_DIVIDE(5),
      Q => \rom_reg[1]__0\(10),
      R => '0'
    );
\rom_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT0_DIVIDE(6),
      Q => \rom_reg[1]__0\(11),
      R => '0'
    );
\rom_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => \rom[1][1]_i_1_n_0\,
      Q => \rom_reg[1]__0\(1),
      R => '0'
    );
\rom_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => \rom[1][2]_i_1_n_0\,
      Q => \rom_reg[1]__0\(2),
      R => '0'
    );
\rom_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => \rom[1][3]_i_1_n_0\,
      Q => \rom_reg[1]__0\(3),
      R => '0'
    );
\rom_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => \rom[1][4]_i_1_n_0\,
      Q => \rom_reg[1]__0\(4),
      R => '0'
    );
\rom_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => \rom[1][5]_i_1_n_0\,
      Q => \rom_reg[1]__0\(5),
      R => '0'
    );
\rom_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => \rom[1][6]_i_1_n_0\,
      Q => \rom_reg[1]__0\(6),
      R => '0'
    );
\rom_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT0_DIVIDE(2),
      Q => \rom_reg[1]__0\(7),
      R => '0'
    );
\rom_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT0_DIVIDE(3),
      Q => \rom_reg[1]__0\(8),
      R => '0'
    );
\rom_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT0_DIVIDE(4),
      Q => \rom_reg[1]__0\(9),
      R => '0'
    );
\rom_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(10),
      Q => \rom_reg[20]__0\(0),
      R => '0'
    );
\rom_reg[20][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(35),
      Q => \rom_reg[20]__0\(10),
      R => '0'
    );
\rom_reg[20][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(36),
      Q => \rom_reg[20]__0\(11),
      R => '0'
    );
\rom_reg[20][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(37),
      Q => \rom_reg[20]__0\(12),
      R => '0'
    );
\rom_reg[20][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(38),
      Q => \rom_reg[20]__0\(13),
      R => '0'
    );
\rom_reg[20][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(39),
      Q => \rom_reg[20]__0\(14),
      R => '0'
    );
\rom_reg[20][14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_rom_reg[20][14]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \rom_reg[20][14]_i_3_n_1\,
      CO(5) => \rom_reg[20][14]_i_3_n_2\,
      CO(4) => \rom_reg[20][14]_i_3_n_3\,
      CO(3) => \NLW_rom_reg[20][14]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \rom_reg[20][14]_i_3_n_5\,
      CO(1) => \rom_reg[20][14]_i_3_n_6\,
      CO(0) => \rom_reg[20][14]_i_3_n_7\,
      DI(7) => '0',
      DI(6) => \rom[20][14]_i_9_n_0\,
      DI(5) => \p_0_in__0\(6),
      DI(4) => \rom[20][14]_i_11_n_0\,
      DI(3) => \rom[20][14]_i_12_n_0\,
      DI(2) => \rom[20][14]_i_13_n_0\,
      DI(1) => PROG_CLKFBOUT_MULT(0),
      DI(0) => '0',
      O(7) => \rom_reg[20][14]_i_3_n_8\,
      O(6) => \rom_reg[20][14]_i_3_n_9\,
      O(5) => \rom_reg[20][14]_i_3_n_10\,
      O(4) => \rom_reg[20][14]_i_3_n_11\,
      O(3) => \rom_reg[20][14]_i_3_n_12\,
      O(2) => \rom_reg[20][14]_i_3_n_13\,
      O(1) => \rom_reg[20][14]_i_3_n_14\,
      O(0) => \rom_reg[20][14]_i_3_n_15\,
      S(7) => \rom[20][14]_i_14_n_0\,
      S(6) => \rom[20][14]_i_15_n_0\,
      S(5) => \rom[20][14]_i_16_n_0\,
      S(4) => \rom[20][14]_i_17_n_0\,
      S(3) => \rom[20][14]_i_18_n_0\,
      S(2) => \rom[20][14]_i_19_n_0\,
      S(1) => \rom[20][14]_i_20_n_0\,
      S(0) => \rom[20][14]_i_21_n_0\
    );
\rom_reg[20][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(11),
      Q => \rom_reg[20]__0\(1),
      R => '0'
    );
\rom_reg[20][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(12),
      Q => \rom_reg[20]__0\(2),
      R => '0'
    );
\rom_reg[20][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(13),
      Q => \rom_reg[20]__0\(3),
      R => '0'
    );
\rom_reg[20][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(14),
      Q => \rom_reg[20]__0\(4),
      R => '0'
    );
\rom_reg[20][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(15),
      Q => \rom_reg[20]__0\(5),
      R => '0'
    );
\rom_reg[20][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(16),
      Q => \rom_reg[20]__0\(6),
      R => '0'
    );
\rom_reg[20][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(17),
      Q => \rom_reg[20]__0\(7),
      R => '0'
    );
\rom_reg[20][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(18),
      Q => \rom_reg[20]__0\(8),
      R => '0'
    );
\rom_reg[20][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_lock(19),
      Q => \rom_reg[20]__0\(9),
      R => '0'
    );
\rom_reg[21][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_digital_filt(7),
      Q => \rom_reg[21]__0\(11),
      R => '0'
    );
\rom_reg[21][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_digital_filt(8),
      Q => \rom_reg[21]__0\(12),
      R => '0'
    );
\rom_reg[21][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_digital_filt(9),
      Q => \rom_reg[21]__0\(15),
      R => '0'
    );
\rom_reg[21][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_digital_filt(6),
      Q => \rom_reg[21]__0\(8),
      R => '0'
    );
\rom_reg[22][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_digital_filt(3),
      Q => \rom_reg[22]__0\(11),
      R => '0'
    );
\rom_reg[22][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_digital_filt(4),
      Q => \rom_reg[22]__0\(12),
      R => '0'
    );
\rom_reg[22][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_digital_filt(5),
      Q => \rom_reg[22]__0\(15),
      R => '0'
    );
\rom_reg[22][15]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_rom_reg[22][15]_i_7_CO_UNCONNECTED\(7),
      CO(6) => \rom_reg[22][15]_i_7_n_1\,
      CO(5) => \rom_reg[22][15]_i_7_n_2\,
      CO(4) => \rom_reg[22][15]_i_7_n_3\,
      CO(3) => \NLW_rom_reg[22][15]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \rom_reg[22][15]_i_7_n_5\,
      CO(1) => \rom_reg[22][15]_i_7_n_6\,
      CO(0) => \rom_reg[22][15]_i_7_n_7\,
      DI(7) => '0',
      DI(6) => \rom[20][14]_i_9_n_0\,
      DI(5) => \p_0_in__0\(6),
      DI(4) => \rom[20][14]_i_11_n_0\,
      DI(3) => \rom[22][15]_i_13_n_0\,
      DI(2) => \rom[22][15]_i_14_n_0\,
      DI(1) => PROG_CLKFBOUT_MULT(0),
      DI(0) => '0',
      O(7) => \rom_reg[22][15]_i_7_n_8\,
      O(6) => \rom_reg[22][15]_i_7_n_9\,
      O(5) => \rom_reg[22][15]_i_7_n_10\,
      O(4) => \rom_reg[22][15]_i_7_n_11\,
      O(3) => \rom_reg[22][15]_i_7_n_12\,
      O(2) => \rom_reg[22][15]_i_7_n_13\,
      O(1) => \rom_reg[22][15]_i_7_n_14\,
      O(0) => \NLW_rom_reg[22][15]_i_7_O_UNCONNECTED\(0),
      S(7) => \rom[22][15]_i_15_n_0\,
      S(6) => \rom[22][15]_i_16_n_0\,
      S(5) => \rom[22][15]_i_17_n_0\,
      S(4) => \rom[22][15]_i_18_n_0\,
      S(3) => \rom[22][15]_i_19_n_0\,
      S(2) => \rom[22][15]_i_20_n_0\,
      S(1) => \rom[22][15]_i_21_n_0\,
      S(0) => \rom[22][15]_i_22_n_0\
    );
\rom_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_digital_filt(0),
      Q => \rom_reg[22]__0\(4),
      R => '0'
    );
\rom_reg[22][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_digital_filt(1),
      Q => \rom_reg[22]__0\(7),
      R => '0'
    );
\rom_reg[22][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => i_s1_digital_filt(2),
      Q => \rom_reg[22]__0\(8),
      R => '0'
    );
\rom_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => '0',
      Q => \rom_reg[2]__0\(12),
      R => '0'
    );
\rom_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_1_in(6),
      Q => \rom_reg[2]__0\(6),
      R => '0'
    );
\rom_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_1_in(7),
      Q => \rom_reg[2]__0\(7),
      R => '0'
    );
\rom_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_2_in(0),
      Q => \rom_reg[3]__0\(0),
      R => '0'
    );
\rom_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT1_DIVIDE(5),
      Q => \rom_reg[3]__0\(10),
      R => '0'
    );
\rom_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT1_DIVIDE(6),
      Q => \rom_reg[3]__0\(11),
      R => '0'
    );
\rom_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_2_in(1),
      Q => \rom_reg[3]__0\(1),
      R => '0'
    );
\rom_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_2_in(2),
      Q => \rom_reg[3]__0\(2),
      R => '0'
    );
\rom_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_2_in(3),
      Q => \rom_reg[3]__0\(3),
      R => '0'
    );
\rom_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_2_in(4),
      Q => \rom_reg[3]__0\(4),
      R => '0'
    );
\rom_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_2_in(5),
      Q => \rom_reg[3]__0\(5),
      R => '0'
    );
\rom_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_2_in(6),
      Q => \rom_reg[3]__0\(6),
      R => '0'
    );
\rom_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT1_DIVIDE(2),
      Q => \rom_reg[3]__0\(7),
      R => '0'
    );
\rom_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT1_DIVIDE(3),
      Q => \rom_reg[3]__0\(8),
      R => '0'
    );
\rom_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT1_DIVIDE(4),
      Q => \rom_reg[3]__0\(9),
      R => '0'
    );
\rom_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_3_in(6),
      Q => \rom_reg[4]__0\(6),
      R => '0'
    );
\rom_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_3_in(7),
      Q => \rom_reg[4]__0\(7),
      R => '0'
    );
\rom_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_4_in(0),
      Q => \rom_reg[5]__0\(0),
      R => '0'
    );
\rom_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT2_DIVIDE(5),
      Q => \rom_reg[5]__0\(10),
      R => '0'
    );
\rom_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT2_DIVIDE(6),
      Q => \rom_reg[5]__0\(11),
      R => '0'
    );
\rom_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_4_in(1),
      Q => \rom_reg[5]__0\(1),
      R => '0'
    );
\rom_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_4_in(2),
      Q => \rom_reg[5]__0\(2),
      R => '0'
    );
\rom_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_4_in(3),
      Q => \rom_reg[5]__0\(3),
      R => '0'
    );
\rom_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_4_in(4),
      Q => \rom_reg[5]__0\(4),
      R => '0'
    );
\rom_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_4_in(5),
      Q => \rom_reg[5]__0\(5),
      R => '0'
    );
\rom_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_4_in(6),
      Q => \rom_reg[5]__0\(6),
      R => '0'
    );
\rom_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT2_DIVIDE(2),
      Q => \rom_reg[5]__0\(7),
      R => '0'
    );
\rom_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT2_DIVIDE(3),
      Q => \rom_reg[5]__0\(8),
      R => '0'
    );
\rom_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => PROG_CLKOUT2_DIVIDE(4),
      Q => \rom_reg[5]__0\(9),
      R => '0'
    );
\rom_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_5_in(6),
      Q => \rom_reg[6]__0\(6),
      R => '0'
    );
\rom_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => p_5_in(7),
      Q => \rom_reg[6]__0\(7),
      R => '0'
    );
\state_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_count(0),
      O => \state_count[0]_i_1_n_0\
    );
\state_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_count(0),
      I1 => state_count(1),
      O => \state_count[1]_i_1_n_0\
    );
\state_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => state_count(1),
      I1 => state_count(0),
      I2 => state_count(2),
      O => \state_count[2]_i_1_n_0\
    );
\state_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFF00020000"
    )
        port map (
      I0 => current_state(3),
      I1 => state_count(2),
      I2 => state_count(0),
      I3 => state_count(1),
      I4 => \state_count[4]_i_2_n_0\,
      I5 => state_count(3),
      O => \state_count[3]_i_1_n_0\
    );
\state_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(0),
      I2 => current_state(1),
      I3 => current_state(3),
      O => \state_count[4]_i_1_n_0\
    );
\state_count[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(1),
      I2 => current_state(0),
      I3 => current_state(2),
      O => \state_count[4]_i_2_n_0\
    );
\state_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => state_count(3),
      I1 => state_count(2),
      I2 => state_count(0),
      I3 => state_count(1),
      I4 => state_count(4),
      O => \state_count[4]_i_3_n_0\
    );
\state_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => \state_count[4]_i_2_n_0\,
      D => \state_count[0]_i_1_n_0\,
      Q => state_count(0),
      S => \state_count[4]_i_1_n_0\
    );
\state_count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => \state_count[4]_i_2_n_0\,
      D => \state_count[1]_i_1_n_0\,
      Q => state_count(1),
      S => \state_count[4]_i_1_n_0\
    );
\state_count_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => \state_count[4]_i_2_n_0\,
      D => \state_count[2]_i_1_n_0\,
      Q => state_count(2),
      S => \state_count[4]_i_1_n_0\
    );
\state_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^dclk\,
      CE => '1',
      D => \state_count[3]_i_1_n_0\,
      Q => state_count(3),
      R => '0'
    );
\state_count_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^dclk\,
      CE => \state_count[4]_i_2_n_0\,
      D => \state_count[4]_i_3_n_0\,
      Q => state_count(4),
      S => \state_count[4]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer is
  port (
    rxresetdone_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => rxresetdone_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_10 is
  port (
    gtpowergood_sync : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_10 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_10;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_10 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_11 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_11 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_11;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_11 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_12 is
  port (
    gtwiz_reset_rx_pll_and_datapath_dly : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in11_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_12 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_12;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_12 is
  signal \^gtwiz_reset_rx_pll_and_datapath_dly\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair0";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_pll_and_datapath_dly <= \^gtwiz_reset_rx_pll_and_datapath_dly\;
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0303BFBC"
    )
        port map (
      I0 => p_0_in11_out,
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      I4 => \out\(0),
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F3FF11"
    )
        port map (
      I0 => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      I1 => \out\(2),
      I2 => p_0_in11_out,
      I3 => \out\(0),
      I4 => \out\(1),
      O => D(1)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_13 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_13 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_13;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_13 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_14 is
  port (
    gtwiz_reset_tx_pll_and_datapath_dly : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_14 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_14;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_14 is
  signal \^gtwiz_reset_tx_pll_and_datapath_dly\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair1";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_pll_and_datapath_dly <= \^gtwiz_reset_tx_pll_and_datapath_dly\;
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5756"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03F1"
    )
        port map (
      I0 => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \out\(1),
      O => D(1)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_15 is
  port (
    rxuserrdy_out_reg : out STD_LOGIC;
    sm_reset_rx_timer_clr_reg : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in11_out : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    GTHE4_CHANNEL_RXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    sm_reset_rx_pll_timer_clr_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_15 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_15;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_15 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal sm_reset_rx_timer_clr0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040FF4000"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      I3 => \out\(2),
      I4 => sm_reset_rx_pll_timer_sat,
      I5 => sm_reset_rx_pll_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => sm_reset_rx_timer_clr0,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => GTHE4_CHANNEL_RXUSERRDY(0),
      O => rxuserrdy_out_reg
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr0
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFA0AA0CC0A"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => i_in_out_reg_0,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => sm_reset_rx_timer_clr_reg_0,
      O => sm_reset_rx_timer_clr_reg
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080008FFFFFFFF"
    )
        port map (
      I0 => gtwiz_reset_userclk_rx_active_sync,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_0,
      I3 => \out\(1),
      I4 => p_0_in11_out,
      I5 => \out\(2),
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_16 is
  port (
    gtwiz_reset_userclk_tx_active_sync : out STD_LOGIC;
    txuserrdy_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    GTHE4_CHANNEL_TXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : in STD_LOGIC;
    sm_reset_tx_timer_sat_reg : in STD_LOGIC;
    gtwiz_reset_tx_pll_and_datapath_dly : in STD_LOGIC;
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_16 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_16;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_16 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^gtwiz_reset_userclk_tx_active_sync\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal sm_reset_tx_timer_clr0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_userclk_tx_active_sync <= \^gtwiz_reset_userclk_tx_active_sync\;
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40DD40DD40DD4088"
    )
        port map (
      I0 => \out\(1),
      I1 => sm_reset_tx_timer_sat_reg,
      I2 => \^gtwiz_reset_userclk_tx_active_sync\,
      I3 => \out\(2),
      I4 => gtwiz_reset_tx_pll_and_datapath_dly,
      I5 => gtwiz_reset_tx_datapath_dly,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_tx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_tx_reg[1]\,
      O => E(0),
      S => \out\(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_userclk_tx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_userclk_tx_active_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => sm_reset_tx_timer_clr0,
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => GTHE4_CHANNEL_TXUSERRDY(0),
      O => txuserrdy_out_reg
    );
txuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => \^gtwiz_reset_userclk_tx_active_sync\,
      O => sm_reset_tx_timer_clr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_17 is
  port (
    gtrxreset_out_reg : out STD_LOGIC;
    sm_reset_rx_timer_clr09_out : out STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_timer_clr_reg : out STD_LOGIC;
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    GTHE4_CHANNEL_GTRXRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in11_out : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg_0 : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_1 : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_17 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_17;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_17 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  signal \^sm_reset_rx_timer_clr09_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[2]_i_3\ : label is "soft_lutpair2";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair2";
begin
  sm_reset_rx_timer_clr09_out <= \^sm_reset_rx_timer_clr09_out\;
\FSM_sequential_sm_reset_rx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^sm_reset_rx_timer_clr09_out\,
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => sm_reset_rx_timer_clr_reg_1,
      I4 => \out\(0),
      I5 => \FSM_sequential_sm_reset_rx_reg[1]\,
      O => E(0)
    );
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => plllock_rx_sync,
      O => \^sm_reset_rx_timer_clr09_out\
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \^sm_reset_rx_timer_clr09_out\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => GTHE4_CHANNEL_GTRXRESET(0),
      O => gtrxreset_out_reg
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => p_0_in11_out,
      I3 => \out\(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg_0,
      O => gtwiz_reset_rx_done_int_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_qpll0lock_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => \out\(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => sm_reset_rx_timer_clr_reg_0,
      O => sm_reset_rx_timer_clr_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_18 is
  port (
    gttxreset_out_reg : out STD_LOGIC;
    sm_reset_tx_timer_clr_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    pllreset_tx_out_reg : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    GTHE4_CHANNEL_GTTXRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_int0 : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg_0 : in STD_LOGIC;
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    sm_reset_tx_pll_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat_reg : in STD_LOGIC;
    gtwiz_reset_userclk_tx_active_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_18 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_18;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_18 is
  signal \FSM_sequential_sm_reset_tx[2]_i_6_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal sm_reset_tx_timer_clr012_out : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[2]_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair3";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_6_n_0\,
      I1 => \out\(1),
      I2 => gtwiz_reset_tx_done_int0,
      I3 => \out\(2),
      I4 => sm_reset_tx_pll_timer_sat,
      I5 => sm_reset_tx_pll_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => sm_reset_tx_timer_sat,
      I2 => sm_reset_tx_timer_clr_reg_0,
      I3 => \out\(2),
      O => \FSM_sequential_sm_reset_tx[2]_i_6_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => sm_reset_tx_timer_clr012_out,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => GTHE4_CHANNEL_GTTXRESET(0),
      O => gttxreset_out_reg
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => sm_reset_tx_timer_clr012_out
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => gtwiz_reset_tx_done_int0,
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => plllock_tx_sync,
      I4 => \out\(1),
      I5 => gtwiz_reset_tx_done_int_reg_0,
      O => gtwiz_reset_tx_done_int_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => pllreset_tx_out_reg,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEB282B"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => \out\(0),
      I4 => sm_reset_tx_timer_clr_reg_0,
      O => sm_reset_tx_timer_clr_reg
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFEFC0E0CFE0C0E0"
    )
        port map (
      I0 => gtwiz_reset_tx_done_int0,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_6_n_0\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => sm_reset_tx_timer_sat_reg,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_19 is
  port (
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_clr_reg : out STD_LOGIC;
    rxprogdivreset_out_reg : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    pllreset_tx_out_reg : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_timer_clr09_out : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    GTHE4_CHANNEL_RXPROGDIVRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    i_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_dly : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_19 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_19;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_19 is
  signal \FSM_sequential_sm_reset_rx[2]_i_7_n_0\ : STD_LOGIC;
  signal \^gtwiz_reset_rx_cdr_stable_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal sm_reset_rx_cdr_to_clr0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_cdr_stable_out(0) <= \^gtwiz_reset_rx_cdr_stable_out\(0);
\FSM_sequential_sm_reset_rx[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^gtwiz_reset_rx_cdr_stable_out\(0),
      I2 => \out\(2),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => \FSM_sequential_sm_reset_rx[2]_i_7_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_7_n_0\,
      I1 => i_in_out_reg_0,
      O => \FSM_sequential_sm_reset_rx_reg[0]\,
      S => \out\(1)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => pllreset_tx_out_reg,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_rx_cdr_stable_out\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_clr0,
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => GTHE4_CHANNEL_RXPROGDIVRESET(0),
      O => rxprogdivreset_out_reg
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02020303"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_clr0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => sm_reset_rx_timer_clr09_out,
      I4 => \out\(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_clr_reg
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^gtwiz_reset_rx_cdr_stable_out\(0),
      O => sm_reset_rx_cdr_to_clr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_3 is
  port (
    txresetdone_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_3 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_3;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_3 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => txresetdone_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_4 is
  port (
    rxresetdone_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_4 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_4;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_4 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => rxresetdone_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_5 is
  port (
    txresetdone_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_5 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_5;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_5 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => txresetdone_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_6 is
  port (
    rxresetdone_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_6 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_6;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_6 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => rxresetdone_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_7 is
  port (
    txresetdone_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_7 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_7;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_7 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => txresetdone_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_8 is
  port (
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg\ : out STD_LOGIC;
    txphaligndone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    out0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_8 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_8;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_8 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_out : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out0,
      I1 => i_in_out,
      O => \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => txphaligndone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => i_in_out,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_9 is
  port (
    gtwiz_buffbypass_tx_master_syncdone_sync_int : out STD_LOGIC;
    txsyncdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_9 : entity is "gtwizard_ultrascale_v1_6_5_bit_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_9;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_9 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => txsyncdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_buffbypass_tx_master_syncdone_sync_int,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gthe4_channel is
  port (
    rst_in0 : out STD_LOGIC;
    cplllock_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_TXSYNCOUT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 383 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 26 downto 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_CPLLPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_GTRXRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_GTTXRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_RXPROGDIVRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_RXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_TXDLYSRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_TXPROGDIVRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_TXSYNCALLIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_TXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 119 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 59 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gthe4_channel;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gthe4_channel is
  signal \^gthe4_channel_txsyncout\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^cplllock_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  GTHE4_CHANNEL_TXSYNCOUT(2 downto 0) <= \^gthe4_channel_txsyncout\(2 downto 0);
  cplllock_out(2 downto 0) <= \^cplllock_out\(2 downto 0);
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C44",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0000",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 2,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0002",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0259",
      RXCDR_CFG2_GEN2 => B"01" & X"64",
      RXCDR_CFG2_GEN3 => X"0259",
      RXCDR_CFG2_GEN4 => X"00B4",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"10" & X"4",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0024",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0280",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"2004",
      RXPI_CFG1 => B"0000000000000000",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 12,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 1,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"1001",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"1010",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0323",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 12,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 40,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '1',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0200",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 20.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXUSR",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => bufgtce_out(0),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(2 downto 0),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(8 downto 0),
      BUFGTRESET => bufgtreset_out(0),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(2 downto 0),
      CDRSTEPDIR => cdrstepdir_in(0),
      CDRSTEPSQ => cdrstepsq_in(0),
      CDRSTEPSX => cdrstepsx_in(0),
      CFGRESET => cfgreset_in(0),
      CLKRSVD0 => clkrsvd0_in(0),
      CLKRSVD1 => clkrsvd1_in(0),
      CPLLFBCLKLOST => cpllfbclklost_out(0),
      CPLLFREQLOCK => cpllfreqlock_in(0),
      CPLLLOCK => \^cplllock_out\(0),
      CPLLLOCKDETCLK => cplllockdetclk_in(0),
      CPLLLOCKEN => cplllocken_in(0),
      CPLLPD => GTHE4_CHANNEL_CPLLPD(0),
      CPLLREFCLKLOST => cpllrefclklost_out(0),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(2 downto 0),
      CPLLRESET => cpllreset_in(0),
      DMONFIFORESET => dmonfiforeset_in(0),
      DMONITORCLK => dmonitorclk_in(0),
      DMONITOROUT(15 downto 0) => dmonitorout_out(15 downto 0),
      DMONITOROUTCLK => dmonitoroutclk_out(0),
      DRPADDR(9 downto 0) => drpaddr_in(9 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_out(15 downto 0),
      DRPEN => drpen_in(0),
      DRPRDY => drprdy_out(0),
      DRPRST => drprst_in(0),
      DRPWE => drpwe_in(0),
      EYESCANDATAERROR => eyescandataerror_out(0),
      EYESCANRESET => eyescanreset_in(0),
      EYESCANTRIGGER => eyescantrigger_in(0),
      FREQOS => freqos_in(0),
      GTGREFCLK => gtgrefclk_in(0),
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(0),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(0),
      GTPOWERGOOD => gtpowergood_out(0),
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => gtrefclk1_in(0),
      GTREFCLKMONITOR => gtrefclkmonitor_out(0),
      GTRSVD(15 downto 0) => gtrsvd_in(15 downto 0),
      GTRXRESET => GTHE4_CHANNEL_GTRXRESET(0),
      GTRXRESETSEL => gtrxresetsel_in(0),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(0),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(0),
      GTTXRESET => GTHE4_CHANNEL_GTTXRESET(0),
      GTTXRESETSEL => gttxresetsel_in(0),
      INCPCTRL => incpctrl_in(0),
      LOOPBACK(2 downto 0) => loopback_in(2 downto 0),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(0),
      PCIERATEGEN3 => pcierategen3_out(0),
      PCIERATEIDLE => pcierateidle_out(0),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      PCIERSTIDLE => pcierstidle_in(0),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(0),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(0),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(0),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(0),
      PCIEUSERRATEDONE => pcieuserratedone_in(0),
      PCIEUSERRATESTART => pcieuserratestart_out(0),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(15 downto 0),
      PCSRSVDOUT(15 downto 0) => pcsrsvdout_out(15 downto 0),
      PHYSTATUS => phystatus_out(0),
      PINRSRVDAS(15 downto 0) => pinrsrvdas_out(15 downto 0),
      POWERPRESENT => powerpresent_out(0),
      QPLL0CLK => qpll0clk_in(0),
      QPLL0FREQLOCK => qpll0freqlock_in(0),
      QPLL0REFCLK => qpll0refclk_in(0),
      QPLL1CLK => qpll1clk_in(0),
      QPLL1FREQLOCK => qpll1freqlock_in(0),
      QPLL1REFCLK => qpll1refclk_in(0),
      RESETEXCEPTION => resetexception_out(0),
      RESETOVRD => resetovrd_in(0),
      RX8B10BEN => rx8b10ben_in(0),
      RXAFECFOKEN => rxafecfoken_in(0),
      RXBUFRESET => rxbufreset_in(0),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => rxbyteisaligned_out(0),
      RXBYTEREALIGN => rxbyterealign_out(0),
      RXCDRFREQRESET => rxcdrfreqreset_in(0),
      RXCDRHOLD => rxcdrhold_in(0),
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => rxcdrphdone_out(0),
      RXCDRRESET => rxcdrreset_in(0),
      RXCHANBONDSEQ => rxchanbondseq_out(0),
      RXCHANISALIGNED => rxchanisaligned_out(0),
      RXCHANREALIGN => rxchanrealign_out(0),
      RXCHBONDEN => rxchbonden_in(0),
      RXCHBONDI(4 downto 0) => rxchbondi_in(4 downto 0),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(2 downto 0),
      RXCHBONDMASTER => rxchbondmaster_in(0),
      RXCHBONDO(4 downto 0) => rxchbondo_out(4 downto 0),
      RXCHBONDSLAVE => rxchbondslave_in(0),
      RXCKCALDONE => rxckcaldone_out(0),
      RXCKCALRESET => rxckcalreset_in(0),
      RXCKCALSTART(6 downto 0) => rxckcalstart_in(6 downto 0),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => rxcominitdet_out(0),
      RXCOMMADET => rxcommadet_out(0),
      RXCOMMADETEN => rxcommadeten_in(0),
      RXCOMSASDET => rxcomsasdet_out(0),
      RXCOMWAKEDET => rxcomwakedet_out(0),
      RXCTRL0(15 downto 0) => rxctrl0_out(15 downto 0),
      RXCTRL1(15 downto 0) => rxctrl1_out(15 downto 0),
      RXCTRL2(7 downto 0) => rxctrl2_out(7 downto 0),
      RXCTRL3(7 downto 0) => rxctrl3_out(7 downto 0),
      RXDATA(127 downto 0) => rxdata_out(127 downto 0),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(1 downto 0),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      RXDFEAGCHOLD => rxdfeagchold_in(0),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(0),
      RXDFECFOKFCNUM(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      RXDFECFOKFEN => rxdfecfokfen_in(0),
      RXDFECFOKFPULSE => rxdfecfokfpulse_in(0),
      RXDFECFOKHOLD => rxdfecfokhold_in(0),
      RXDFECFOKOVREN => rxdfecfokovren_in(0),
      RXDFEKHHOLD => rxdfekhhold_in(0),
      RXDFEKHOVRDEN => rxdfekhovrden_in(0),
      RXDFELFHOLD => rxdfelfhold_in(0),
      RXDFELFOVRDEN => rxdfelfovrden_in(0),
      RXDFELPMRESET => rxdfelpmreset_in(0),
      RXDFETAP10HOLD => rxdfetap10hold_in(0),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(0),
      RXDFETAP11HOLD => rxdfetap11hold_in(0),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(0),
      RXDFETAP12HOLD => rxdfetap12hold_in(0),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(0),
      RXDFETAP13HOLD => rxdfetap13hold_in(0),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(0),
      RXDFETAP14HOLD => rxdfetap14hold_in(0),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(0),
      RXDFETAP15HOLD => rxdfetap15hold_in(0),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(0),
      RXDFETAP2HOLD => rxdfetap2hold_in(0),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(0),
      RXDFETAP3HOLD => rxdfetap3hold_in(0),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(0),
      RXDFETAP4HOLD => rxdfetap4hold_in(0),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(0),
      RXDFETAP5HOLD => rxdfetap5hold_in(0),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(0),
      RXDFETAP6HOLD => rxdfetap6hold_in(0),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(0),
      RXDFETAP7HOLD => rxdfetap7hold_in(0),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(0),
      RXDFETAP8HOLD => rxdfetap8hold_in(0),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(0),
      RXDFETAP9HOLD => rxdfetap9hold_in(0),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(0),
      RXDFEUTHOLD => rxdfeuthold_in(0),
      RXDFEUTOVRDEN => rxdfeutovrden_in(0),
      RXDFEVPHOLD => rxdfevphold_in(0),
      RXDFEVPOVRDEN => rxdfevpovrden_in(0),
      RXDFEXYDEN => rxdfexyden_in(0),
      RXDLYBYPASS => rxdlybypass_in(0),
      RXDLYEN => rxdlyen_in(0),
      RXDLYOVRDEN => rxdlyovrden_in(0),
      RXDLYSRESET => rxdlysreset_in(0),
      RXDLYSRESETDONE => rxdlysresetdone_out(0),
      RXELECIDLE => rxelecidle_out(0),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(1 downto 0),
      RXEQTRAINING => rxeqtraining_in(0),
      RXGEARBOXSLIP => rxgearboxslip_in(0),
      RXHEADER(5 downto 0) => rxheader_out(5 downto 0),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(1 downto 0),
      RXLATCLK => rxlatclk_in(0),
      RXLFPSTRESETDET => rxlfpstresetdet_out(0),
      RXLFPSU2LPEXITDET => rxlfpsu2lpexitdet_out(0),
      RXLFPSU3WAKEDET => rxlfpsu3wakedet_out(0),
      RXLPMEN => rxlpmen_in(0),
      RXLPMGCHOLD => rxlpmgchold_in(0),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(0),
      RXLPMHFHOLD => rxlpmhfhold_in(0),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(0),
      RXLPMLFHOLD => rxlpmlfhold_in(0),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(0),
      RXLPMOSHOLD => rxlpmoshold_in(0),
      RXLPMOSOVRDEN => rxlpmosovrden_in(0),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7 downto 0) => rxmonitorout_out(7 downto 0),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(1 downto 0),
      RXOOBRESET => rxoobreset_in(0),
      RXOSCALRESET => rxoscalreset_in(0),
      RXOSHOLD => rxoshold_in(0),
      RXOSINTDONE => rxosintdone_out(0),
      RXOSINTSTARTED => rxosintstarted_out(0),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(0),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(0),
      RXOSOVRDEN => rxosovrden_in(0),
      RXOUTCLK => rxoutclk_out(0),
      RXOUTCLKFABRIC => rxoutclkfabric_out(0),
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(2 downto 0),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(0),
      RXPCSRESET => rxpcsreset_in(0),
      RXPD(1 downto 0) => rxpd_in(1 downto 0),
      RXPHALIGN => rxphalign_in(0),
      RXPHALIGNDONE => rxphaligndone_out(0),
      RXPHALIGNEN => rxphalignen_in(0),
      RXPHALIGNERR => rxphalignerr_out(0),
      RXPHDLYPD => rxphdlypd_in(0),
      RXPHDLYRESET => rxphdlyreset_in(0),
      RXPHOVRDEN => rxphovrden_in(0),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(1 downto 0),
      RXPMARESET => rxpmareset_in(0),
      RXPMARESETDONE => rxpmaresetdone_out(0),
      RXPOLARITY => rxpolarity_in(0),
      RXPRBSCNTRESET => rxprbscntreset_in(0),
      RXPRBSERR => rxprbserr_out(0),
      RXPRBSLOCKED => rxprbslocked_out(0),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(3 downto 0),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(0),
      RXPROGDIVRESET => GTHE4_CHANNEL_RXPROGDIVRESET(0),
      RXQPIEN => rxqpien_in(0),
      RXQPISENN => rxqpisenn_out(0),
      RXQPISENP => rxqpisenp_out(0),
      RXRATE(2 downto 0) => rxrate_in(2 downto 0),
      RXRATEDONE => rxratedone_out(0),
      RXRATEMODE => rxratemode_in(0),
      RXRECCLKOUT => rxrecclkout_out(0),
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => rxslide_in(0),
      RXSLIDERDY => rxsliderdy_out(0),
      RXSLIPDONE => rxslipdone_out(0),
      RXSLIPOUTCLK => rxslipoutclk_in(0),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(0),
      RXSLIPPMA => rxslippma_in(0),
      RXSLIPPMARDY => rxslippmardy_out(0),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(1 downto 0),
      RXSTATUS(2 downto 0) => rxstatus_out(2 downto 0),
      RXSYNCALLIN => rxsyncallin_in(0),
      RXSYNCDONE => rxsyncdone_out(0),
      RXSYNCIN => rxsyncin_in(0),
      RXSYNCMODE => rxsyncmode_in(0),
      RXSYNCOUT => rxsyncout_out(0),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(1 downto 0),
      RXTERMINATION => rxtermination_in(0),
      RXUSERRDY => GTHE4_CHANNEL_RXUSERRDY(0),
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk2_in(0),
      RXVALID => rxvalid_out(0),
      SIGVALIDCLK => sigvalidclk_in(0),
      TSTIN(19 downto 0) => tstin_in(19 downto 0),
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      TX8B10BEN => tx8b10ben_in(0),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(1 downto 0),
      TXCOMFINISH => txcomfinish_out(0),
      TXCOMINIT => txcominit_in(0),
      TXCOMSAS => txcomsas_in(0),
      TXCOMWAKE => txcomwake_in(0),
      TXCTRL0(15 downto 4) => B"000000000000",
      TXCTRL0(3) => gtwiz_userdata_tx_in(38),
      TXCTRL0(2) => gtwiz_userdata_tx_in(28),
      TXCTRL0(1) => gtwiz_userdata_tx_in(18),
      TXCTRL0(0) => gtwiz_userdata_tx_in(8),
      TXCTRL1(15 downto 4) => B"000000000000",
      TXCTRL1(3) => gtwiz_userdata_tx_in(39),
      TXCTRL1(2) => gtwiz_userdata_tx_in(29),
      TXCTRL1(1) => gtwiz_userdata_tx_in(19),
      TXCTRL1(0) => gtwiz_userdata_tx_in(9),
      TXCTRL2(7 downto 0) => txctrl2_in(7 downto 0),
      TXDATA(127 downto 32) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(31 downto 24) => gtwiz_userdata_tx_in(37 downto 30),
      TXDATA(23 downto 16) => gtwiz_userdata_tx_in(27 downto 20),
      TXDATA(15 downto 8) => gtwiz_userdata_tx_in(17 downto 10),
      TXDATA(7 downto 0) => gtwiz_userdata_tx_in(7 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      TXDCCDONE => txdccdone_out(0),
      TXDCCFORCESTART => txdccforcestart_in(0),
      TXDCCRESET => txdccreset_in(0),
      TXDEEMPH(1 downto 0) => txdeemph_in(1 downto 0),
      TXDETECTRX => txdetectrx_in(0),
      TXDIFFCTRL(4 downto 0) => txdiffctrl_in(4 downto 0),
      TXDLYBYPASS => '0',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => GTHE4_CHANNEL_TXDLYSRESET(0),
      TXDLYSRESETDONE => txdlysresetdone_out(0),
      TXDLYUPDOWN => '0',
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => txheader_in(5 downto 0),
      TXINHIBIT => txinhibit_in(0),
      TXLATCLK => txlatclk_in(0),
      TXLFPSTRESET => txlfpstreset_in(0),
      TXLFPSU2LPEXIT => txlfpsu2lpexit_in(0),
      TXLFPSU3WAKE => txlfpsu3wake_in(0),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(6 downto 0),
      TXMARGIN(2 downto 0) => txmargin_in(2 downto 0),
      TXMUXDCDEXHOLD => txmuxdcdexhold_in(0),
      TXMUXDCDORWREN => txmuxdcdorwren_in(0),
      TXONESZEROS => txoneszeros_in(0),
      TXOUTCLK => txoutclk_out(0),
      TXOUTCLKFABRIC => txoutclkfabric_out(0),
      TXOUTCLKPCS => txoutclkpcs_out(0),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(2 downto 0),
      TXPCSRESET => txpcsreset_in(0),
      TXPD(1 downto 0) => txpd_in(1 downto 0),
      TXPDELECIDLEMODE => txpdelecidlemode_in(0),
      TXPHALIGN => '0',
      TXPHALIGNDONE => txphaligndone_out(0),
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => txphinitdone_out(0),
      TXPHOVRDEN => '0',
      TXPIPPMEN => txpippmen_in(0),
      TXPIPPMOVRDEN => txpippmovrden_in(0),
      TXPIPPMPD => txpippmpd_in(0),
      TXPIPPMSEL => txpippmsel_in(0),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(4 downto 0),
      TXPISOPD => txpisopd_in(0),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(1 downto 0),
      TXPMARESET => txpmareset_in(0),
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => txpolarity_in(0),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(4 downto 0),
      TXPRBSFORCEERR => txprbsforceerr_in(0),
      TXPRBSSEL(3 downto 0) => txprbssel_in(3 downto 0),
      TXPRECURSOR(4 downto 0) => txprecursor_in(4 downto 0),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(0),
      TXPROGDIVRESET => GTHE4_CHANNEL_TXPROGDIVRESET(0),
      TXQPIBIASEN => txqpibiasen_in(0),
      TXQPISENN => txqpisenn_out(0),
      TXQPISENP => txqpisenp_out(0),
      TXQPIWEAKPUP => txqpiweakpup_in(0),
      TXRATE(2 downto 0) => txrate_in(2 downto 0),
      TXRATEDONE => txratedone_out(0),
      TXRATEMODE => txratemode_in(0),
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => txsequence_in(6 downto 0),
      TXSWING => txswing_in(0),
      TXSYNCALLIN => GTHE4_CHANNEL_TXSYNCALLIN(0),
      TXSYNCDONE => txsyncdone_out(0),
      TXSYNCIN => \^gthe4_channel_txsyncout\(0),
      TXSYNCMODE => '1',
      TXSYNCOUT => \^gthe4_channel_txsyncout\(0),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(1 downto 0),
      TXUSERRDY => GTHE4_CHANNEL_TXUSERRDY(0),
      TXUSRCLK => txusrclk_in(0),
      TXUSRCLK2 => txusrclk2_in(0)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C44",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0000",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 2,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0002",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0259",
      RXCDR_CFG2_GEN2 => B"01" & X"64",
      RXCDR_CFG2_GEN3 => X"0259",
      RXCDR_CFG2_GEN4 => X"00B4",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"10" & X"4",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0024",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0280",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"2004",
      RXPI_CFG1 => B"0000000000000000",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 12,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 1,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"1001",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"1010",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0323",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 12,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 40,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '1',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0200",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 20.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXUSR",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => bufgtce_out(1),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(5 downto 3),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(17 downto 9),
      BUFGTRESET => bufgtreset_out(1),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(5 downto 3),
      CDRSTEPDIR => cdrstepdir_in(1),
      CDRSTEPSQ => cdrstepsq_in(1),
      CDRSTEPSX => cdrstepsx_in(1),
      CFGRESET => cfgreset_in(1),
      CLKRSVD0 => clkrsvd0_in(1),
      CLKRSVD1 => clkrsvd1_in(1),
      CPLLFBCLKLOST => cpllfbclklost_out(1),
      CPLLFREQLOCK => cpllfreqlock_in(1),
      CPLLLOCK => \^cplllock_out\(1),
      CPLLLOCKDETCLK => cplllockdetclk_in(1),
      CPLLLOCKEN => cplllocken_in(1),
      CPLLPD => GTHE4_CHANNEL_CPLLPD(0),
      CPLLREFCLKLOST => cpllrefclklost_out(1),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(5 downto 3),
      CPLLRESET => cpllreset_in(1),
      DMONFIFORESET => dmonfiforeset_in(1),
      DMONITORCLK => dmonitorclk_in(1),
      DMONITOROUT(15 downto 0) => dmonitorout_out(31 downto 16),
      DMONITOROUTCLK => dmonitoroutclk_out(1),
      DRPADDR(9 downto 0) => drpaddr_in(19 downto 10),
      DRPCLK => drpclk_in(1),
      DRPDI(15 downto 0) => drpdi_in(31 downto 16),
      DRPDO(15 downto 0) => drpdo_out(31 downto 16),
      DRPEN => drpen_in(1),
      DRPRDY => drprdy_out(1),
      DRPRST => drprst_in(1),
      DRPWE => drpwe_in(1),
      EYESCANDATAERROR => eyescandataerror_out(1),
      EYESCANRESET => eyescanreset_in(1),
      EYESCANTRIGGER => eyescantrigger_in(1),
      FREQOS => freqos_in(1),
      GTGREFCLK => gtgrefclk_in(1),
      GTHRXN => gthrxn_in(1),
      GTHRXP => gthrxp_in(1),
      GTHTXN => gthtxn_out(1),
      GTHTXP => gthtxp_out(1),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(1),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(1),
      GTPOWERGOOD => gtpowergood_out(1),
      GTREFCLK0 => gtrefclk0_in(1),
      GTREFCLK1 => gtrefclk1_in(1),
      GTREFCLKMONITOR => gtrefclkmonitor_out(1),
      GTRSVD(15 downto 0) => gtrsvd_in(31 downto 16),
      GTRXRESET => GTHE4_CHANNEL_GTRXRESET(0),
      GTRXRESETSEL => gtrxresetsel_in(1),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(1),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(1),
      GTTXRESET => GTHE4_CHANNEL_GTTXRESET(0),
      GTTXRESETSEL => gttxresetsel_in(1),
      INCPCTRL => incpctrl_in(1),
      LOOPBACK(2 downto 0) => loopback_in(5 downto 3),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(1),
      PCIERATEGEN3 => pcierategen3_out(1),
      PCIERATEIDLE => pcierateidle_out(1),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(3 downto 2),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(3 downto 2),
      PCIERSTIDLE => pcierstidle_in(1),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(1),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(1),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(1),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(1),
      PCIEUSERRATEDONE => pcieuserratedone_in(1),
      PCIEUSERRATESTART => pcieuserratestart_out(1),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(31 downto 16),
      PCSRSVDOUT(15 downto 0) => pcsrsvdout_out(31 downto 16),
      PHYSTATUS => phystatus_out(1),
      PINRSRVDAS(15 downto 0) => pinrsrvdas_out(31 downto 16),
      POWERPRESENT => powerpresent_out(1),
      QPLL0CLK => qpll0clk_in(1),
      QPLL0FREQLOCK => qpll0freqlock_in(1),
      QPLL0REFCLK => qpll0refclk_in(1),
      QPLL1CLK => qpll1clk_in(1),
      QPLL1FREQLOCK => qpll1freqlock_in(1),
      QPLL1REFCLK => qpll1refclk_in(1),
      RESETEXCEPTION => resetexception_out(1),
      RESETOVRD => resetovrd_in(1),
      RX8B10BEN => rx8b10ben_in(1),
      RXAFECFOKEN => rxafecfoken_in(1),
      RXBUFRESET => rxbufreset_in(1),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(5 downto 3),
      RXBYTEISALIGNED => rxbyteisaligned_out(1),
      RXBYTEREALIGN => rxbyterealign_out(1),
      RXCDRFREQRESET => rxcdrfreqreset_in(1),
      RXCDRHOLD => rxcdrhold_in(1),
      RXCDRLOCK => rxcdrlock_out(1),
      RXCDROVRDEN => rxcdrovrden_in(1),
      RXCDRPHDONE => rxcdrphdone_out(1),
      RXCDRRESET => rxcdrreset_in(1),
      RXCHANBONDSEQ => rxchanbondseq_out(1),
      RXCHANISALIGNED => rxchanisaligned_out(1),
      RXCHANREALIGN => rxchanrealign_out(1),
      RXCHBONDEN => rxchbonden_in(1),
      RXCHBONDI(4 downto 0) => rxchbondi_in(9 downto 5),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(5 downto 3),
      RXCHBONDMASTER => rxchbondmaster_in(1),
      RXCHBONDO(4 downto 0) => rxchbondo_out(9 downto 5),
      RXCHBONDSLAVE => rxchbondslave_in(1),
      RXCKCALDONE => rxckcaldone_out(1),
      RXCKCALRESET => rxckcalreset_in(1),
      RXCKCALSTART(6 downto 0) => rxckcalstart_in(13 downto 7),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(3 downto 2),
      RXCOMINITDET => rxcominitdet_out(1),
      RXCOMMADET => rxcommadet_out(1),
      RXCOMMADETEN => rxcommadeten_in(1),
      RXCOMSASDET => rxcomsasdet_out(1),
      RXCOMWAKEDET => rxcomwakedet_out(1),
      RXCTRL0(15 downto 0) => rxctrl0_out(31 downto 16),
      RXCTRL1(15 downto 0) => rxctrl1_out(31 downto 16),
      RXCTRL2(7 downto 0) => rxctrl2_out(15 downto 8),
      RXCTRL3(7 downto 0) => rxctrl3_out(15 downto 8),
      RXDATA(127 downto 0) => rxdata_out(255 downto 128),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(15 downto 8),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(3 downto 2),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(3 downto 2),
      RXDFEAGCHOLD => rxdfeagchold_in(1),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(1),
      RXDFECFOKFCNUM(3 downto 0) => rxdfecfokfcnum_in(7 downto 4),
      RXDFECFOKFEN => rxdfecfokfen_in(1),
      RXDFECFOKFPULSE => rxdfecfokfpulse_in(1),
      RXDFECFOKHOLD => rxdfecfokhold_in(1),
      RXDFECFOKOVREN => rxdfecfokovren_in(1),
      RXDFEKHHOLD => rxdfekhhold_in(1),
      RXDFEKHOVRDEN => rxdfekhovrden_in(1),
      RXDFELFHOLD => rxdfelfhold_in(1),
      RXDFELFOVRDEN => rxdfelfovrden_in(1),
      RXDFELPMRESET => rxdfelpmreset_in(1),
      RXDFETAP10HOLD => rxdfetap10hold_in(1),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(1),
      RXDFETAP11HOLD => rxdfetap11hold_in(1),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(1),
      RXDFETAP12HOLD => rxdfetap12hold_in(1),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(1),
      RXDFETAP13HOLD => rxdfetap13hold_in(1),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(1),
      RXDFETAP14HOLD => rxdfetap14hold_in(1),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(1),
      RXDFETAP15HOLD => rxdfetap15hold_in(1),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(1),
      RXDFETAP2HOLD => rxdfetap2hold_in(1),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(1),
      RXDFETAP3HOLD => rxdfetap3hold_in(1),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(1),
      RXDFETAP4HOLD => rxdfetap4hold_in(1),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(1),
      RXDFETAP5HOLD => rxdfetap5hold_in(1),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(1),
      RXDFETAP6HOLD => rxdfetap6hold_in(1),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(1),
      RXDFETAP7HOLD => rxdfetap7hold_in(1),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(1),
      RXDFETAP8HOLD => rxdfetap8hold_in(1),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(1),
      RXDFETAP9HOLD => rxdfetap9hold_in(1),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(1),
      RXDFEUTHOLD => rxdfeuthold_in(1),
      RXDFEUTOVRDEN => rxdfeutovrden_in(1),
      RXDFEVPHOLD => rxdfevphold_in(1),
      RXDFEVPOVRDEN => rxdfevpovrden_in(1),
      RXDFEXYDEN => rxdfexyden_in(1),
      RXDLYBYPASS => rxdlybypass_in(1),
      RXDLYEN => rxdlyen_in(1),
      RXDLYOVRDEN => rxdlyovrden_in(1),
      RXDLYSRESET => rxdlysreset_in(1),
      RXDLYSRESETDONE => rxdlysresetdone_out(1),
      RXELECIDLE => rxelecidle_out(1),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(3 downto 2),
      RXEQTRAINING => rxeqtraining_in(1),
      RXGEARBOXSLIP => rxgearboxslip_in(1),
      RXHEADER(5 downto 0) => rxheader_out(11 downto 6),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(3 downto 2),
      RXLATCLK => rxlatclk_in(1),
      RXLFPSTRESETDET => rxlfpstresetdet_out(1),
      RXLFPSU2LPEXITDET => rxlfpsu2lpexitdet_out(1),
      RXLFPSU3WAKEDET => rxlfpsu3wakedet_out(1),
      RXLPMEN => rxlpmen_in(1),
      RXLPMGCHOLD => rxlpmgchold_in(1),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(1),
      RXLPMHFHOLD => rxlpmhfhold_in(1),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(1),
      RXLPMLFHOLD => rxlpmlfhold_in(1),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(1),
      RXLPMOSHOLD => rxlpmoshold_in(1),
      RXLPMOSOVRDEN => rxlpmosovrden_in(1),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(1),
      RXMONITOROUT(7 downto 0) => rxmonitorout_out(15 downto 8),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(3 downto 2),
      RXOOBRESET => rxoobreset_in(1),
      RXOSCALRESET => rxoscalreset_in(1),
      RXOSHOLD => rxoshold_in(1),
      RXOSINTDONE => rxosintdone_out(1),
      RXOSINTSTARTED => rxosintstarted_out(1),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(1),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(1),
      RXOSOVRDEN => rxosovrden_in(1),
      RXOUTCLK => rxoutclk_out(1),
      RXOUTCLKFABRIC => rxoutclkfabric_out(1),
      RXOUTCLKPCS => rxoutclkpcs_out(1),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(5 downto 3),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(1),
      RXPCSRESET => rxpcsreset_in(1),
      RXPD(1 downto 0) => rxpd_in(3 downto 2),
      RXPHALIGN => rxphalign_in(1),
      RXPHALIGNDONE => rxphaligndone_out(1),
      RXPHALIGNEN => rxphalignen_in(1),
      RXPHALIGNERR => rxphalignerr_out(1),
      RXPHDLYPD => rxphdlypd_in(1),
      RXPHDLYRESET => rxphdlyreset_in(1),
      RXPHOVRDEN => rxphovrden_in(1),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(3 downto 2),
      RXPMARESET => rxpmareset_in(1),
      RXPMARESETDONE => rxpmaresetdone_out(1),
      RXPOLARITY => rxpolarity_in(1),
      RXPRBSCNTRESET => rxprbscntreset_in(1),
      RXPRBSERR => rxprbserr_out(1),
      RXPRBSLOCKED => rxprbslocked_out(1),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(7 downto 4),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(1),
      RXPROGDIVRESET => GTHE4_CHANNEL_RXPROGDIVRESET(0),
      RXQPIEN => rxqpien_in(1),
      RXQPISENN => rxqpisenn_out(1),
      RXQPISENP => rxqpisenp_out(1),
      RXRATE(2 downto 0) => rxrate_in(5 downto 3),
      RXRATEDONE => rxratedone_out(1),
      RXRATEMODE => rxratemode_in(1),
      RXRECCLKOUT => rxrecclkout_out(1),
      RXRESETDONE => rxresetdone_out(1),
      RXSLIDE => rxslide_in(1),
      RXSLIDERDY => rxsliderdy_out(1),
      RXSLIPDONE => rxslipdone_out(1),
      RXSLIPOUTCLK => rxslipoutclk_in(1),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(1),
      RXSLIPPMA => rxslippma_in(1),
      RXSLIPPMARDY => rxslippmardy_out(1),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(3 downto 2),
      RXSTATUS(2 downto 0) => rxstatus_out(5 downto 3),
      RXSYNCALLIN => rxsyncallin_in(1),
      RXSYNCDONE => rxsyncdone_out(1),
      RXSYNCIN => rxsyncin_in(1),
      RXSYNCMODE => rxsyncmode_in(1),
      RXSYNCOUT => rxsyncout_out(1),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(3 downto 2),
      RXTERMINATION => rxtermination_in(1),
      RXUSERRDY => GTHE4_CHANNEL_RXUSERRDY(0),
      RXUSRCLK => rxusrclk_in(1),
      RXUSRCLK2 => rxusrclk2_in(1),
      RXVALID => rxvalid_out(1),
      SIGVALIDCLK => sigvalidclk_in(1),
      TSTIN(19 downto 0) => tstin_in(39 downto 20),
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(15 downto 8),
      TX8B10BEN => tx8b10ben_in(1),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(3 downto 2),
      TXCOMFINISH => txcomfinish_out(1),
      TXCOMINIT => txcominit_in(1),
      TXCOMSAS => txcomsas_in(1),
      TXCOMWAKE => txcomwake_in(1),
      TXCTRL0(15 downto 4) => B"000000000000",
      TXCTRL0(3) => gtwiz_userdata_tx_in(78),
      TXCTRL0(2) => gtwiz_userdata_tx_in(68),
      TXCTRL0(1) => gtwiz_userdata_tx_in(58),
      TXCTRL0(0) => gtwiz_userdata_tx_in(48),
      TXCTRL1(15 downto 4) => B"000000000000",
      TXCTRL1(3) => gtwiz_userdata_tx_in(79),
      TXCTRL1(2) => gtwiz_userdata_tx_in(69),
      TXCTRL1(1) => gtwiz_userdata_tx_in(59),
      TXCTRL1(0) => gtwiz_userdata_tx_in(49),
      TXCTRL2(7 downto 0) => txctrl2_in(15 downto 8),
      TXDATA(127 downto 32) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(31 downto 24) => gtwiz_userdata_tx_in(77 downto 70),
      TXDATA(23 downto 16) => gtwiz_userdata_tx_in(67 downto 60),
      TXDATA(15 downto 8) => gtwiz_userdata_tx_in(57 downto 50),
      TXDATA(7 downto 0) => gtwiz_userdata_tx_in(47 downto 40),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(15 downto 8),
      TXDCCDONE => txdccdone_out(1),
      TXDCCFORCESTART => txdccforcestart_in(1),
      TXDCCRESET => txdccreset_in(1),
      TXDEEMPH(1 downto 0) => txdeemph_in(3 downto 2),
      TXDETECTRX => txdetectrx_in(1),
      TXDIFFCTRL(4 downto 0) => txdiffctrl_in(9 downto 5),
      TXDLYBYPASS => '0',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => GTHE4_CHANNEL_TXDLYSRESET(0),
      TXDLYSRESETDONE => txdlysresetdone_out(1),
      TXDLYUPDOWN => '0',
      TXELECIDLE => txelecidle_in(1),
      TXHEADER(5 downto 0) => txheader_in(11 downto 6),
      TXINHIBIT => txinhibit_in(1),
      TXLATCLK => txlatclk_in(1),
      TXLFPSTRESET => txlfpstreset_in(1),
      TXLFPSU2LPEXIT => txlfpsu2lpexit_in(1),
      TXLFPSU3WAKE => txlfpsu3wake_in(1),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(13 downto 7),
      TXMARGIN(2 downto 0) => txmargin_in(5 downto 3),
      TXMUXDCDEXHOLD => txmuxdcdexhold_in(1),
      TXMUXDCDORWREN => txmuxdcdorwren_in(1),
      TXONESZEROS => txoneszeros_in(1),
      TXOUTCLK => txoutclk_out(1),
      TXOUTCLKFABRIC => txoutclkfabric_out(1),
      TXOUTCLKPCS => txoutclkpcs_out(1),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(5 downto 3),
      TXPCSRESET => txpcsreset_in(1),
      TXPD(1 downto 0) => txpd_in(3 downto 2),
      TXPDELECIDLEMODE => txpdelecidlemode_in(1),
      TXPHALIGN => '0',
      TXPHALIGNDONE => txphaligndone_out(1),
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => txphinitdone_out(1),
      TXPHOVRDEN => '0',
      TXPIPPMEN => txpippmen_in(1),
      TXPIPPMOVRDEN => txpippmovrden_in(1),
      TXPIPPMPD => txpippmpd_in(1),
      TXPIPPMSEL => txpippmsel_in(1),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(9 downto 5),
      TXPISOPD => txpisopd_in(1),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(3 downto 2),
      TXPMARESET => txpmareset_in(1),
      TXPMARESETDONE => txpmaresetdone_out(1),
      TXPOLARITY => txpolarity_in(1),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(9 downto 5),
      TXPRBSFORCEERR => txprbsforceerr_in(1),
      TXPRBSSEL(3 downto 0) => txprbssel_in(7 downto 4),
      TXPRECURSOR(4 downto 0) => txprecursor_in(9 downto 5),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(1),
      TXPROGDIVRESET => GTHE4_CHANNEL_TXPROGDIVRESET(0),
      TXQPIBIASEN => txqpibiasen_in(1),
      TXQPISENN => txqpisenn_out(1),
      TXQPISENP => txqpisenp_out(1),
      TXQPIWEAKPUP => txqpiweakpup_in(1),
      TXRATE(2 downto 0) => txrate_in(5 downto 3),
      TXRATEDONE => txratedone_out(1),
      TXRATEMODE => txratemode_in(1),
      TXRESETDONE => txresetdone_out(1),
      TXSEQUENCE(6 downto 0) => txsequence_in(13 downto 7),
      TXSWING => txswing_in(1),
      TXSYNCALLIN => GTHE4_CHANNEL_TXSYNCALLIN(0),
      TXSYNCDONE => txsyncdone_out(1),
      TXSYNCIN => \^gthe4_channel_txsyncout\(0),
      TXSYNCMODE => '0',
      TXSYNCOUT => \^gthe4_channel_txsyncout\(1),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(3 downto 2),
      TXUSERRDY => GTHE4_CHANNEL_TXUSERRDY(0),
      TXUSRCLK => txusrclk_in(1),
      TXUSRCLK2 => txusrclk2_in(1)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C44",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0000",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 2,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0002",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0259",
      RXCDR_CFG2_GEN2 => B"01" & X"64",
      RXCDR_CFG2_GEN3 => X"0259",
      RXCDR_CFG2_GEN4 => X"00B4",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"10" & X"4",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0024",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0280",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"2004",
      RXPI_CFG1 => B"0000000000000000",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 12,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 1,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"1001",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"1010",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0323",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 12,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 40,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '1',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0200",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 20.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXUSR",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => bufgtce_out(2),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(8 downto 6),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(26 downto 18),
      BUFGTRESET => bufgtreset_out(2),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(8 downto 6),
      CDRSTEPDIR => cdrstepdir_in(2),
      CDRSTEPSQ => cdrstepsq_in(2),
      CDRSTEPSX => cdrstepsx_in(2),
      CFGRESET => cfgreset_in(2),
      CLKRSVD0 => clkrsvd0_in(2),
      CLKRSVD1 => clkrsvd1_in(2),
      CPLLFBCLKLOST => cpllfbclklost_out(2),
      CPLLFREQLOCK => cpllfreqlock_in(2),
      CPLLLOCK => \^cplllock_out\(2),
      CPLLLOCKDETCLK => cplllockdetclk_in(2),
      CPLLLOCKEN => cplllocken_in(2),
      CPLLPD => GTHE4_CHANNEL_CPLLPD(0),
      CPLLREFCLKLOST => cpllrefclklost_out(2),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(8 downto 6),
      CPLLRESET => cpllreset_in(2),
      DMONFIFORESET => dmonfiforeset_in(2),
      DMONITORCLK => dmonitorclk_in(2),
      DMONITOROUT(15 downto 0) => dmonitorout_out(47 downto 32),
      DMONITOROUTCLK => dmonitoroutclk_out(2),
      DRPADDR(9 downto 0) => drpaddr_in(29 downto 20),
      DRPCLK => drpclk_in(2),
      DRPDI(15 downto 0) => drpdi_in(47 downto 32),
      DRPDO(15 downto 0) => drpdo_out(47 downto 32),
      DRPEN => drpen_in(2),
      DRPRDY => drprdy_out(2),
      DRPRST => drprst_in(2),
      DRPWE => drpwe_in(2),
      EYESCANDATAERROR => eyescandataerror_out(2),
      EYESCANRESET => eyescanreset_in(2),
      EYESCANTRIGGER => eyescantrigger_in(2),
      FREQOS => freqos_in(2),
      GTGREFCLK => gtgrefclk_in(2),
      GTHRXN => gthrxn_in(2),
      GTHRXP => gthrxp_in(2),
      GTHTXN => gthtxn_out(2),
      GTHTXP => gthtxp_out(2),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(2),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(2),
      GTPOWERGOOD => gtpowergood_out(2),
      GTREFCLK0 => gtrefclk0_in(2),
      GTREFCLK1 => gtrefclk1_in(2),
      GTREFCLKMONITOR => gtrefclkmonitor_out(2),
      GTRSVD(15 downto 0) => gtrsvd_in(47 downto 32),
      GTRXRESET => GTHE4_CHANNEL_GTRXRESET(0),
      GTRXRESETSEL => gtrxresetsel_in(2),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(2),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(2),
      GTTXRESET => GTHE4_CHANNEL_GTTXRESET(0),
      GTTXRESETSEL => gttxresetsel_in(2),
      INCPCTRL => incpctrl_in(2),
      LOOPBACK(2 downto 0) => loopback_in(8 downto 6),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(2),
      PCIERATEGEN3 => pcierategen3_out(2),
      PCIERATEIDLE => pcierateidle_out(2),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(5 downto 4),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(5 downto 4),
      PCIERSTIDLE => pcierstidle_in(2),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(2),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(2),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(2),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(2),
      PCIEUSERRATEDONE => pcieuserratedone_in(2),
      PCIEUSERRATESTART => pcieuserratestart_out(2),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(47 downto 32),
      PCSRSVDOUT(15 downto 0) => pcsrsvdout_out(47 downto 32),
      PHYSTATUS => phystatus_out(2),
      PINRSRVDAS(15 downto 0) => pinrsrvdas_out(47 downto 32),
      POWERPRESENT => powerpresent_out(2),
      QPLL0CLK => qpll0clk_in(2),
      QPLL0FREQLOCK => qpll0freqlock_in(2),
      QPLL0REFCLK => qpll0refclk_in(2),
      QPLL1CLK => qpll1clk_in(2),
      QPLL1FREQLOCK => qpll1freqlock_in(2),
      QPLL1REFCLK => qpll1refclk_in(2),
      RESETEXCEPTION => resetexception_out(2),
      RESETOVRD => resetovrd_in(2),
      RX8B10BEN => rx8b10ben_in(2),
      RXAFECFOKEN => rxafecfoken_in(2),
      RXBUFRESET => rxbufreset_in(2),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(8 downto 6),
      RXBYTEISALIGNED => rxbyteisaligned_out(2),
      RXBYTEREALIGN => rxbyterealign_out(2),
      RXCDRFREQRESET => rxcdrfreqreset_in(2),
      RXCDRHOLD => rxcdrhold_in(2),
      RXCDRLOCK => rxcdrlock_out(2),
      RXCDROVRDEN => rxcdrovrden_in(2),
      RXCDRPHDONE => rxcdrphdone_out(2),
      RXCDRRESET => rxcdrreset_in(2),
      RXCHANBONDSEQ => rxchanbondseq_out(2),
      RXCHANISALIGNED => rxchanisaligned_out(2),
      RXCHANREALIGN => rxchanrealign_out(2),
      RXCHBONDEN => rxchbonden_in(2),
      RXCHBONDI(4 downto 0) => rxchbondi_in(14 downto 10),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(8 downto 6),
      RXCHBONDMASTER => rxchbondmaster_in(2),
      RXCHBONDO(4 downto 0) => rxchbondo_out(14 downto 10),
      RXCHBONDSLAVE => rxchbondslave_in(2),
      RXCKCALDONE => rxckcaldone_out(2),
      RXCKCALRESET => rxckcalreset_in(2),
      RXCKCALSTART(6 downto 0) => rxckcalstart_in(20 downto 14),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(5 downto 4),
      RXCOMINITDET => rxcominitdet_out(2),
      RXCOMMADET => rxcommadet_out(2),
      RXCOMMADETEN => rxcommadeten_in(2),
      RXCOMSASDET => rxcomsasdet_out(2),
      RXCOMWAKEDET => rxcomwakedet_out(2),
      RXCTRL0(15 downto 0) => rxctrl0_out(47 downto 32),
      RXCTRL1(15 downto 0) => rxctrl1_out(47 downto 32),
      RXCTRL2(7 downto 0) => rxctrl2_out(23 downto 16),
      RXCTRL3(7 downto 0) => rxctrl3_out(23 downto 16),
      RXDATA(127 downto 0) => rxdata_out(383 downto 256),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(23 downto 16),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(5 downto 4),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(5 downto 4),
      RXDFEAGCHOLD => rxdfeagchold_in(2),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(2),
      RXDFECFOKFCNUM(3 downto 0) => rxdfecfokfcnum_in(11 downto 8),
      RXDFECFOKFEN => rxdfecfokfen_in(2),
      RXDFECFOKFPULSE => rxdfecfokfpulse_in(2),
      RXDFECFOKHOLD => rxdfecfokhold_in(2),
      RXDFECFOKOVREN => rxdfecfokovren_in(2),
      RXDFEKHHOLD => rxdfekhhold_in(2),
      RXDFEKHOVRDEN => rxdfekhovrden_in(2),
      RXDFELFHOLD => rxdfelfhold_in(2),
      RXDFELFOVRDEN => rxdfelfovrden_in(2),
      RXDFELPMRESET => rxdfelpmreset_in(2),
      RXDFETAP10HOLD => rxdfetap10hold_in(2),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(2),
      RXDFETAP11HOLD => rxdfetap11hold_in(2),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(2),
      RXDFETAP12HOLD => rxdfetap12hold_in(2),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(2),
      RXDFETAP13HOLD => rxdfetap13hold_in(2),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(2),
      RXDFETAP14HOLD => rxdfetap14hold_in(2),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(2),
      RXDFETAP15HOLD => rxdfetap15hold_in(2),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(2),
      RXDFETAP2HOLD => rxdfetap2hold_in(2),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(2),
      RXDFETAP3HOLD => rxdfetap3hold_in(2),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(2),
      RXDFETAP4HOLD => rxdfetap4hold_in(2),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(2),
      RXDFETAP5HOLD => rxdfetap5hold_in(2),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(2),
      RXDFETAP6HOLD => rxdfetap6hold_in(2),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(2),
      RXDFETAP7HOLD => rxdfetap7hold_in(2),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(2),
      RXDFETAP8HOLD => rxdfetap8hold_in(2),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(2),
      RXDFETAP9HOLD => rxdfetap9hold_in(2),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(2),
      RXDFEUTHOLD => rxdfeuthold_in(2),
      RXDFEUTOVRDEN => rxdfeutovrden_in(2),
      RXDFEVPHOLD => rxdfevphold_in(2),
      RXDFEVPOVRDEN => rxdfevpovrden_in(2),
      RXDFEXYDEN => rxdfexyden_in(2),
      RXDLYBYPASS => rxdlybypass_in(2),
      RXDLYEN => rxdlyen_in(2),
      RXDLYOVRDEN => rxdlyovrden_in(2),
      RXDLYSRESET => rxdlysreset_in(2),
      RXDLYSRESETDONE => rxdlysresetdone_out(2),
      RXELECIDLE => rxelecidle_out(2),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(5 downto 4),
      RXEQTRAINING => rxeqtraining_in(2),
      RXGEARBOXSLIP => rxgearboxslip_in(2),
      RXHEADER(5 downto 0) => rxheader_out(17 downto 12),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(5 downto 4),
      RXLATCLK => rxlatclk_in(2),
      RXLFPSTRESETDET => rxlfpstresetdet_out(2),
      RXLFPSU2LPEXITDET => rxlfpsu2lpexitdet_out(2),
      RXLFPSU3WAKEDET => rxlfpsu3wakedet_out(2),
      RXLPMEN => rxlpmen_in(2),
      RXLPMGCHOLD => rxlpmgchold_in(2),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(2),
      RXLPMHFHOLD => rxlpmhfhold_in(2),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(2),
      RXLPMLFHOLD => rxlpmlfhold_in(2),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(2),
      RXLPMOSHOLD => rxlpmoshold_in(2),
      RXLPMOSOVRDEN => rxlpmosovrden_in(2),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(2),
      RXMONITOROUT(7 downto 0) => rxmonitorout_out(23 downto 16),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(5 downto 4),
      RXOOBRESET => rxoobreset_in(2),
      RXOSCALRESET => rxoscalreset_in(2),
      RXOSHOLD => rxoshold_in(2),
      RXOSINTDONE => rxosintdone_out(2),
      RXOSINTSTARTED => rxosintstarted_out(2),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(2),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(2),
      RXOSOVRDEN => rxosovrden_in(2),
      RXOUTCLK => rxoutclk_out(2),
      RXOUTCLKFABRIC => rxoutclkfabric_out(2),
      RXOUTCLKPCS => rxoutclkpcs_out(2),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(8 downto 6),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(2),
      RXPCSRESET => rxpcsreset_in(2),
      RXPD(1 downto 0) => rxpd_in(5 downto 4),
      RXPHALIGN => rxphalign_in(2),
      RXPHALIGNDONE => rxphaligndone_out(2),
      RXPHALIGNEN => rxphalignen_in(2),
      RXPHALIGNERR => rxphalignerr_out(2),
      RXPHDLYPD => rxphdlypd_in(2),
      RXPHDLYRESET => rxphdlyreset_in(2),
      RXPHOVRDEN => rxphovrden_in(2),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(5 downto 4),
      RXPMARESET => rxpmareset_in(2),
      RXPMARESETDONE => rxpmaresetdone_out(2),
      RXPOLARITY => rxpolarity_in(2),
      RXPRBSCNTRESET => rxprbscntreset_in(2),
      RXPRBSERR => rxprbserr_out(2),
      RXPRBSLOCKED => rxprbslocked_out(2),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(11 downto 8),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(2),
      RXPROGDIVRESET => GTHE4_CHANNEL_RXPROGDIVRESET(0),
      RXQPIEN => rxqpien_in(2),
      RXQPISENN => rxqpisenn_out(2),
      RXQPISENP => rxqpisenp_out(2),
      RXRATE(2 downto 0) => rxrate_in(8 downto 6),
      RXRATEDONE => rxratedone_out(2),
      RXRATEMODE => rxratemode_in(2),
      RXRECCLKOUT => rxrecclkout_out(2),
      RXRESETDONE => rxresetdone_out(2),
      RXSLIDE => rxslide_in(2),
      RXSLIDERDY => rxsliderdy_out(2),
      RXSLIPDONE => rxslipdone_out(2),
      RXSLIPOUTCLK => rxslipoutclk_in(2),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(2),
      RXSLIPPMA => rxslippma_in(2),
      RXSLIPPMARDY => rxslippmardy_out(2),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(5 downto 4),
      RXSTATUS(2 downto 0) => rxstatus_out(8 downto 6),
      RXSYNCALLIN => rxsyncallin_in(2),
      RXSYNCDONE => rxsyncdone_out(2),
      RXSYNCIN => rxsyncin_in(2),
      RXSYNCMODE => rxsyncmode_in(2),
      RXSYNCOUT => rxsyncout_out(2),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(5 downto 4),
      RXTERMINATION => rxtermination_in(2),
      RXUSERRDY => GTHE4_CHANNEL_RXUSERRDY(0),
      RXUSRCLK => rxusrclk_in(2),
      RXUSRCLK2 => rxusrclk2_in(2),
      RXVALID => rxvalid_out(2),
      SIGVALIDCLK => sigvalidclk_in(2),
      TSTIN(19 downto 0) => tstin_in(59 downto 40),
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(23 downto 16),
      TX8B10BEN => tx8b10ben_in(2),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(5 downto 4),
      TXCOMFINISH => txcomfinish_out(2),
      TXCOMINIT => txcominit_in(2),
      TXCOMSAS => txcomsas_in(2),
      TXCOMWAKE => txcomwake_in(2),
      TXCTRL0(15 downto 4) => B"000000000000",
      TXCTRL0(3) => gtwiz_userdata_tx_in(118),
      TXCTRL0(2) => gtwiz_userdata_tx_in(108),
      TXCTRL0(1) => gtwiz_userdata_tx_in(98),
      TXCTRL0(0) => gtwiz_userdata_tx_in(88),
      TXCTRL1(15 downto 4) => B"000000000000",
      TXCTRL1(3) => gtwiz_userdata_tx_in(119),
      TXCTRL1(2) => gtwiz_userdata_tx_in(109),
      TXCTRL1(1) => gtwiz_userdata_tx_in(99),
      TXCTRL1(0) => gtwiz_userdata_tx_in(89),
      TXCTRL2(7 downto 0) => txctrl2_in(23 downto 16),
      TXDATA(127 downto 32) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(31 downto 24) => gtwiz_userdata_tx_in(117 downto 110),
      TXDATA(23 downto 16) => gtwiz_userdata_tx_in(107 downto 100),
      TXDATA(15 downto 8) => gtwiz_userdata_tx_in(97 downto 90),
      TXDATA(7 downto 0) => gtwiz_userdata_tx_in(87 downto 80),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(23 downto 16),
      TXDCCDONE => txdccdone_out(2),
      TXDCCFORCESTART => txdccforcestart_in(2),
      TXDCCRESET => txdccreset_in(2),
      TXDEEMPH(1 downto 0) => txdeemph_in(5 downto 4),
      TXDETECTRX => txdetectrx_in(2),
      TXDIFFCTRL(4 downto 0) => txdiffctrl_in(14 downto 10),
      TXDLYBYPASS => '0',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => GTHE4_CHANNEL_TXDLYSRESET(0),
      TXDLYSRESETDONE => txdlysresetdone_out(2),
      TXDLYUPDOWN => '0',
      TXELECIDLE => txelecidle_in(2),
      TXHEADER(5 downto 0) => txheader_in(17 downto 12),
      TXINHIBIT => txinhibit_in(2),
      TXLATCLK => txlatclk_in(2),
      TXLFPSTRESET => txlfpstreset_in(2),
      TXLFPSU2LPEXIT => txlfpsu2lpexit_in(2),
      TXLFPSU3WAKE => txlfpsu3wake_in(2),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(20 downto 14),
      TXMARGIN(2 downto 0) => txmargin_in(8 downto 6),
      TXMUXDCDEXHOLD => txmuxdcdexhold_in(2),
      TXMUXDCDORWREN => txmuxdcdorwren_in(2),
      TXONESZEROS => txoneszeros_in(2),
      TXOUTCLK => txoutclk_out(2),
      TXOUTCLKFABRIC => txoutclkfabric_out(2),
      TXOUTCLKPCS => txoutclkpcs_out(2),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(8 downto 6),
      TXPCSRESET => txpcsreset_in(2),
      TXPD(1 downto 0) => txpd_in(5 downto 4),
      TXPDELECIDLEMODE => txpdelecidlemode_in(2),
      TXPHALIGN => '0',
      TXPHALIGNDONE => txphaligndone_out(2),
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => txphinitdone_out(2),
      TXPHOVRDEN => '0',
      TXPIPPMEN => txpippmen_in(2),
      TXPIPPMOVRDEN => txpippmovrden_in(2),
      TXPIPPMPD => txpippmpd_in(2),
      TXPIPPMSEL => txpippmsel_in(2),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(14 downto 10),
      TXPISOPD => txpisopd_in(2),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(5 downto 4),
      TXPMARESET => txpmareset_in(2),
      TXPMARESETDONE => txpmaresetdone_out(2),
      TXPOLARITY => txpolarity_in(2),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(14 downto 10),
      TXPRBSFORCEERR => txprbsforceerr_in(2),
      TXPRBSSEL(3 downto 0) => txprbssel_in(11 downto 8),
      TXPRECURSOR(4 downto 0) => txprecursor_in(14 downto 10),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(2),
      TXPROGDIVRESET => GTHE4_CHANNEL_TXPROGDIVRESET(0),
      TXQPIBIASEN => txqpibiasen_in(2),
      TXQPISENN => txqpisenn_out(2),
      TXQPISENP => txqpisenp_out(2),
      TXQPIWEAKPUP => txqpiweakpup_in(2),
      TXRATE(2 downto 0) => txrate_in(8 downto 6),
      TXRATEDONE => txratedone_out(2),
      TXRATEMODE => txratemode_in(2),
      TXRESETDONE => txresetdone_out(2),
      TXSEQUENCE(6 downto 0) => txsequence_in(20 downto 14),
      TXSWING => txswing_in(2),
      TXSYNCALLIN => GTHE4_CHANNEL_TXSYNCALLIN(0),
      TXSYNCDONE => txsyncdone_out(2),
      TXSYNCIN => \^gthe4_channel_txsyncout\(0),
      TXSYNCMODE => '0',
      TXSYNCOUT => \^gthe4_channel_txsyncout\(2),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(5 downto 4),
      TXUSERRDY => GTHE4_CHANNEL_TXUSERRDY(0),
      TXUSRCLK => txusrclk_in(2),
      TXUSRCLK2 => txusrclk2_in(2)
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^cplllock_out\(0),
      I1 => \^cplllock_out\(2),
      I2 => \^cplllock_out\(1),
      O => rst_in0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer is
  port (
    gtwiz_buffbypass_tx_resetdone_sync_int : out STD_LOGIC;
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg\ : out STD_LOGIC;
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_resetdone_reg : in STD_LOGIC;
    GTHE4_CHANNEL_TXDLYSRESET : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer is
  signal \^gtwiz_buffbypass_tx_resetdone_sync_int\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_done_out_i_1\ : label is "soft_lutpair16";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_buffbypass_tx_i_1 : label is "soft_lutpair16";
begin
  gtwiz_buffbypass_tx_resetdone_sync_int <= \^gtwiz_buffbypass_tx_resetdone_sync_int\;
\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_done_out_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5504"
    )
        port map (
      I0 => \out\(0),
      I1 => \^gtwiz_buffbypass_tx_resetdone_sync_int\,
      I2 => gtwiz_buffbypass_tx_resetdone_reg,
      I3 => gtwiz_buffbypass_tx_start_user_in(0),
      I4 => \out\(1),
      O => \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg\
    );
\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFF00004544"
    )
        port map (
      I0 => \out\(1),
      I1 => gtwiz_buffbypass_tx_start_user_in(0),
      I2 => gtwiz_buffbypass_tx_resetdone_reg,
      I3 => \^gtwiz_buffbypass_tx_resetdone_sync_int\,
      I4 => \out\(0),
      I5 => GTHE4_CHANNEL_TXDLYSRESET(0),
      O => \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2]\
    );
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_reg_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_reg_0,
      D => rst_in_sync3,
      Q => \^gtwiz_buffbypass_tx_resetdone_sync_int\
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_reg_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_reg_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_reg_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
sm_buffbypass_tx_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => gtwiz_buffbypass_tx_start_user_in(0),
      I1 => gtwiz_buffbypass_tx_resetdone_reg,
      I2 => \^gtwiz_buffbypass_tx_resetdone_sync_int\,
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_26 is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_26 : entity is "gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_26;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_26 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__1_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__1_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg,
      O => \rst_in_out_i_1__1_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__1_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__1_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__1_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__1_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_27 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : out STD_LOGIC;
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_27 : entity is "gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_27;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_27 is
  signal \^gtwiz_reset_tx_done_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_done_out(0) <= \^gtwiz_reset_tx_done_out\(0);
\rst_in_meta_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtwiz_reset_tx_done_out\(0),
      O => rst_in_sync2_reg_0
    );
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_reset_tx_done_int_reg,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => \^gtwiz_reset_tx_done_out\(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => SR(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_20 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    pllreset_rx_out_reg : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_qpll0reset_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_int_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_20 : entity is "gtwizard_ultrascale_v1_6_5_reset_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_20;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_20 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => gtwiz_reset_qpll0reset_out(0),
      O => pllreset_rx_out_reg
    );
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_int_reg,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => gtwiz_reset_rx_pll_and_datapath_in(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_21 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_int_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_21 : entity is "gtwizard_ultrascale_v1_6_5_reset_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_21;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_21 is
  signal rst_in0_2 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => gtwiz_reset_rx_datapath_int_reg,
      O => rst_in0_2
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_2,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_2,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_2,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_2,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_22 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_22 : entity is "gtwizard_ultrascale_v1_6_5_reset_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_22;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_22 is
  signal p_0_in_1 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_pll_and_datapath_int_reg,
      I1 => gtwiz_reset_rx_pll_and_datapath_in(0),
      O => p_0_in_1
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => p_0_in_1,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_0_in_1,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_0_in_1,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_0_in_1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_0_in_1,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_23 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    pllreset_tx_out_reg : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_CPLLPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_int_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_23 : entity is "gtwizard_ultrascale_v1_6_5_reset_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_23;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_23 is
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => GTHE4_CHANNEL_CPLLPD(0),
      O => pllreset_tx_out_reg
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_in(0),
      I2 => gtwiz_reset_tx_pll_and_datapath_int_reg,
      O => gtwiz_reset_tx_any
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_24 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_24 : entity is "gtwizard_ultrascale_v1_6_5_reset_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_24;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_24 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_25 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_25 : entity is "gtwizard_ultrascale_v1_6_5_reset_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_25;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_25 is
  signal p_1_in_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_int_reg,
      I1 => gtwiz_reset_tx_pll_and_datapath_in(0),
      O => p_1_in_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => p_1_in_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_1_in_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_1_in_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_1_in_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_1_in_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_28 is
  port (
    GTHE4_CHANNEL_TXPROGDIVRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_28 : entity is "gtwizard_ultrascale_v1_6_5_reset_synchronizer";
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_28;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_28 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => GTHE4_CHANNEL_TXPROGDIVRESET(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_CLOCK_MODULE_8series is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    b0_MMCM_TX_DRP_LOCKED_DLY9_out : out STD_LOGIC;
    MMCM_LOCKED_OUT : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DRDY : out STD_LOGIC;
    DO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_tmds_clk : out STD_LOGIC;
    tx_video_clk : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4]\ : in STD_LOGIC;
    \cfg_phy_mem_map_control_b0_reg[940]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5]\ : in STD_LOGIC;
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    RST_MMCM : in STD_LOGIC;
    CLK_IN : in STD_LOGIC;
    DCLK : in STD_LOGIC;
    DEN : in STD_LOGIC;
    DWE : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_CLOCK_MODULE_8series;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_CLOCK_MODULE_8series is
  signal \^mmcm_locked_out\ : STD_LOGIC;
  signal b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0 : STD_LOGIC;
  signal b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0 : STD_LOGIC;
  signal b0_MMCM_TX_DRP_LOCKED_DLY_i_7_n_0 : STD_LOGIC;
  signal clkfbout : STD_LOGIC;
  signal clkin1 : STD_LOGIC;
  signal clkout0 : STD_LOGIC;
  signal clkout0_buf_n_0 : STD_LOGIC;
  signal clkout1 : STD_LOGIC;
  signal clkout2 : STD_LOGIC;
  signal txoutclk_mmcm0_reset_i : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CDDCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]_i_1\ : label is "soft_lutpair130";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clkin1_buf : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of clkin1_buf : label is "BUFG";
  attribute BOX_TYPE of clkout0_buf : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of clkout0_buf : label is "BUFG";
  attribute BOX_TYPE of clkout1_buf : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of clkout1_buf : label is "BUFG";
  attribute BOX_TYPE of clkout2_buf : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of clkout2_buf : label is "BUFG";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of mmcm_adv_inst : label is "MMCME3_ADV";
begin
  MMCM_LOCKED_OUT <= \^mmcm_locked_out\;
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(0),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(0)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(1),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(10)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(2),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(11)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(3),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(12)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(4),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(13)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(5),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(14)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(6),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(15)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(7),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(16)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(0),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(17)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(1),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(18)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(2),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(19)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => O(0),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(1)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(3),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(20)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(4),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(21)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(5),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(22)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(8),
      I4 => Q(4),
      I5 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4]\,
      O => E(0)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(6),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(23)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => O(1),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(2)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => O(2),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(3)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => O(3),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(4)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => O(4),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(5)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => O(5),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(6)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => O(6),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(7)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => O(7),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(8)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(0),
      I1 => \^mmcm_locked_out\,
      I2 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      O => D(9)
    );
b0_MMCM_TX_DRP_LOCKED_DLY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \cfg_phy_mem_map_control_b0_reg[940]\(2),
      I1 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5]\,
      I2 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4]\,
      I3 => b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0,
      O => b0_MMCM_TX_DRP_LOCKED_DLY9_out
    );
b0_MMCM_TX_DRP_LOCKED_DLY_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]\,
      I1 => Q(6),
      I2 => Q(10),
      I3 => Q(7),
      I4 => Q(14),
      I5 => b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0,
      O => b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0
    );
b0_MMCM_TX_DRP_LOCKED_DLY_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => Q(15),
      I1 => Q(2),
      I2 => Q(5),
      I3 => Q(11),
      I4 => b0_MMCM_TX_DRP_LOCKED_DLY_i_7_n_0,
      O => b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0
    );
b0_MMCM_TX_DRP_LOCKED_DLY_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^mmcm_locked_out\,
      I1 => Q(9),
      I2 => Q(12),
      I3 => Q(13),
      O => b0_MMCM_TX_DRP_LOCKED_DLY_i_7_n_0
    );
clkin1_buf: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "ASYNC"
    )
        port map (
      CE => '1',
      I => CLK_IN,
      O => clkin1
    );
clkout0_buf: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "ASYNC"
    )
        port map (
      CE => '1',
      I => clkout0,
      O => clkout0_buf_n_0
    );
clkout1_buf: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "ASYNC"
    )
        port map (
      CE => '1',
      I => clkout1,
      O => tx_tmds_clk
    );
clkout2_buf: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "ASYNC"
    )
        port map (
      CE => '1',
      I => clkout2,
      O => tx_video_clk
    );
mmcm_adv_inst: unisim.vcomponents.MMCME4_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 4.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => "FALSE",
      CLKIN1_PERIOD => 3.367000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => "FALSE",
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => "FALSE",
      CLKOUT2_DIVIDE => 4,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => "FALSE",
      CLKOUT3_DIVIDE => 12,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => "FALSE",
      CLKOUT4_CASCADE => "FALSE",
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => "FALSE",
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => "FALSE",
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => "FALSE",
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKFBIN_INVERTED => '0',
      IS_CLKIN1_INVERTED => '0',
      IS_CLKIN2_INVERTED => '0',
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => "FALSE"
    )
        port map (
      CDDCDONE => NLW_mmcm_adv_inst_CDDCDONE_UNCONNECTED,
      CDDCREQ => '0',
      CLKFBIN => clkfbout,
      CLKFBOUT => clkfbout,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clkin1,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clkout0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clkout1,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => clkout2,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => DADDR(6 downto 0),
      DCLK => DCLK,
      DEN => DEN,
      DI(15 downto 0) => DI(15 downto 0),
      DO(15 downto 0) => DO(15 downto 0),
      DRDY => DRDY,
      DWE => DWE,
      LOCKED => \^mmcm_locked_out\,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => \cfg_phy_mem_map_control_b0_reg[940]\(1),
      RST => txoutclk_mmcm0_reset_i
    );
mmcm_adv_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cfg_phy_mem_map_control_b0_reg[940]\(0),
      I1 => RST_MMCM,
      O => txoutclk_mmcm0_reset_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_interrupts is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    r_gt_status_tx_resetdone_updated_sticky_reg_0 : out STD_LOGIC;
    \imr_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    irq : out STD_LOGIC;
    \axi_araddr_reg[3]_rep__0\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep\ : in STD_LOGIC;
    \axi_araddr_reg[8]_rep__3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \axi_araddr_reg[2]_rep\ : in STD_LOGIC;
    \axi_araddr_reg[8]_rep__2\ : in STD_LOGIC;
    \axi_araddr_reg[2]_rep__3\ : in STD_LOGIC;
    \axi_araddr_reg[9]\ : in STD_LOGIC;
    \axi_araddr_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \axi_araddr_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[2]_rep__3_0\ : in STD_LOGIC;
    \axi_araddr_reg[6]\ : in STD_LOGIC;
    \axi_araddr_reg[5]_0\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep_0\ : in STD_LOGIC;
    \axi_araddr_reg[2]\ : in STD_LOGIC;
    \axi_araddr_reg[5]_1\ : in STD_LOGIC;
    \axi_araddr_reg[9]_1\ : in STD_LOGIC;
    \axi_araddr_reg[5]_2\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep_1\ : in STD_LOGIC;
    \axi_araddr_reg[2]_0\ : in STD_LOGIC;
    \axi_araddr_reg[8]_rep__0\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep_2\ : in STD_LOGIC;
    \slv_reg_0x80_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[8]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep_3\ : in STD_LOGIC;
    \axi_araddr_reg[2]_1\ : in STD_LOGIC;
    \axi_araddr_reg[9]_2\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep_4\ : in STD_LOGIC;
    \axi_araddr_reg[2]_rep__0\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep__0\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep_5\ : in STD_LOGIC;
    \axi_araddr_reg[2]_2\ : in STD_LOGIC;
    \axi_araddr_reg[9]_3\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep_6\ : in STD_LOGIC;
    \axi_araddr_reg[2]_3\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep__0_0\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep_7\ : in STD_LOGIC;
    \axi_araddr_reg[2]_rep_0\ : in STD_LOGIC;
    \axi_araddr_reg[2]_rep__0_0\ : in STD_LOGIC;
    \axi_araddr_reg[4]\ : in STD_LOGIC;
    \axi_araddr_reg[5]_3\ : in STD_LOGIC;
    \axi_araddr_reg[2]_rep_1\ : in STD_LOGIC;
    \axi_araddr_reg[5]_4\ : in STD_LOGIC;
    \slv_reg_0x108_reg[0]\ : in STD_LOGIC;
    \axi_araddr_reg[5]_5\ : in STD_LOGIC;
    \axi_araddr_reg[2]_4\ : in STD_LOGIC;
    \axi_araddr_reg[5]_6\ : in STD_LOGIC;
    \axi_araddr_reg[2]_5\ : in STD_LOGIC;
    \slv_reg_0x124_reg[3]\ : in STD_LOGIC;
    \slv_reg_0x12C_reg[3]\ : in STD_LOGIC;
    \axi_araddr_reg[2]_rep__0_1\ : in STD_LOGIC;
    \axi_araddr_reg[5]_7\ : in STD_LOGIC;
    \axi_araddr_reg[2]_6\ : in STD_LOGIC;
    \axi_araddr_reg[2]_rep_2\ : in STD_LOGIC;
    \slv_reg_0x108_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[5]_8\ : in STD_LOGIC;
    \axi_araddr_reg[2]_7\ : in STD_LOGIC;
    \axi_araddr_reg[3]_rep__2\ : in STD_LOGIC;
    \slv_reg_0x124_reg[7]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_rep__0_1\ : in STD_LOGIC;
    \slv_reg_0x138_reg[7]\ : in STD_LOGIC;
    \axi_araddr_reg[5]_9\ : in STD_LOGIC;
    \slv_reg_0x124_reg[30]\ : in STD_LOGIC;
    \slv_reg_0x12C_reg[30]\ : in STD_LOGIC;
    \axi_araddr_reg[3]_rep__0_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]_10\ : in STD_LOGIC;
    \axi_araddr_reg[3]_rep__1\ : in STD_LOGIC;
    \axi_araddr_reg[2]_rep__3_1\ : in STD_LOGIC;
    \slv_reg_0x108_reg[6]\ : in STD_LOGIC;
    \axi_araddr_reg[8]_rep__2_0\ : in STD_LOGIC;
    \imr_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \slv_reg_0x14_reg[6]\ : in STD_LOGIC;
    \slv_reg_0x10C_reg[7]\ : in STD_LOGIC;
    \axi_araddr_reg[3]_rep__0_1\ : in STD_LOGIC;
    \slv_reg_0x10_reg[7]\ : in STD_LOGIC;
    \slv_reg_0x100_reg[7]\ : in STD_LOGIC;
    \slv_reg_0x10_reg[0]\ : in STD_LOGIC;
    \slv_reg_0x100_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[2]_rep_3\ : in STD_LOGIC;
    \slv_reg_0x10_reg[5]\ : in STD_LOGIC;
    \slv_reg_0x10_reg[1]\ : in STD_LOGIC;
    \slv_reg_0x100_reg[1]\ : in STD_LOGIC;
    \slv_reg_0x10C_reg[1]\ : in STD_LOGIC;
    \slv_reg_0x10C_reg[2]\ : in STD_LOGIC;
    \slv_reg_0x10_reg[2]\ : in STD_LOGIC;
    \slv_reg_0x100_reg[2]\ : in STD_LOGIC;
    \slv_reg_0x100_reg[3]\ : in STD_LOGIC;
    \slv_reg_0x10_reg[3]\ : in STD_LOGIC;
    \slv_reg_0x10C_reg[3]\ : in STD_LOGIC;
    \slv_reg_0x100_reg[4]\ : in STD_LOGIC;
    \slv_reg_0x10_reg[4]\ : in STD_LOGIC;
    \slv_reg_0x10C_reg[4]\ : in STD_LOGIC;
    \axi_araddr_reg[8]_rep__1\ : in STD_LOGIC;
    \axi_araddr_reg[3]_rep__0_2\ : in STD_LOGIC;
    \slv_reg_0x14_reg[30]\ : in STD_LOGIC;
    \axi_araddr_reg[2]_rep__0_2\ : in STD_LOGIC;
    \axi_araddr_reg[8]_rep__0_0\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[336]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    vid_phy_axi4lite_aresetn : in STD_LOGIC;
    wr_en_2_isr_reg : in STD_LOGIC;
    \slv_reg_0x11C_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt_status_tx_resetdone_updated_q : in STD_LOGIC;
    gt_status_rx_resetdone_updated_q : in STD_LOGIC;
    gt_status_cpll_lock_updated_q : in STD_LOGIC;
    gt_status_tx_alignment_updated_q : in STD_LOGIC;
    clkdet_rx_freq_event_updated_q : in STD_LOGIC;
    clkdet_rx_timer_event_updated_q : in STD_LOGIC;
    clkdet_tx_freq_event_updated_q : in STD_LOGIC;
    clkdet_tx_timer_event_updated_q : in STD_LOGIC;
    gt_status_qpll_lock_updated_q : in STD_LOGIC;
    gt_status_qpll1_lock_updated_q : in STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    \slv_reg_0x110_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_en_2_ier : in STD_LOGIC;
    \slv_reg_0x114_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_en_2_idr : in STD_LOGIC
  );
end design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_interrupts;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_interrupts is
  signal \axi_rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \^imr_reg_reg[31]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal irq0 : STD_LOGIC;
  signal irq_i_2_n_0 : STD_LOGIC;
  signal irq_i_3_n_0 : STD_LOGIC;
  signal irq_i_4_n_0 : STD_LOGIC;
  signal irq_i_5_n_0 : STD_LOGIC;
  signal isr_read : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r_clkdet_mask_rx_freq_event_updated_i_1_n_0 : STD_LOGIC;
  signal r_clkdet_mask_rx_timer_event_updated_i_1_n_0 : STD_LOGIC;
  signal r_clkdet_mask_tx_freq_event_updated_i_1_n_0 : STD_LOGIC;
  signal r_clkdet_mask_tx_timer_event_updated_i_1_n_0 : STD_LOGIC;
  signal r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0 : STD_LOGIC;
  signal r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0 : STD_LOGIC;
  signal r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0 : STD_LOGIC;
  signal r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0 : STD_LOGIC;
  signal r_gt_mask_cpll_lock_updated_i_1_n_0 : STD_LOGIC;
  signal r_gt_mask_qpll1_lock_updated_i_1_n_0 : STD_LOGIC;
  signal r_gt_mask_qpll_lock_updated_i_1_n_0 : STD_LOGIC;
  signal r_gt_mask_rx_resetdone_updated_i_1_n_0 : STD_LOGIC;
  signal r_gt_mask_tx_alignment_updated_i_1_n_0 : STD_LOGIC;
  signal r_gt_mask_tx_resetdone_updated_i_1_n_0 : STD_LOGIC;
  signal r_gt_status_cpll_lock_updated_sticky_i_1_n_0 : STD_LOGIC;
  signal r_gt_status_cpll_lock_updated_sticky_i_2_n_0 : STD_LOGIC;
  signal r_gt_status_qpll1_lock_updated_sticky_i_1_n_0 : STD_LOGIC;
  signal r_gt_status_qpll_lock_updated_sticky_i_1_n_0 : STD_LOGIC;
  signal r_gt_status_rx_resetdone_updated_sticky_i_1_n_0 : STD_LOGIC;
  signal r_gt_status_rx_resetdone_updated_sticky_i_2_n_0 : STD_LOGIC;
  signal r_gt_status_tx_alignment_updated_sticky_i_1_n_0 : STD_LOGIC;
  signal r_gt_status_tx_alignment_updated_sticky_i_2_n_0 : STD_LOGIC;
  signal r_gt_status_tx_resetdone_updated_sticky_i_1_n_0 : STD_LOGIC;
  signal r_gt_status_tx_resetdone_updated_sticky_i_2_n_0 : STD_LOGIC;
  signal \^r_gt_status_tx_resetdone_updated_sticky_reg_0\ : STD_LOGIC;
begin
  \imr_reg_reg[31]\(9 downto 0) <= \^imr_reg_reg[31]\(9 downto 0);
  r_gt_status_tx_resetdone_updated_sticky_reg_0 <= \^r_gt_status_tx_resetdone_updated_sticky_reg_0\;
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vid_phy_axi4lite_aresetn,
      O => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_0\,
      I1 => \axi_araddr_reg[6]\,
      I2 => \axi_araddr_reg[9]_0\(5),
      I3 => \axi_rdata[0]_i_3_n_0\,
      I4 => \axi_araddr_reg[4]_rep_7\,
      I5 => \axi_araddr_reg[2]_rep_0\,
      O => D(0)
    );
\axi_rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCCCCCEECCCCFC"
    )
        port map (
      I0 => \axi_rdata[0]_i_26_n_0\,
      I1 => \slv_reg_0x10_reg[0]\,
      I2 => \slv_reg_0x100_reg[5]\(0),
      I3 => \axi_araddr_reg[4]_rep__0_1\,
      I4 => \axi_araddr_reg[3]_rep__0\,
      I5 => \axi_araddr_reg[2]_rep_3\,
      O => \axi_rdata[0]_i_13_n_0\
    );
\axi_rdata[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isr_read(0),
      I1 => Q(0),
      I2 => \axi_araddr_reg[2]_rep\,
      I3 => \imr_reg_reg[31]_0\(0),
      I4 => \axi_araddr_reg[8]_rep__0_0\,
      I5 => \cfg_phy_mem_map_status_reg[336]\(11),
      O => \axi_rdata[0]_i_26_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \axi_araddr_reg[5]_3\,
      I1 => \axi_araddr_reg[5]_2\,
      I2 => \axi_araddr_reg[2]_rep_1\,
      I3 => \axi_araddr_reg[5]_4\,
      I4 => \slv_reg_0x108_reg[0]\,
      I5 => \axi_rdata[0]_i_13_n_0\,
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => \axi_araddr_reg[9]_3\,
      I1 => \axi_araddr_reg[6]\,
      I2 => \axi_araddr_reg[9]_0\(5),
      I3 => \axi_rdata_reg[1]_i_3_n_0\,
      I4 => \axi_araddr_reg[4]_rep_6\,
      I5 => \axi_araddr_reg[2]_3\,
      O => D(1)
    );
\axi_rdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFCFCFCFCFC"
    )
        port map (
      I0 => \axi_rdata[1]_i_28_n_0\,
      I1 => \slv_reg_0x10_reg[1]\,
      I2 => \slv_reg_0x100_reg[1]\,
      I3 => \slv_reg_0x10C_reg[1]\,
      I4 => \axi_araddr_reg[4]_rep__0_1\,
      I5 => \axi_araddr_reg[3]_rep__0\,
      O => \axi_rdata[1]_i_17_n_0\
    );
\axi_rdata[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isr_read(1),
      I1 => Q(1),
      I2 => \axi_araddr_reg[9]_0\(0),
      I3 => \imr_reg_reg[31]_0\(1),
      I4 => \axi_araddr_reg[9]_0\(4),
      I5 => \cfg_phy_mem_map_status_reg[336]\(12),
      O => \axi_rdata[1]_i_28_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0\,
      I1 => \axi_araddr_reg[6]\,
      I2 => \axi_araddr_reg[9]_0\(5),
      I3 => \axi_rdata_reg[2]_i_3_n_0\,
      I4 => \axi_araddr_reg[4]_rep_5\,
      I5 => \axi_araddr_reg[2]_2\,
      O => D(2)
    );
\axi_rdata[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFCFEFEFCFC"
    )
        port map (
      I0 => \slv_reg_0x10C_reg[2]\,
      I1 => \slv_reg_0x10_reg[2]\,
      I2 => \slv_reg_0x100_reg[2]\,
      I3 => \axi_rdata[2]_i_31_n_0\,
      I4 => \axi_araddr_reg[3]_rep__0\,
      I5 => \axi_araddr_reg[4]_rep__0_1\,
      O => \axi_rdata[2]_i_21_n_0\
    );
\axi_rdata[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isr_read(2),
      I1 => Q(2),
      I2 => \axi_araddr_reg[9]_0\(0),
      I3 => \imr_reg_reg[31]_0\(2),
      I4 => \axi_araddr_reg[8]_rep__1\,
      I5 => \cfg_phy_mem_map_status_reg[336]\(13),
      O => \axi_rdata[2]_i_31_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30773044"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_0\,
      I1 => \axi_araddr_reg[9]_0\(3),
      I2 => \axi_araddr_reg[4]\,
      I3 => \axi_araddr_reg[9]_0\(2),
      I4 => \axi_rdata_reg[30]_i_4_n_0\,
      O => D(8)
    );
\axi_rdata[30]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => isr_read(30),
      I1 => Q(8),
      I2 => \axi_araddr_reg[2]_rep__0_2\,
      I3 => \axi_araddr_reg[9]_0\(4),
      I4 => \imr_reg_reg[31]_0\(7),
      O => \axi_rdata[30]_i_32_n_0\
    );
\axi_rdata[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x124_reg[30]\,
      I1 => \slv_reg_0x12C_reg[30]\,
      I2 => \axi_araddr_reg[5]_2\,
      I3 => \axi_araddr_reg[3]_rep__0_0\,
      I4 => \axi_araddr_reg[5]_4\,
      I5 => \axi_rdata_reg[30]_i_16_n_0\,
      O => \axi_rdata[30]_i_8_n_0\
    );
\axi_rdata[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => isr_read(31),
      I1 => Q(9),
      I2 => \axi_araddr_reg[2]_rep__3\,
      I3 => \axi_araddr_reg[8]_rep__1\,
      I4 => \imr_reg_reg[31]_0\(8),
      O => \axi_rdata[31]_i_10_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0000"
    )
        port map (
      I0 => \axi_araddr_reg[9]\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => \axi_araddr_reg[9]_0\(3),
      I3 => \axi_araddr_reg[9]_0\(2),
      I4 => \axi_araddr_reg[5]\,
      I5 => \axi_araddr_reg[2]_rep__3_0\,
      O => D(9)
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15FF1555FFFF1555"
    )
        port map (
      I0 => \axi_araddr_reg[5]_10\,
      I1 => \axi_rdata[31]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep__1\,
      I3 => \axi_araddr_reg[4]_rep__0_1\,
      I4 => \axi_araddr_reg[9]_0\(1),
      I5 => \axi_araddr_reg[2]_rep__3_1\,
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => \axi_araddr_reg[9]_2\,
      I1 => \axi_araddr_reg[6]\,
      I2 => \axi_araddr_reg[9]_0\(5),
      I3 => \axi_rdata[3]_i_3_n_0\,
      I4 => \axi_araddr_reg[4]_rep_4\,
      I5 => \axi_araddr_reg[2]_rep__0\,
      O => D(3)
    );
\axi_rdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFCFCFCFCFC"
    )
        port map (
      I0 => \axi_rdata[3]_i_20_n_0\,
      I1 => \slv_reg_0x100_reg[3]\,
      I2 => \slv_reg_0x10_reg[3]\,
      I3 => \slv_reg_0x10C_reg[3]\,
      I4 => \axi_araddr_reg[4]_rep__0_1\,
      I5 => \axi_araddr_reg[3]_rep__0\,
      O => \axi_rdata[3]_i_12_n_0\
    );
\axi_rdata[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => isr_read(3),
      I1 => Q(3),
      I2 => \axi_araddr_reg[2]_rep__0_2\,
      I3 => \axi_araddr_reg[9]_0\(4),
      I4 => \imr_reg_reg[31]_0\(3),
      O => \axi_rdata[3]_i_20_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x124_reg[3]\,
      I1 => \slv_reg_0x12C_reg[3]\,
      I2 => \axi_araddr_reg[5]_2\,
      I3 => \axi_araddr_reg[2]_rep__0_1\,
      I4 => \axi_araddr_reg[5]_4\,
      I5 => \axi_rdata[3]_i_12_n_0\,
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => \axi_araddr_reg[6]\,
      I1 => \axi_araddr_reg[8]\,
      I2 => \axi_araddr_reg[9]_0\(5),
      I3 => \axi_rdata_reg[4]_i_3_n_0\,
      I4 => \axi_araddr_reg[4]_rep_3\,
      I5 => \axi_araddr_reg[2]_1\,
      O => D(4)
    );
\axi_rdata[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFCFCFCFCFC"
    )
        port map (
      I0 => \axi_rdata[4]_i_27_n_0\,
      I1 => \slv_reg_0x100_reg[4]\,
      I2 => \slv_reg_0x10_reg[4]\,
      I3 => \slv_reg_0x10C_reg[4]\,
      I4 => \axi_araddr_reg[4]_rep__0_1\,
      I5 => \axi_araddr_reg[3]_rep__0\,
      O => \axi_rdata[4]_i_19_n_0\
    );
\axi_rdata[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isr_read(4),
      I1 => Q(4),
      I2 => \axi_araddr_reg[9]_0\(0),
      I3 => \imr_reg_reg[31]_0\(4),
      I4 => \axi_araddr_reg[9]_0\(4),
      I5 => \cfg_phy_mem_map_status_reg[336]\(0),
      O => \axi_rdata[4]_i_27_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__0\,
      I1 => \axi_araddr_reg[9]_0\(5),
      I2 => \axi_rdata[5]_i_3_n_0\,
      I3 => \axi_araddr_reg[6]\,
      I4 => \axi_araddr_reg[4]_rep_2\,
      I5 => \slv_reg_0x80_reg[5]\,
      O => D(5)
    );
\axi_rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCCCCCEECCCCFC"
    )
        port map (
      I0 => \axi_rdata[5]_i_22_n_0\,
      I1 => \slv_reg_0x10_reg[5]\,
      I2 => \slv_reg_0x100_reg[5]\(1),
      I3 => \axi_araddr_reg[4]_rep__0_1\,
      I4 => \axi_araddr_reg[3]_rep__0\,
      I5 => \axi_araddr_reg[2]_rep_3\,
      O => \axi_rdata[5]_i_11_n_0\
    );
\axi_rdata[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isr_read(5),
      I1 => Q(5),
      I2 => \axi_araddr_reg[2]_rep\,
      I3 => \imr_reg_reg[31]_0\(5),
      I4 => \axi_araddr_reg[8]_rep__0_0\,
      I5 => \cfg_phy_mem_map_status_reg[336]\(1),
      O => \axi_rdata[5]_i_22_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004447FFFF4447"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_2\,
      I1 => \axi_araddr_reg[5]_4\,
      I2 => \slv_reg_0x108_reg[5]\,
      I3 => \axi_rdata[5]_i_11_n_0\,
      I4 => \axi_araddr_reg[5]_2\,
      I5 => \axi_araddr_reg[5]_8\,
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4544"
    )
        port map (
      I0 => \axi_araddr_reg[5]_1\,
      I1 => \axi_araddr_reg[9]_1\,
      I2 => \axi_araddr_reg[5]_2\,
      I3 => \axi_rdata_reg[6]_i_5_n_0\,
      I4 => \axi_araddr_reg[4]_rep_1\,
      I5 => \axi_araddr_reg[2]_0\,
      O => D(6)
    );
\axi_rdata[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \slv_reg_0x108_reg[6]\,
      I1 => \axi_araddr_reg[8]_rep__2_0\,
      I2 => \imr_reg_reg[31]_0\(6),
      I3 => \slv_reg_0x14_reg[6]\,
      I4 => \axi_rdata[6]_i_25_n_0\,
      O => \axi_rdata[6]_i_13_n_0\
    );
\axi_rdata[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088800000000000"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__0\,
      I1 => \axi_araddr_reg[4]_rep\,
      I2 => isr_read(6),
      I3 => \axi_araddr_reg[8]_rep__2\,
      I4 => Q(6),
      I5 => \axi_araddr_reg[2]_rep__3\,
      O => \axi_rdata[6]_i_25_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => \axi_araddr_reg[6]\,
      I1 => \axi_araddr_reg[5]_0\,
      I2 => \axi_araddr_reg[9]_0\(5),
      I3 => \axi_rdata[7]_i_3_n_0\,
      I4 => \axi_araddr_reg[4]_rep_0\,
      I5 => \axi_araddr_reg[2]\,
      O => D(7)
    );
\axi_rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000007"
    )
        port map (
      I0 => \slv_reg_0x10C_reg[7]\,
      I1 => \axi_araddr_reg[3]_rep__0_1\,
      I2 => \slv_reg_0x10_reg[7]\,
      I3 => \axi_araddr_reg[9]_0\(1),
      I4 => \slv_reg_0x100_reg[7]\,
      I5 => \axi_rdata[7]_i_25_n_0\,
      O => \axi_rdata[7]_i_11_n_0\
    );
\axi_rdata[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088800000000000"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__0\,
      I1 => \axi_araddr_reg[4]_rep\,
      I2 => isr_read(7),
      I3 => \axi_araddr_reg[8]_rep__3\,
      I4 => Q(7),
      I5 => \axi_araddr_reg[2]_rep\,
      O => \axi_rdata[7]_i_25_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000202F2FF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2\,
      I1 => \slv_reg_0x124_reg[7]\,
      I2 => \axi_araddr_reg[4]_rep__0_1\,
      I3 => \axi_araddr_reg[9]_0\(1),
      I4 => \slv_reg_0x138_reg[7]\,
      I5 => \axi_rdata[7]_i_11_n_0\,
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[1]_i_9_n_0\,
      I1 => \axi_araddr_reg[5]_5\,
      O => \axi_rdata_reg[1]_i_3_n_0\,
      S => \axi_araddr_reg[5]_2\
    );
\axi_rdata_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_17_n_0\,
      I1 => \axi_araddr_reg[2]_4\,
      O => \axi_rdata_reg[1]_i_9_n_0\,
      S => \axi_araddr_reg[5]_4\
    );
\axi_rdata_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_21_n_0\,
      I1 => \axi_araddr_reg[2]_5\,
      O => \axi_rdata_reg[2]_i_10_n_0\,
      S => \axi_araddr_reg[5]_4\
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[2]_i_10_n_0\,
      I1 => \axi_araddr_reg[5]_6\,
      O => \axi_rdata_reg[2]_i_3_n_0\,
      S => \axi_araddr_reg[5]_2\
    );
\axi_rdata_reg[30]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_araddr_reg[3]_rep__0_2\,
      I1 => \axi_rdata_reg[30]_i_22_n_0\,
      O => \axi_rdata_reg[30]_i_16_n_0\,
      S => \axi_araddr_reg[4]_rep__0_1\
    );
\axi_rdata_reg[30]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \slv_reg_0x14_reg[30]\,
      I1 => \axi_rdata[30]_i_32_n_0\,
      O => \axi_rdata_reg[30]_i_22_n_0\,
      S => \axi_araddr_reg[3]_rep__0\
    );
\axi_rdata_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_8_n_0\,
      I1 => \axi_araddr_reg[5]_9\,
      O => \axi_rdata_reg[30]_i_4_n_0\,
      S => \axi_araddr_reg[9]_0\(5)
    );
\axi_rdata_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[4]_i_9_n_0\,
      I1 => \axi_araddr_reg[5]_7\,
      O => \axi_rdata_reg[4]_i_3_n_0\,
      S => \axi_araddr_reg[5]_2\
    );
\axi_rdata_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_19_n_0\,
      I1 => \axi_araddr_reg[2]_6\,
      O => \axi_rdata_reg[4]_i_9_n_0\,
      S => \axi_araddr_reg[5]_4\
    );
\axi_rdata_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_13_n_0\,
      I1 => \axi_araddr_reg[2]_7\,
      O => \axi_rdata_reg[6]_i_5_n_0\,
      S => \axi_araddr_reg[5]_4\
    );
irq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => irq_i_2_n_0,
      I1 => \^imr_reg_reg[31]\(0),
      I2 => isr_read(0),
      I3 => \^imr_reg_reg[31]\(6),
      I4 => isr_read(6),
      I5 => irq_i_3_n_0,
      O => irq0
    );
irq_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^imr_reg_reg[31]\(8),
      I1 => isr_read(30),
      I2 => \^imr_reg_reg[31]\(9),
      I3 => isr_read(31),
      O => irq_i_2_n_0
    );
irq_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => isr_read(3),
      I1 => \^imr_reg_reg[31]\(3),
      I2 => isr_read(4),
      I3 => \^imr_reg_reg[31]\(4),
      I4 => irq_i_4_n_0,
      I5 => irq_i_5_n_0,
      O => irq_i_3_n_0
    );
irq_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^imr_reg_reg[31]\(5),
      I1 => isr_read(5),
      I2 => \^imr_reg_reg[31]\(1),
      I3 => isr_read(1),
      O => irq_i_4_n_0
    );
irq_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^imr_reg_reg[31]\(7),
      I1 => isr_read(7),
      I2 => \^imr_reg_reg[31]\(2),
      I3 => isr_read(2),
      O => irq_i_5_n_0
    );
irq_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => irq0,
      Q => irq,
      R => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_clkdet_mask_rx_freq_event_updated_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \slv_reg_0x110_reg[31]\(7),
      I1 => wr_en_2_ier,
      I2 => \slv_reg_0x114_reg[31]\(7),
      I3 => wr_en_2_idr,
      I4 => \^imr_reg_reg[31]\(7),
      O => r_clkdet_mask_rx_freq_event_updated_i_1_n_0
    );
r_clkdet_mask_rx_freq_event_updated_reg: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_clkdet_mask_rx_freq_event_updated_i_1_n_0,
      Q => \^imr_reg_reg[31]\(7),
      S => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_clkdet_mask_rx_timer_event_updated_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \slv_reg_0x110_reg[31]\(9),
      I1 => wr_en_2_ier,
      I2 => \slv_reg_0x114_reg[31]\(9),
      I3 => wr_en_2_idr,
      I4 => \^imr_reg_reg[31]\(9),
      O => r_clkdet_mask_rx_timer_event_updated_i_1_n_0
    );
r_clkdet_mask_rx_timer_event_updated_reg: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_clkdet_mask_rx_timer_event_updated_i_1_n_0,
      Q => \^imr_reg_reg[31]\(9),
      S => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_clkdet_mask_tx_freq_event_updated_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \slv_reg_0x110_reg[31]\(6),
      I1 => wr_en_2_ier,
      I2 => \slv_reg_0x114_reg[31]\(6),
      I3 => wr_en_2_idr,
      I4 => \^imr_reg_reg[31]\(6),
      O => r_clkdet_mask_tx_freq_event_updated_i_1_n_0
    );
r_clkdet_mask_tx_freq_event_updated_reg: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_clkdet_mask_tx_freq_event_updated_i_1_n_0,
      Q => \^imr_reg_reg[31]\(6),
      S => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_clkdet_mask_tx_timer_event_updated_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \slv_reg_0x110_reg[31]\(8),
      I1 => wr_en_2_ier,
      I2 => \slv_reg_0x114_reg[31]\(8),
      I3 => wr_en_2_idr,
      I4 => \^imr_reg_reg[31]\(8),
      O => r_clkdet_mask_tx_timer_event_updated_i_1_n_0
    );
r_clkdet_mask_tx_timer_event_updated_reg: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_clkdet_mask_tx_timer_event_updated_i_1_n_0,
      Q => \^imr_reg_reg[31]\(8),
      S => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_clkdet_status_rx_freq_event_updated_sticky_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4444"
    )
        port map (
      I0 => clkdet_rx_freq_event_updated_q,
      I1 => \cfg_phy_mem_map_status_reg[336]\(17),
      I2 => wr_en_2_isr_reg,
      I3 => \slv_reg_0x11C_reg[31]\(7),
      I4 => isr_read(7),
      O => r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0
    );
r_clkdet_status_rx_freq_event_updated_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0,
      Q => isr_read(7),
      R => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_clkdet_status_rx_timer_event_updated_sticky_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4444"
    )
        port map (
      I0 => clkdet_rx_timer_event_updated_q,
      I1 => \cfg_phy_mem_map_status_reg[336]\(16),
      I2 => wr_en_2_isr_reg,
      I3 => \slv_reg_0x11C_reg[31]\(9),
      I4 => isr_read(31),
      O => r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0
    );
r_clkdet_status_rx_timer_event_updated_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0,
      Q => isr_read(31),
      R => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_clkdet_status_tx_freq_event_updated_sticky_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4444"
    )
        port map (
      I0 => clkdet_tx_freq_event_updated_q,
      I1 => \cfg_phy_mem_map_status_reg[336]\(15),
      I2 => wr_en_2_isr_reg,
      I3 => \slv_reg_0x11C_reg[31]\(6),
      I4 => isr_read(6),
      O => r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0
    );
r_clkdet_status_tx_freq_event_updated_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0,
      Q => isr_read(6),
      R => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_clkdet_status_tx_timer_event_updated_sticky_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4444"
    )
        port map (
      I0 => clkdet_tx_timer_event_updated_q,
      I1 => \cfg_phy_mem_map_status_reg[336]\(14),
      I2 => wr_en_2_isr_reg,
      I3 => \slv_reg_0x11C_reg[31]\(8),
      I4 => isr_read(30),
      O => r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0
    );
r_clkdet_status_tx_timer_event_updated_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0,
      Q => isr_read(30),
      R => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_mask_cpll_lock_updated_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \slv_reg_0x110_reg[31]\(2),
      I1 => wr_en_2_ier,
      I2 => \slv_reg_0x114_reg[31]\(2),
      I3 => wr_en_2_idr,
      I4 => \^imr_reg_reg[31]\(2),
      O => r_gt_mask_cpll_lock_updated_i_1_n_0
    );
r_gt_mask_cpll_lock_updated_reg: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_mask_cpll_lock_updated_i_1_n_0,
      Q => \^imr_reg_reg[31]\(2),
      S => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_mask_qpll1_lock_updated_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \slv_reg_0x110_reg[31]\(5),
      I1 => wr_en_2_ier,
      I2 => \slv_reg_0x114_reg[31]\(5),
      I3 => wr_en_2_idr,
      I4 => \^imr_reg_reg[31]\(5),
      O => r_gt_mask_qpll1_lock_updated_i_1_n_0
    );
r_gt_mask_qpll1_lock_updated_reg: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_mask_qpll1_lock_updated_i_1_n_0,
      Q => \^imr_reg_reg[31]\(5),
      S => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_mask_qpll_lock_updated_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \slv_reg_0x110_reg[31]\(3),
      I1 => wr_en_2_ier,
      I2 => \slv_reg_0x114_reg[31]\(3),
      I3 => wr_en_2_idr,
      I4 => \^imr_reg_reg[31]\(3),
      O => r_gt_mask_qpll_lock_updated_i_1_n_0
    );
r_gt_mask_qpll_lock_updated_reg: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_mask_qpll_lock_updated_i_1_n_0,
      Q => \^imr_reg_reg[31]\(3),
      S => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_mask_rx_resetdone_updated_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \slv_reg_0x110_reg[31]\(1),
      I1 => wr_en_2_ier,
      I2 => \slv_reg_0x114_reg[31]\(1),
      I3 => wr_en_2_idr,
      I4 => \^imr_reg_reg[31]\(1),
      O => r_gt_mask_rx_resetdone_updated_i_1_n_0
    );
r_gt_mask_rx_resetdone_updated_reg: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_mask_rx_resetdone_updated_i_1_n_0,
      Q => \^imr_reg_reg[31]\(1),
      S => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_mask_tx_alignment_updated_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \slv_reg_0x110_reg[31]\(4),
      I1 => wr_en_2_ier,
      I2 => \slv_reg_0x114_reg[31]\(4),
      I3 => wr_en_2_idr,
      I4 => \^imr_reg_reg[31]\(4),
      O => r_gt_mask_tx_alignment_updated_i_1_n_0
    );
r_gt_mask_tx_alignment_updated_reg: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_mask_tx_alignment_updated_i_1_n_0,
      Q => \^imr_reg_reg[31]\(4),
      S => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_mask_tx_resetdone_updated_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \slv_reg_0x110_reg[31]\(0),
      I1 => wr_en_2_ier,
      I2 => \slv_reg_0x114_reg[31]\(0),
      I3 => wr_en_2_idr,
      I4 => \^imr_reg_reg[31]\(0),
      O => r_gt_mask_tx_resetdone_updated_i_1_n_0
    );
r_gt_mask_tx_resetdone_updated_reg: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_mask_tx_resetdone_updated_i_1_n_0,
      Q => \^imr_reg_reg[31]\(0),
      S => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_status_cpll_lock_updated_sticky_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => wr_en_2_isr_reg,
      I1 => \slv_reg_0x11C_reg[31]\(2),
      I2 => r_gt_status_cpll_lock_updated_sticky_i_2_n_0,
      I3 => isr_read(2),
      O => r_gt_status_cpll_lock_updated_sticky_i_1_n_0
    );
r_gt_status_cpll_lock_updated_sticky_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => gt_status_cpll_lock_updated_q,
      I1 => \cfg_phy_mem_map_status_reg[336]\(11),
      I2 => \cfg_phy_mem_map_status_reg[336]\(12),
      I3 => \cfg_phy_mem_map_status_reg[336]\(13),
      O => r_gt_status_cpll_lock_updated_sticky_i_2_n_0
    );
r_gt_status_cpll_lock_updated_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_status_cpll_lock_updated_sticky_i_1_n_0,
      Q => isr_read(2),
      R => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_status_qpll1_lock_updated_sticky_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF6666"
    )
        port map (
      I0 => \cfg_phy_mem_map_status_reg[336]\(1),
      I1 => gt_status_qpll1_lock_updated_q,
      I2 => wr_en_2_isr_reg,
      I3 => \slv_reg_0x11C_reg[31]\(5),
      I4 => isr_read(5),
      O => r_gt_status_qpll1_lock_updated_sticky_i_1_n_0
    );
r_gt_status_qpll1_lock_updated_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_status_qpll1_lock_updated_sticky_i_1_n_0,
      Q => isr_read(5),
      R => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_status_qpll_lock_updated_sticky_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF6666"
    )
        port map (
      I0 => \cfg_phy_mem_map_status_reg[336]\(0),
      I1 => gt_status_qpll_lock_updated_q,
      I2 => wr_en_2_isr_reg,
      I3 => \slv_reg_0x11C_reg[31]\(3),
      I4 => isr_read(3),
      O => r_gt_status_qpll_lock_updated_sticky_i_1_n_0
    );
r_gt_status_qpll_lock_updated_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_status_qpll_lock_updated_sticky_i_1_n_0,
      Q => isr_read(3),
      R => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_status_rx_resetdone_updated_sticky_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => wr_en_2_isr_reg,
      I1 => \slv_reg_0x11C_reg[31]\(1),
      I2 => r_gt_status_rx_resetdone_updated_sticky_i_2_n_0,
      I3 => isr_read(1),
      O => r_gt_status_rx_resetdone_updated_sticky_i_1_n_0
    );
r_gt_status_rx_resetdone_updated_sticky_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => gt_status_rx_resetdone_updated_q,
      I1 => \cfg_phy_mem_map_status_reg[336]\(7),
      I2 => \cfg_phy_mem_map_status_reg[336]\(5),
      I3 => \cfg_phy_mem_map_status_reg[336]\(6),
      O => r_gt_status_rx_resetdone_updated_sticky_i_2_n_0
    );
r_gt_status_rx_resetdone_updated_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_status_rx_resetdone_updated_sticky_i_1_n_0,
      Q => isr_read(1),
      R => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_status_tx_alignment_updated_sticky_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => wr_en_2_isr_reg,
      I1 => \slv_reg_0x11C_reg[31]\(4),
      I2 => r_gt_status_tx_alignment_updated_sticky_i_2_n_0,
      I3 => isr_read(4),
      O => r_gt_status_tx_alignment_updated_sticky_i_1_n_0
    );
r_gt_status_tx_alignment_updated_sticky_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => gt_status_tx_alignment_updated_q,
      I1 => \cfg_phy_mem_map_status_reg[336]\(9),
      I2 => \cfg_phy_mem_map_status_reg[336]\(10),
      I3 => \cfg_phy_mem_map_status_reg[336]\(8),
      O => r_gt_status_tx_alignment_updated_sticky_i_2_n_0
    );
r_gt_status_tx_alignment_updated_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_status_tx_alignment_updated_sticky_i_1_n_0,
      Q => isr_read(4),
      R => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
r_gt_status_tx_resetdone_updated_sticky_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => wr_en_2_isr_reg,
      I1 => \slv_reg_0x11C_reg[31]\(0),
      I2 => r_gt_status_tx_resetdone_updated_sticky_i_2_n_0,
      I3 => isr_read(0),
      O => r_gt_status_tx_resetdone_updated_sticky_i_1_n_0
    );
r_gt_status_tx_resetdone_updated_sticky_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => gt_status_tx_resetdone_updated_q,
      I1 => \cfg_phy_mem_map_status_reg[336]\(3),
      I2 => \cfg_phy_mem_map_status_reg[336]\(4),
      I3 => \cfg_phy_mem_map_status_reg[336]\(2),
      O => r_gt_status_tx_resetdone_updated_sticky_i_2_n_0
    );
r_gt_status_tx_resetdone_updated_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => r_gt_status_tx_resetdone_updated_sticky_i_1_n_0,
      Q => isr_read(0),
      R => \^r_gt_status_tx_resetdone_updated_sticky_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0 is
  port (
    clk_rx_freq_evt_reg : out STD_LOGIC;
    clk_rx_freq_lock_reg : in STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_2_isr : in STD_LOGIC;
    \slv_reg_0x11C_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    b0_clkdet_ctrl_run : in STD_LOGIC
  );
end design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0 is
  signal clk_a_del : STD_LOGIC;
begin
clk_a_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_freq_lock_reg,
      Q => clk_a_del,
      R => '0'
    );
clk_rx_freq_evt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BEBEBE00000000"
    )
        port map (
      I0 => D(0),
      I1 => clk_rx_freq_lock_reg,
      I2 => clk_a_del,
      I3 => wr_en_2_isr,
      I4 => \slv_reg_0x11C_reg[7]\(0),
      I5 => b0_clkdet_ctrl_run,
      O => clk_rx_freq_evt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_0 is
  port (
    clk_rx_tmr_end : out STD_LOGIC;
    clk_rx_tmr_evt_reg : out STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkdet_ctrl_rx_tmr_clr_del : in STD_LOGIC;
    b0_clkdet_rx_tmr_evt_clr : in STD_LOGIC;
    b0_clkdet_ctrl_run : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_0 : entity is "vid_phy_controller_v2_0_4_lib_edge_v1_0";
end design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_0;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_0 is
  signal clk_a_del : STD_LOGIC;
  signal \clk_a_del_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_a_del_i_3__0_n_0\ : STD_LOGIC;
  signal \clk_a_del_i_4__0_n_0\ : STD_LOGIC;
  signal \clk_a_del_i_5__0_n_0\ : STD_LOGIC;
  signal \clk_a_del_i_6__0_n_0\ : STD_LOGIC;
  signal \clk_a_del_i_7__0_n_0\ : STD_LOGIC;
  signal \clk_a_del_i_8__0_n_0\ : STD_LOGIC;
  signal \clk_a_del_i_9__0_n_0\ : STD_LOGIC;
  signal \^clk_rx_tmr_end\ : STD_LOGIC;
begin
  clk_rx_tmr_end <= \^clk_rx_tmr_end\;
\clk_a_del_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \clk_a_del_i_2__0_n_0\,
      I1 => \clk_a_del_i_3__0_n_0\,
      I2 => \clk_a_del_i_4__0_n_0\,
      I3 => \clk_a_del_i_5__0_n_0\,
      O => \^clk_rx_tmr_end\
    );
\clk_a_del_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(14),
      I3 => Q(15),
      I4 => \clk_a_del_i_6__0_n_0\,
      O => \clk_a_del_i_2__0_n_0\
    );
\clk_a_del_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \clk_a_del_i_7__0_n_0\,
      O => \clk_a_del_i_3__0_n_0\
    );
\clk_a_del_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => \clk_a_del_i_8__0_n_0\,
      O => \clk_a_del_i_4__0_n_0\
    );
\clk_a_del_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => Q(17),
      I3 => Q(16),
      I4 => \clk_a_del_i_9__0_n_0\,
      O => \clk_a_del_i_5__0_n_0\
    );
\clk_a_del_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(9),
      I3 => Q(8),
      O => \clk_a_del_i_6__0_n_0\
    );
\clk_a_del_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      O => \clk_a_del_i_7__0_n_0\
    );
\clk_a_del_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(28),
      I1 => Q(29),
      I2 => Q(31),
      I3 => Q(30),
      O => \clk_a_del_i_8__0_n_0\
    );
\clk_a_del_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      I2 => Q(22),
      I3 => Q(23),
      O => \clk_a_del_i_9__0_n_0\
    );
clk_a_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => \^clk_rx_tmr_end\,
      Q => clk_a_del,
      R => '0'
    );
clk_rx_tmr_evt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000ABAA00000000"
    )
        port map (
      I0 => D(0),
      I1 => clk_a_del,
      I2 => clkdet_ctrl_rx_tmr_clr_del,
      I3 => \^clk_rx_tmr_end\,
      I4 => b0_clkdet_rx_tmr_evt_clr,
      I5 => b0_clkdet_ctrl_run,
      O => clk_rx_tmr_evt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_1 is
  port (
    clk_tx_freq_evt_reg : out STD_LOGIC;
    clk_tx_freq_lock_reg : in STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_2_isr : in STD_LOGIC;
    \slv_reg_0x11C_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    b0_clkdet_ctrl_run : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_1 : entity is "vid_phy_controller_v2_0_4_lib_edge_v1_0";
end design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_1;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_1 is
  signal clk_a_del : STD_LOGIC;
begin
clk_a_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_tx_freq_lock_reg,
      Q => clk_a_del,
      R => '0'
    );
clk_tx_freq_evt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BEBEBE00000000"
    )
        port map (
      I0 => D(0),
      I1 => clk_tx_freq_lock_reg,
      I2 => clk_a_del,
      I3 => wr_en_2_isr,
      I4 => \slv_reg_0x11C_reg[6]\(0),
      I5 => b0_clkdet_ctrl_run,
      O => clk_tx_freq_evt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_2 is
  port (
    clk_tx_tmr_end : out STD_LOGIC;
    clk_tx_tmr_evt_reg : out STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkdet_ctrl_tx_tmr_clr_del : in STD_LOGIC;
    b0_clkdet_tx_tmr_evt_clr : in STD_LOGIC;
    b0_clkdet_ctrl_run : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_2 : entity is "vid_phy_controller_v2_0_4_lib_edge_v1_0";
end design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_2;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_2 is
  signal clk_a_del : STD_LOGIC;
  signal clk_a_del_i_2_n_0 : STD_LOGIC;
  signal clk_a_del_i_3_n_0 : STD_LOGIC;
  signal clk_a_del_i_4_n_0 : STD_LOGIC;
  signal clk_a_del_i_5_n_0 : STD_LOGIC;
  signal clk_a_del_i_6_n_0 : STD_LOGIC;
  signal clk_a_del_i_7_n_0 : STD_LOGIC;
  signal clk_a_del_i_8_n_0 : STD_LOGIC;
  signal clk_a_del_i_9_n_0 : STD_LOGIC;
  signal \^clk_tx_tmr_end\ : STD_LOGIC;
begin
  clk_tx_tmr_end <= \^clk_tx_tmr_end\;
clk_a_del_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => clk_a_del_i_2_n_0,
      I1 => clk_a_del_i_3_n_0,
      I2 => clk_a_del_i_4_n_0,
      I3 => clk_a_del_i_5_n_0,
      O => \^clk_tx_tmr_end\
    );
clk_a_del_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(14),
      I3 => Q(15),
      I4 => clk_a_del_i_6_n_0,
      O => clk_a_del_i_2_n_0
    );
clk_a_del_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => clk_a_del_i_7_n_0,
      O => clk_a_del_i_3_n_0
    );
clk_a_del_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => clk_a_del_i_8_n_0,
      O => clk_a_del_i_4_n_0
    );
clk_a_del_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => Q(17),
      I3 => Q(16),
      I4 => clk_a_del_i_9_n_0,
      O => clk_a_del_i_5_n_0
    );
clk_a_del_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(9),
      I3 => Q(8),
      O => clk_a_del_i_6_n_0
    );
clk_a_del_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      O => clk_a_del_i_7_n_0
    );
clk_a_del_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(28),
      I1 => Q(29),
      I2 => Q(31),
      I3 => Q(30),
      O => clk_a_del_i_8_n_0
    );
clk_a_del_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      I2 => Q(22),
      I3 => Q(23),
      O => clk_a_del_i_9_n_0
    );
clk_a_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => \^clk_tx_tmr_end\,
      Q => clk_a_del,
      R => '0'
    );
clk_tx_tmr_evt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000ABAA00000000"
    )
        port map (
      I0 => D(0),
      I1 => clk_a_del,
      I2 => clkdet_ctrl_tx_tmr_clr_del,
      I3 => \^clk_tx_tmr_end\,
      I4 => b0_clkdet_tx_tmr_evt_clr,
      I5 => b0_clkdet_ctrl_run,
      O => clk_tx_tmr_evt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_1_vid_phy_controller_0_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_vid_phy_controller_0_0_xpm_cdc_async_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of design_1_vid_phy_controller_0_0_xpm_cdc_async_rst : entity is "1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of design_1_vid_phy_controller_0_0_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of design_1_vid_phy_controller_0_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_vid_phy_controller_0_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_vid_phy_controller_0_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end design_1_vid_phy_controller_0_0_xpm_cdc_async_rst;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[3]\ : label is "ASYNC_RST";
begin
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
\arststages_ff_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(2),
      Q => arststages_ff(3)
    );
dest_arst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arststages_ff(3),
      O => dest_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\ : entity is "ASYNC_RST";
end \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[3]\ : label is "ASYNC_RST";
begin
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
\arststages_ff_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(2),
      Q => arststages_ff(3)
    );
dest_arst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arststages_ff(3),
      O => dest_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\ : entity is "ASYNC_RST";
end \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[3]\ : label is "ASYNC_RST";
begin
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
\arststages_ff_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(2),
      Q => arststages_ff(3)
    );
dest_arst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arststages_ff(3),
      O => dest_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\ : entity is "ASYNC_RST";
end \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[3]\ : label is "ASYNC_RST";
begin
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
\arststages_ff_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(2),
      Q => arststages_ff(3)
    );
dest_arst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arststages_ff(3),
      O => dest_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\ : entity is "ASYNC_RST";
end \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
dest_arst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arststages_ff(2),
      O => dest_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\ : entity is "ASYNC_RST";
end \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
dest_arst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arststages_ff(2),
      O => dest_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\ : entity is "ASYNC_RST";
end \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => src_arst,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
dest_arst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arststages_ff(2),
      O => dest_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_vid_phy_controller_0_0_xpm_cdc_single : entity is 3;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_vid_phy_controller_0_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of design_1_vid_phy_controller_0_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_vid_phy_controller_0_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_vid_phy_controller_0_0_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_vid_phy_controller_0_0_xpm_cdc_single : entity is "SINGLE";
end design_1_vid_phy_controller_0_0_xpm_cdc_single;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__400\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__400\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__400\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__400\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__400\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__400\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__400\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__400\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__400\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__400\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__401\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__401\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__401\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__401\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__401\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__401\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__401\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__401\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__401\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__401\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__402\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__402\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__402\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__402\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__402\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__402\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__402\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__402\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__402\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__402\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__403\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__403\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__403\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__403\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__403\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__403\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__403\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__403\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__403\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__403\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__404\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__404\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__404\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__404\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__404\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__404\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__404\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__404\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__404\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__404\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__405\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__405\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__405\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__405\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__405\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__405\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__405\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__405\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__405\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__405\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__406\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__406\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__406\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__406\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__406\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__406\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__406\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__406\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__406\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__406\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__407\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__407\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__407\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__407\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__407\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__407\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__407\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__407\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__407\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__407\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__408\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__408\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__408\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__408\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__408\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__408\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__408\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__408\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__408\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__408\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__409\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__409\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__409\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__409\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__409\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__409\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__409\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__409\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__409\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__409\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__410\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__410\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__410\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__410\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__410\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__410\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__410\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__410\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__410\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__410\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__411\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__411\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__411\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__411\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__411\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__411\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__411\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__411\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__411\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__411\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__412\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__412\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__412\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__412\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__412\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__412\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__412\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__412\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__412\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__412\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__413\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__413\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__413\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__413\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__413\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__413\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__413\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__413\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__413\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__413\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__414\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__414\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__414\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__414\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__414\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__414\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__414\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__414\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__414\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__414\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__415\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__415\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__415\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__415\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__415\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__415\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__415\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__415\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__415\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__415\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__416\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__416\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__416\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__416\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__416\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__416\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__416\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__416\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__416\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__416\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__417\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__417\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__417\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__417\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__417\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__417\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__417\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__417\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__417\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__417\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__418\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__418\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__418\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__418\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__418\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__418\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__418\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__418\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__418\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__418\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__419\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__419\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__419\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__419\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__419\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__419\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__419\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__419\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__419\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__419\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__420\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__420\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__420\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__420\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__420\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__420\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__420\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__420\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__420\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__420\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__421\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__421\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__421\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__421\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__421\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__421\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__421\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__421\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__421\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__421\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__422\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__422\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__422\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__422\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__422\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__422\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__422\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__422\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__422\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__422\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__423\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__423\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__423\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__423\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__423\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__423\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__423\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__423\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__423\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__423\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__424\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__424\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__424\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__424\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__424\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__424\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__424\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__424\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__424\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__424\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__425\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__425\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__425\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__425\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__425\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__425\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__425\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__425\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__425\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__425\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__426\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__426\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__426\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__426\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__426\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__426\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__426\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__426\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__426\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__426\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__427\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__427\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__427\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__427\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__427\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__427\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__427\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__427\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__427\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__427\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__428\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__428\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__428\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__428\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__428\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__428\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__428\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__428\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__428\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__428\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__429\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__429\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__429\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__429\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__429\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__429\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__429\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__429\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__429\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__429\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__430\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__430\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__430\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__430\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__430\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__430\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__430\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__430\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__430\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__430\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__431\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__431\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__431\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__431\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__431\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__431\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__431\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__431\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__431\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__431\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__432\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__432\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__432\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__432\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__432\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__432\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__432\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__432\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__432\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__432\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__433\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__433\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__433\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__433\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__433\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__433\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__433\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__433\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__433\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__433\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__434\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__434\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__434\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__434\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__434\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__434\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__434\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__434\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__434\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__434\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__435\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__435\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__435\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__435\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__435\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__435\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__435\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__435\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__435\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__435\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__436\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__436\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__436\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__436\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__436\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__436\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__436\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__436\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__436\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__436\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__437\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__437\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__437\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__437\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__437\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__437\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__437\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__437\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__437\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__437\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__438\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__438\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__438\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__438\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__438\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__438\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__438\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__438\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__438\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__438\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__439\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__439\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__439\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__439\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__439\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__439\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__439\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__439\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__439\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__439\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__440\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__440\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__440\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__440\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__440\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__440\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__440\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__440\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__440\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__440\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__441\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__441\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__441\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__441\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__441\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__441\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__441\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__441\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__441\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__441\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__442\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__442\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__442\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__442\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__442\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__442\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__442\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__442\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__442\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__442\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__443\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__443\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__443\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__443\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__443\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__443\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__443\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__443\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__443\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__443\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__444\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__444\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__444\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__444\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__444\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__444\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__444\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__444\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__444\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__444\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__445\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__445\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__445\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__445\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__445\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__445\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__445\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__445\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__445\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__445\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__446\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__446\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__446\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__446\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__446\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__446\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__446\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__446\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__446\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__446\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__447\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__447\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__447\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__447\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__447\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__447\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__447\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__447\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__447\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__447\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__448\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__448\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__448\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__448\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__448\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__448\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__448\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__448\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__448\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__448\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__449\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__449\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__449\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__449\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__449\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__449\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__449\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__449\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__449\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__449\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__450\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__450\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__450\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__450\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__450\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__450\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__450\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__450\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__450\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__450\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__451\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__451\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__451\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__451\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__451\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__451\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__451\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__451\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__451\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__451\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__452\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__452\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__452\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__452\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__452\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__452\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__452\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__452\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__452\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__452\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__453\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__453\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__453\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__453\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__453\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__453\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__453\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__453\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__453\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__453\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__454\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__454\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__454\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__454\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__454\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__454\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__454\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__454\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__454\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__454\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__455\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__455\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__455\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__455\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__455\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__455\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__455\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__455\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__455\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__455\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__456\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__456\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__456\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__456\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__456\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__456\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__456\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__456\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__456\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__456\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__457\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__457\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__457\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__457\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__457\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__457\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__457\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__457\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__457\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__457\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__458\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__458\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__458\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__458\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__458\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__458\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__458\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__458\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__458\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__458\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__459\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__459\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__459\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__459\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__459\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__459\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__459\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__459\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__459\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__459\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__460\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__460\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__460\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__460\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__460\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__460\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__460\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__460\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__460\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__460\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__461\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__461\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__461\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__461\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__461\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__461\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__461\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__461\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__461\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__461\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__462\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__462\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__462\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__462\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__462\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__462\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__462\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__462\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__462\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__462\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__463\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__463\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__463\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__463\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__463\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__463\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__463\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__463\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__463\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__463\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__464\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__464\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__464\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__464\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__464\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__464\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__464\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__464\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__464\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__464\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__465\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__465\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__465\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__465\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__465\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__465\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__465\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__465\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__465\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__465\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__466\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__466\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__466\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__466\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__466\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__466\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__466\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__466\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__466\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__466\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__467\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__467\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__467\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__467\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__467\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__467\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__467\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__467\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__467\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__467\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__468\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__468\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__468\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__468\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__468\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__468\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__468\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__468\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__468\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__468\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__469\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__469\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__469\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__469\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__469\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__469\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__469\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__469\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__469\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__469\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__470\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__470\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__470\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__470\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__470\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__470\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__470\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__470\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__470\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__470\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__471\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__471\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__471\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__471\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__471\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__471\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__471\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__471\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__471\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__471\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__472\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__472\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__472\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__472\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__472\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__472\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__472\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__472\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__472\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__472\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__473\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__473\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__473\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__473\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__473\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__473\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__473\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__473\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__473\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__473\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__474\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__474\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__474\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__474\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__474\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__474\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__474\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__474\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__474\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__474\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__475\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__475\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__475\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__475\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__475\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__475\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__475\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__475\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__475\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__475\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__476\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__476\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__476\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__476\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__476\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__476\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__476\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__476\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__476\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__476\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__477\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__477\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__477\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__477\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__477\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__477\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__477\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__477\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__477\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__477\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__478\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__478\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__478\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__478\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__478\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__478\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__478\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__478\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__478\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__478\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__479\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__479\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__479\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__479\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__479\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__479\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__479\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__479\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__479\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__479\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__480\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__480\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__480\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__480\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__480\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__480\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__480\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__480\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__480\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__480\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__481\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__481\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__481\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__481\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__481\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__481\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__481\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__481\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__481\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__481\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__482\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__482\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__482\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__482\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__482\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__482\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__482\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__482\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__482\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__482\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__483\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__483\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__483\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__483\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__483\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__483\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__483\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__483\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__483\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__483\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__484\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__484\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__484\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__484\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__484\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__484\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__484\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__484\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__484\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__484\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__485\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__485\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__485\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__485\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__485\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__485\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__485\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__485\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__485\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__485\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__486\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__486\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__486\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__486\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__486\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__486\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__486\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__486\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__486\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__486\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__487\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__487\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__487\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__487\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__487\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__487\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__487\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__487\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__487\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__487\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__488\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__488\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__488\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__488\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__488\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__488\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__488\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__488\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__488\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__488\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__489\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__489\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__489\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__489\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__489\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__489\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__489\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__489\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__489\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__489\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__490\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__490\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__490\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__490\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__490\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__490\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__490\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__490\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__490\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__490\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__491\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__491\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__491\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__491\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__491\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__491\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__491\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__491\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__491\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__491\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__492\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__492\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__492\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__492\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__492\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__492\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__492\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__492\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__492\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__492\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__493\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__493\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__493\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__493\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__493\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__493\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__493\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__493\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__493\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__493\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__494\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__494\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__494\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__494\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__494\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__494\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__494\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__494\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__494\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__494\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__495\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__495\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__495\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__495\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__495\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__495\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__495\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__495\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__495\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__495\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__496\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__496\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__496\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__496\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__496\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__496\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__496\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__496\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__496\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__496\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__497\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__497\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__497\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__497\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__497\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__497\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__497\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__497\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__497\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__497\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__498\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__498\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__498\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__498\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__498\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__498\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__498\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__498\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__498\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__498\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__499\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__499\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__499\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__499\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__499\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__499\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__499\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__499\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__499\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__499\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__500\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__500\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__500\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__500\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__500\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__500\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__500\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__500\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__500\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__500\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__501\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__501\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__501\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__501\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__501\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__501\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__501\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__501\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__501\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__501\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__502\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__502\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__502\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__502\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__502\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__502\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__502\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__502\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__502\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__502\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__503\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__503\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__503\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__503\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__503\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__503\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__503\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__503\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__503\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__503\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__504\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__504\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__504\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__504\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__504\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__504\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__504\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__504\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__504\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__504\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__505\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__505\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__505\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__505\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__505\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__505\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__505\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__505\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__505\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__505\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__506\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__506\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__506\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__506\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__506\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__506\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__506\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__506\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__506\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__506\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__507\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__507\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__507\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__507\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__507\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__507\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__507\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__507\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__507\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__507\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__508\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__508\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__508\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__508\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__508\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__508\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__508\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__508\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__508\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__508\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__509\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__509\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__509\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__509\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__509\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__509\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__509\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__509\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__509\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__509\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__510\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__510\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__510\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__510\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__510\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__510\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__510\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__510\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__510\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__510\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__511\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__511\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__511\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__511\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__511\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__511\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__511\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__511\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__511\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__511\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__512\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__512\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__512\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__512\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__512\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__512\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__512\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__512\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__512\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__512\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__513\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__513\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__513\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__513\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__513\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__513\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__513\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__513\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__513\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__513\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__514\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__514\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__514\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__514\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__514\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__514\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__514\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__514\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__514\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__514\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__515\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__515\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__515\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__515\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__515\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__515\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__515\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__515\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__515\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__515\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__516\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__516\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__516\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__516\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__516\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__516\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__516\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__516\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__516\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__516\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__517\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__517\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__517\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__517\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__517\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__517\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__517\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__517\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__517\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__517\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__518\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__518\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__518\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__518\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__518\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__518\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__518\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__518\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__518\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__518\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__519\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__519\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__519\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__519\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__519\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__519\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__519\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__519\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__519\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__519\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__520\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__520\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__520\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__520\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__520\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__520\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__520\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__520\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__520\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__520\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__521\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__521\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__521\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__521\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__521\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__521\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__521\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__521\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__521\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__521\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__522\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__522\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__522\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__522\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__522\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__522\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__522\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__522\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__522\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__522\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__523\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__523\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__523\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__523\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__523\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__523\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__523\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__523\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__523\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__523\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__524\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__524\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__524\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__524\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__524\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__524\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__524\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__524\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__524\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__524\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__525\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__525\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__525\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__525\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__525\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__525\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__525\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__525\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__525\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__525\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__526\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__526\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__526\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__526\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__526\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__526\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__526\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__526\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__526\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__526\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__527\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__527\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__527\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__527\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__527\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__527\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__527\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__527\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__527\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__527\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__528\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__528\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__528\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__528\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__528\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__528\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__528\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__528\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__528\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__528\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__529\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__529\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__529\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__529\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__529\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__529\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__529\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__529\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__529\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__529\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__530\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__530\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__530\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__530\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__530\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__530\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__530\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__530\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__530\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__530\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__531\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__531\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__531\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__531\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__531\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__531\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__531\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__531\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__531\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__531\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__532\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__532\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__532\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__532\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__532\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__532\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__532\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__532\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__532\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__532\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__533\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__533\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__533\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__533\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__533\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__533\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__533\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__533\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__533\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__533\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__534\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__534\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__534\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__534\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__534\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__534\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__534\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__534\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__534\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__534\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__535\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__535\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__535\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__535\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__535\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__535\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__535\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__535\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__535\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__535\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__536\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__536\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__536\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__536\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__536\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__536\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__536\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__536\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__536\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__536\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__537\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__537\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__537\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__537\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__537\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__537\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__537\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__537\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__537\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__537\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__538\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__538\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__538\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__538\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__538\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__538\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__538\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__538\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__538\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__538\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__539\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__539\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__539\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__539\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__539\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__539\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__539\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__539\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__539\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__539\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__540\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__540\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__540\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__540\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__540\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__540\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__540\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__540\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__540\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__540\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__541\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__541\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__541\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__541\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__541\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__541\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__541\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__541\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__541\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__541\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__542\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__542\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__542\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__542\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__542\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__542\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__542\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__542\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__542\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__542\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__543\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__543\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__543\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__543\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__543\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__543\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__543\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__543\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__543\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__543\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__544\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__544\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__544\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__544\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__544\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__544\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__544\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__544\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__544\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__544\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__545\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__545\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__545\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__545\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__545\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__545\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__545\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__545\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__545\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__545\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__546\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__546\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__546\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__546\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__546\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__546\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__546\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__546\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__546\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__546\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__547\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__547\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__547\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__547\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__547\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__547\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__547\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__547\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__547\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__547\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__548\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__548\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__548\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__548\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__548\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__548\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__548\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__548\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__548\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__548\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__549\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__549\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__549\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__549\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__549\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__549\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__549\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__549\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__549\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__549\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__550\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__550\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__550\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__550\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__550\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__550\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__550\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__550\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__550\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__550\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__551\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__551\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__551\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__551\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__551\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__551\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__551\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__551\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__551\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__551\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__552\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__552\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__552\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__552\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__552\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__552\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__552\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__552\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__552\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__552\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__553\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__553\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__553\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__553\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__553\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__553\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__553\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__553\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__553\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__553\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__554\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__554\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__554\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__554\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__554\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__554\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__554\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__554\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__554\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__554\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__555\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__555\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__555\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__555\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__555\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__555\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__555\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__555\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__555\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__555\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__556\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__556\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__556\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__556\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__556\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__556\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__556\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__556\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__556\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__556\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__557\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__557\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__557\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__557\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__557\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__557\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__557\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__557\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__557\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__557\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__558\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__558\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__558\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__558\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__558\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__558\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__558\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__558\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__558\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__558\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__559\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__559\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__559\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__559\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__559\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__559\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__559\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__559\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__559\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__559\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__560\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__560\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__560\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__560\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__560\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__560\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__560\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__560\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__560\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__560\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__561\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__561\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__561\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__561\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__561\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__561\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__561\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__561\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__561\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__561\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__562\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__562\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__562\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__562\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__562\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__562\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__562\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__562\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__562\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__562\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__563\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__563\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__563\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__563\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__563\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__563\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__563\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__563\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__563\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__563\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__564\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__564\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__564\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__564\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__564\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__564\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__564\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__564\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__564\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__564\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__565\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__565\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__565\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__565\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__565\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__565\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__565\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__565\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__565\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__565\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__566\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__566\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__566\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__566\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__566\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__566\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__566\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__566\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__566\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__566\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__567\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__567\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__567\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__567\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__567\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__567\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__567\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__567\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__567\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__567\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__568\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__568\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__568\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__568\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__568\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__568\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__568\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__568\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__568\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__568\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__569\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__569\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__569\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__569\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__569\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__569\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__569\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__569\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__569\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__569\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__570\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__570\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__570\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__570\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__570\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__570\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__570\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__570\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__570\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__570\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__571\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__571\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__571\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__571\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__571\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__571\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__571\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__571\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__571\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__571\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__572\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__572\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__572\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__572\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__572\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__572\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__572\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__572\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__572\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__572\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__573\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__573\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__573\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__573\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__573\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__573\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__573\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__573\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__573\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__573\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__574\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__574\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__574\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__574\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__574\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__574\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__574\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__574\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__574\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__574\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__575\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__575\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__575\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__575\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__575\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__575\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__575\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__575\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__575\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__575\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__576\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__576\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__576\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__576\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__576\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__576\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__576\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__576\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__576\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__576\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__577\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__577\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__577\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__577\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__577\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__577\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__577\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__577\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__577\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__577\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__578\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__578\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__578\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__578\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__578\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__578\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__578\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__578\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__578\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__578\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__579\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__579\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__579\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__579\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__579\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__579\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__579\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__579\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__579\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__579\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__580\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__580\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__580\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__580\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__580\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__580\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__580\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__580\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__580\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__580\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__581\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__581\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__581\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__581\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__581\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__581\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__581\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__581\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__581\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__581\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__582\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__582\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__582\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__582\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__582\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__582\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__582\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__582\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__582\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__582\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__583\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__583\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__583\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__583\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__583\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__583\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__583\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__583\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__583\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__583\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__584\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__584\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__584\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__584\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__584\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__584\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__584\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__584\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__584\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__584\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__585\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__585\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__585\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__585\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__585\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__585\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__585\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__585\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__585\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__585\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__586\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__586\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__586\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__586\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__586\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__586\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__586\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__586\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__586\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__586\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__587\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__587\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__587\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__587\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__587\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__587\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__587\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__587\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__587\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__587\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__588\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__588\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__588\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__588\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__588\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__588\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__588\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__588\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__588\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__588\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__589\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__589\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__589\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__589\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__589\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__589\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__589\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__589\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__589\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__589\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__590\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__590\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__590\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__590\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__590\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__590\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__590\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__590\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__590\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__590\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__591\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__591\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__591\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__591\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__591\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__591\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__591\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__591\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__591\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__591\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__592\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__592\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__592\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__592\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__592\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__592\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__592\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__592\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__592\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__592\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__593\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__593\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__593\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__593\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__593\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__593\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__593\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__593\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__593\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__593\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__594\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__594\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__594\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__594\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__594\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__594\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__594\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__594\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__594\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__594\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__595\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__595\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__595\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__595\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__595\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__595\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__595\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__595\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__595\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__595\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__596\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__596\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__596\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__596\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__596\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__596\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__596\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__596\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__596\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__596\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__597\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__597\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__597\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__597\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__597\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__597\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__597\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__597\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__597\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__597\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__598\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__598\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__598\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__598\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__598\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__598\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__598\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__598\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__598\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__598\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__599\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__599\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__599\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__599\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__599\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__599\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__599\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__599\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__599\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__599\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__600\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__600\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__600\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__600\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__600\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__600\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__600\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__600\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__600\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__600\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__601\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__601\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__601\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__601\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__601\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__601\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__601\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__601\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__601\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__601\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__602\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__602\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__602\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__602\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__602\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__602\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__602\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__602\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__602\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__602\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__603\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__603\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__603\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__603\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__603\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__603\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__603\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__603\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__603\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__603\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__604\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__604\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__604\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__604\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__604\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__604\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__604\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__604\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__604\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__604\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__605\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__605\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__605\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__605\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__605\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__605\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__605\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__605\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__605\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__605\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__606\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__606\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__606\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__606\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__606\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__606\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__606\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__606\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__606\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__606\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__607\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__607\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__607\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__607\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__607\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__607\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__607\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__607\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__607\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__607\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__608\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__608\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__608\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__608\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__608\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__608\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__608\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__608\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__608\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__608\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__609\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__609\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__609\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__609\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__609\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__609\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__609\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__609\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__609\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__609\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__610\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__610\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__610\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__610\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__610\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__610\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__610\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__610\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__610\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__610\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__611\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__611\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__611\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__611\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__611\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__611\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__611\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__611\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__611\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__611\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__612\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__612\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__612\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__612\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__612\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__612\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__612\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__612\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__612\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__612\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__613\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__613\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__613\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__613\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__613\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__613\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__613\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__613\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__613\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__613\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__614\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__614\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__614\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__614\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__614\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__614\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__614\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__614\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__614\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__614\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__615\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__615\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__615\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__615\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__615\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__615\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__615\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__615\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__615\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__615\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__616\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__616\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__616\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__616\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__616\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__616\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__616\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__616\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__616\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__616\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__617\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__617\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__617\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__617\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__617\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__617\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__617\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__617\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__617\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__617\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__618\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__618\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__618\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__618\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__618\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__618\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__618\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__618\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__618\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__618\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__619\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__619\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__619\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__619\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__619\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__619\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__619\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__619\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__619\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__619\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__620\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__620\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__620\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__620\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__620\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__620\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__620\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__620\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__620\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__620\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__621\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__621\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__621\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__621\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__621\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__621\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__621\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__621\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__621\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__621\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__622\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__622\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__622\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__622\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__622\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__622\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__622\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__622\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__622\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__622\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__623\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__623\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__623\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__623\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__623\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__623\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__623\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__623\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__623\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__623\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__624\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__624\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__624\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__624\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__624\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__624\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__624\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__624\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__624\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__624\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__625\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__625\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__625\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__625\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__625\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__625\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__625\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__625\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__625\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__625\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__626\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__626\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__626\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__626\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__626\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__626\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__626\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__626\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__626\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__626\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__627\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__627\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__627\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__627\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__627\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__627\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__627\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__627\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__627\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__627\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__628\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__628\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__628\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__628\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__628\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__628\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__628\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__628\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__628\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__628\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__629\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__629\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__629\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__629\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__629\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__629\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__629\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__629\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__629\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__629\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__630\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__630\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__630\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__630\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__630\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__630\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__630\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__630\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__630\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__630\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__631\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__631\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__631\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__631\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__631\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__631\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__631\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__631\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__631\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__631\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__632\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__632\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__632\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__632\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__632\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__632\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__632\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__632\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__632\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__632\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__633\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__633\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__633\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__633\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__633\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__633\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__633\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__633\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__633\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__633\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__634\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__634\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__634\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__634\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__634\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__634\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__634\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__634\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__634\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__634\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__635\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__635\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__635\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__635\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__635\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__635\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__635\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__635\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__635\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__635\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__636\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__636\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__636\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__636\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__636\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__636\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__636\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__636\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__636\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__636\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__637\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__637\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__637\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__637\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__637\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__637\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__637\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__637\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__637\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__637\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__638\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__638\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__638\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__638\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__638\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__638\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__638\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__638\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__638\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__638\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__639\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__639\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__639\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__639\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__639\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__639\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__639\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__639\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__639\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__639\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__640\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__640\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__640\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__640\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__640\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__640\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__640\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__640\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__640\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__640\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__641\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__641\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__641\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__641\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__641\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__641\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__641\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__641\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__641\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__641\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__642\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__642\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__642\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__642\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__642\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__642\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__642\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__642\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__642\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__642\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__643\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__643\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__643\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__643\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__643\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__643\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__643\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__643\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__643\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__643\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__644\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__644\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__644\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__644\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__644\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__644\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__644\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__644\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__644\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__644\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__645\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__645\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__645\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__645\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__645\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__645\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__645\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__645\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__645\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__645\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__646\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__646\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__646\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__646\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__646\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__646\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__646\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__646\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__646\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__646\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__647\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__647\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__647\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__647\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__647\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__647\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__647\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__647\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__647\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__647\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__648\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__648\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__648\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__648\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__648\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__648\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__648\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__648\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__648\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__648\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__649\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__649\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__649\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__649\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__649\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__649\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__649\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__649\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__649\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__649\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__650\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__650\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__650\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__650\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__650\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__650\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__650\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__650\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__650\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__650\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__651\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__651\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__651\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__651\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__651\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__651\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__651\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__651\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__651\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__651\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__652\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__652\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__652\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__652\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__652\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__652\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__652\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__652\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__652\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__652\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__653\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__653\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__653\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__653\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__653\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__653\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__653\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__653\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__653\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__653\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__654\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__654\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__654\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__654\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__654\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__654\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__654\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__654\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__654\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__654\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__655\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__655\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__655\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__655\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__655\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__655\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__655\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__655\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__655\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__655\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__656\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__656\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__656\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__656\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__656\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__656\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__656\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__656\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__656\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__656\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__657\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__657\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__657\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__657\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__657\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__657\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__657\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__657\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__657\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__657\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__658\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__658\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__658\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__658\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__658\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__658\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__658\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__658\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__658\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__658\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__659\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__659\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__659\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__659\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__659\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__659\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__659\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__659\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__659\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__659\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__660\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__660\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__660\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__660\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__660\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__660\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__660\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__660\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__660\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__660\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__661\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__661\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__661\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__661\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__661\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__661\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__661\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__661\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__661\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__661\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__662\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__662\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__662\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__662\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__662\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__662\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__662\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__662\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__662\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__662\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__663\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__663\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__663\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__663\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__663\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__663\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__663\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__663\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__663\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__663\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__664\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__664\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__664\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__664\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__664\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__664\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__664\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__664\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__664\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__664\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__665\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__665\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__665\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__665\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__665\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__665\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__665\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__665\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__665\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__665\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__666\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__666\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__666\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__666\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__666\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__666\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__666\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__666\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__666\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__666\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__667\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__667\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__667\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__667\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__667\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__667\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__667\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__667\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__667\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__667\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__668\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__668\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__668\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__668\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__668\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__668\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__668\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__668\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__668\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__668\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__669\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__669\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__669\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__669\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__669\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__669\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__669\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__669\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__669\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__669\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__670\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__670\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__670\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__670\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__670\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__670\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__670\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__670\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__670\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__670\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__671\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__671\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__671\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__671\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__671\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__671\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__671\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__671\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__671\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__671\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__672\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__672\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__672\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__672\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__672\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__672\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__672\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__672\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__672\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__672\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__673\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__673\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__673\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__673\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__673\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__673\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__673\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__673\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__673\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__673\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__674\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__674\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__674\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__674\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__674\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__674\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__674\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__674\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__674\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__674\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__675\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__675\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__675\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__675\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__675\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__675\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__675\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__675\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__675\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__675\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__676\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__676\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__676\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__676\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__676\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__676\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__676\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__676\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__676\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__676\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__677\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__677\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__677\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__677\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__677\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__677\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__677\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__677\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__677\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__677\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__678\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__678\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__678\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__678\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__678\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__678\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__678\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__678\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__678\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__678\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__679\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__679\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__679\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__679\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__679\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__679\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__679\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__679\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__679\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__679\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__680\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__680\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__680\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__680\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__680\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__680\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__680\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__680\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__680\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__680\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__681\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__681\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__681\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__681\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__681\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__681\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__681\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__681\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__681\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__681\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__682\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__682\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__682\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__682\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__682\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__682\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__682\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__682\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__682\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__682\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__683\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__683\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__683\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__683\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__683\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__683\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__683\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__683\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__683\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__683\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__684\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__684\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__684\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__684\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__684\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__684\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__684\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__684\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__684\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__684\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__685\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__685\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__685\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__685\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__685\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__685\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__685\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__685\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__685\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__685\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__686\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__686\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__686\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__686\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__686\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__686\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__686\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__686\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__686\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__686\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__687\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__687\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__687\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__687\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__687\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__687\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__687\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__687\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__687\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__687\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__688\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__688\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__688\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__688\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__688\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__688\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__688\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__688\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__688\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__688\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__689\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__689\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__689\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__689\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__689\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__689\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__689\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__689\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__689\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__689\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__690\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__690\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__690\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__690\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__690\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__690\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__690\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__690\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__690\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__690\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__691\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__691\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__691\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__691\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__691\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__691\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__691\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__691\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__691\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__691\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__692\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__692\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__692\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__692\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__692\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__692\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__692\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__692\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__692\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__692\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__693\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__693\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__693\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__693\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__693\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__693\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__693\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__693\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__693\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__693\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__694\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__694\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__694\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__694\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__694\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__694\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__694\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__694\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__694\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__694\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__695\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__695\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__695\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__695\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__695\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__695\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__695\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__695\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__695\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__695\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__696\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__696\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__696\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__696\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__696\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__696\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__696\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__696\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__696\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__696\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__697\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__697\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__697\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__697\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__697\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__697\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__697\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__697\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__697\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__697\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__698\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__698\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__698\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__698\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__698\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__698\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__698\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__698\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__698\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__698\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__699\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__699\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__699\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__699\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__699\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__699\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__699\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__699\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__699\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__699\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__700\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__700\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__700\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__700\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__700\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__700\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__700\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__700\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__700\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__700\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__701\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__701\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__701\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__701\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__701\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__701\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__701\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__701\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__701\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__701\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__702\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__702\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__702\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__702\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__702\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__702\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__702\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__702\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__702\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__702\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__703\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__703\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__703\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__703\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__703\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__703\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__703\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__703\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__703\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__703\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__704\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__704\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__704\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__704\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__704\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__704\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__704\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__704\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__704\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__704\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__705\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__705\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__705\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__705\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__705\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__705\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__705\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__705\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__705\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__705\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__706\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__706\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__706\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__706\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__706\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__706\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__706\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__706\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__706\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__706\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__707\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__707\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__707\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__707\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__707\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__707\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__707\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__707\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__707\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__707\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__708\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__708\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__708\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__708\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__708\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__708\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__708\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__708\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__708\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__708\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__709\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__709\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__709\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__709\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__709\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__709\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__709\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__709\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__709\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__709\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__710\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__710\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__710\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__710\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__710\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__710\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__710\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__710\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__710\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__710\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__711\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__711\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__711\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__711\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__711\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__711\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__711\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__711\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__711\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__711\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__712\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__712\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__712\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__712\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__712\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__712\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__712\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__712\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__712\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__712\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__713\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__713\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__713\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__713\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__713\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__713\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__713\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__713\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__713\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__713\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__714\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__714\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__714\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__714\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__714\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__714\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__714\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__714\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__714\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__714\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__715\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__715\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__715\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__715\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__715\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__715\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__715\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__715\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__715\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__715\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__716\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__716\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__716\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__716\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__716\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__716\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__716\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__716\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__716\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__716\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__717\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__717\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__717\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__717\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__717\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__717\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__717\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__717\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__717\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__717\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__718\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__718\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__718\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__718\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__718\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__718\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__718\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__718\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__718\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__718\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__719\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__719\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__719\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__719\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__719\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__719\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__719\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__719\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__719\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__719\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__720\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__720\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__720\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__720\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__720\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__720\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__720\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__720\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__720\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__720\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__721\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__721\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__721\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__721\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__721\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__721\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__721\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__721\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__721\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__721\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__722\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__722\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__722\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__722\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__722\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__722\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__722\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__722\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__722\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__722\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__723\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__723\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__723\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__723\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__723\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__723\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__723\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__723\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__723\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__723\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__724\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__724\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__724\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__724\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__724\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__724\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__724\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__724\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__724\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__724\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__725\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__725\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__725\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__725\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__725\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__725\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__725\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__725\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__725\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__725\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__726\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__726\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__726\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__726\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__726\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__726\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__726\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__726\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__726\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__726\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__727\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__727\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__727\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__727\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__727\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__727\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__727\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__727\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__727\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__727\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__728\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__728\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__728\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__728\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__728\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__728\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__728\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__728\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__728\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__728\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__729\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__729\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__729\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__729\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__729\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__729\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__729\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__729\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__729\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__729\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__730\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__730\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__730\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__730\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__730\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__730\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__730\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__730\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__730\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__730\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__731\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__731\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__731\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__731\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__731\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__731\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__731\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__731\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__731\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__731\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__732\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__732\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__732\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__732\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__732\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__732\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__732\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__732\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__732\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__732\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__733\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__733\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__733\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__733\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__733\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__733\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__733\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__733\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__733\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__733\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__734\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__734\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__734\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__734\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__734\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__734\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__734\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__734\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__734\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__734\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__735\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__735\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__735\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__735\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__735\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__735\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__735\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__735\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__735\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__735\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__736\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__736\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__736\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__736\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__736\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__736\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__736\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__736\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__736\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__736\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__737\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__737\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__737\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__737\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__737\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__737\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__737\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__737\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__737\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__737\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__738\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__738\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__738\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__738\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__738\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__738\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__738\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__738\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__738\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__738\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__739\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__739\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__739\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__739\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__739\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__739\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__739\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__739\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__739\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__739\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__740\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__740\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__740\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__740\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__740\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__740\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__740\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__740\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__740\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__740\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__741\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__741\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__741\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__741\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__741\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__741\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__741\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__741\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__741\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__741\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__742\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__742\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__742\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__742\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__742\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__742\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__742\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__742\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__742\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__742\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__743\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__743\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__743\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__743\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__743\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__743\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__743\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__743\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__743\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__743\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__744\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__744\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__744\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__744\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__744\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__744\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__744\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__744\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__744\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__744\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__745\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__745\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__745\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__745\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__745\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__745\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__745\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__745\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__745\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__745\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__746\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__746\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__746\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__746\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__746\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__746\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__746\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__746\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__746\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__746\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__747\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__747\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__747\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__747\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__747\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__747\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__747\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__747\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__747\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__747\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__748\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__748\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__748\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__748\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__748\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__748\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__748\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__748\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__748\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__748\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__749\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__749\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__749\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__749\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__749\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__749\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__749\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__749\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__749\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__749\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__750\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__750\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__750\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__750\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__750\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__750\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__750\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__750\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__750\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__750\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__751\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__751\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__751\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__751\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__751\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__751\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__751\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__751\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__751\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__751\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__752\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__752\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__752\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__752\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__752\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__752\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__752\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__752\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__752\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__752\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__753\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__753\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__753\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__753\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__753\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__753\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__753\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__753\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__753\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__753\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__754\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__754\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__754\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__754\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__754\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__754\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__754\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__754\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__754\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__754\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__755\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__755\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__755\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__755\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__755\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__755\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__755\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__755\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__755\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__755\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__756\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__756\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__756\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__756\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__756\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__756\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__756\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__756\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__756\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__756\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__757\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__757\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__757\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__757\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__757\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__757\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__757\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__757\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__757\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__757\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__758\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__758\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__758\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__758\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__758\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__758\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__758\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__758\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__758\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__758\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__759\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__759\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__759\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__759\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__759\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__759\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__759\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__759\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__759\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__759\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__760\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__760\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__760\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__760\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__760\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__760\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__760\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__760\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__760\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__760\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__761\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__761\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__761\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__761\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__761\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__761\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__761\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__761\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__761\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__761\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__762\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__762\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__762\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__762\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__762\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__762\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__762\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__762\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__762\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__762\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__763\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__763\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__763\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__763\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__763\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__763\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__763\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__763\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__763\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__763\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__764\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__764\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__764\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__764\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__764\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__764\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__764\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__764\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__764\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__764\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__765\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__765\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__765\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__765\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__765\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__765\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__765\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__765\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__765\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__765\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__766\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__766\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__766\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__766\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__766\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__766\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__766\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__766\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__766\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__766\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__767\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__767\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__767\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__767\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__767\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__767\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__767\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__767\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__767\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__767\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__768\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__768\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__768\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__768\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__768\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__768\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__768\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__768\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__768\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__768\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__769\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__769\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__769\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__769\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__769\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__769\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__769\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__769\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__769\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__769\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__770\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__770\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__770\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__770\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__770\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__770\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__770\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__770\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__770\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__770\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__771\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__771\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__771\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__771\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__771\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__771\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__771\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__771\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__771\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__771\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__772\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__772\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__772\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__772\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__772\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__772\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__772\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__772\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__772\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__772\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__773\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__773\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__773\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__773\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__773\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__773\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__773\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__773\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__773\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__773\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__774\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__774\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__774\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__774\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__774\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__774\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__774\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__774\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__774\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__774\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__775\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__775\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__775\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__775\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__775\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__775\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__775\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__775\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__775\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__775\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__776\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__776\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__776\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__776\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__776\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__776\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__776\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__776\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__776\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__776\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__777\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__777\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__777\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__777\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__777\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__777\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__777\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__777\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__777\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__777\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__778\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__778\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__778\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__778\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__778\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__778\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__778\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__778\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__778\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__778\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__779\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__779\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__779\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__779\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__779\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__779\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__779\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__779\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__779\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__779\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__780\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__780\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__780\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__780\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__780\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__780\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__780\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__780\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__780\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__780\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__781\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__781\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__781\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__781\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__781\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__781\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__781\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__781\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__781\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__781\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__782\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__782\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__782\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__782\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__782\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__782\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__782\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__782\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__782\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__782\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__783\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__783\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__783\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__783\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__783\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__783\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__783\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__783\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__783\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__783\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__784\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__784\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__784\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__784\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__784\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__784\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__784\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__784\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__784\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__784\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__785\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__785\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__785\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__785\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__785\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__785\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__785\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__785\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__785\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__785\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__786\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__786\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__786\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__786\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__786\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__786\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__786\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__786\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__786\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__786\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__787\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__787\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__787\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__787\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__787\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__787\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__787\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__787\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__787\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__787\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__788\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__788\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__788\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__788\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__788\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__788\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__788\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__788\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__788\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__788\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__789\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__789\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__789\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__789\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__789\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__789\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__789\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__789\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__789\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__789\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__790\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__790\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__790\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__790\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__790\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__790\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__790\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__790\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__790\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__790\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__791\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__791\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__791\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__791\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__791\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__791\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__791\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__791\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__791\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__791\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__792\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__792\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__792\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__792\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__792\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__792\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__792\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__792\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__792\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__792\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__793\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__793\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__793\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__793\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__793\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__793\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__793\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__793\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__793\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__793\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__794\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__794\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__794\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__794\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__794\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__794\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__794\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__794\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__794\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__794\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__795\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__795\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__795\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__795\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__795\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__795\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__795\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__795\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__795\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__795\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__796\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__796\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__796\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__796\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__796\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__796\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__796\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__796\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__796\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__796\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__797\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__797\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__797\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__797\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__797\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__797\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__797\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__797\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__797\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__797\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__798\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__798\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__798\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__798\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__798\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__798\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__798\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__798\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__798\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__798\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__799\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__799\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__799\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__799\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__799\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__799\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__799\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__799\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__799\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__799\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__800\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__800\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__800\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__800\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__800\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__800\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__800\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__800\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__800\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__800\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__801\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__801\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__801\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__801\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__801\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__801\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__801\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__801\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__801\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__801\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_single__802\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_single__802\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_single__802\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_single__802\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_single__802\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_single__802\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__802\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_single__802\ : entity is "SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_single__802\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_single__802\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gt_usrclk_source_8series is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    b0_MMCM_TX_DRP_LOCKED_DLY9_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    MMCM_TX_DRP_SRDY : out STD_LOGIC;
    tx_tmds_clk_p : out STD_LOGIC;
    tx_tmds_clk_n : out STD_LOGIC;
    gtrefclk1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_IN : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    tx_tmds_clk : out STD_LOGIC;
    tx_video_clk : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    i_in_meta_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4]\ : in STD_LOGIC;
    \cfg_phy_mem_map_control_b0_reg[940]\ : in STD_LOGIC_VECTOR ( 70 downto 0 );
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5]\ : in STD_LOGIC;
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    mgtrefclk1_pad_p_in : in STD_LOGIC;
    mgtrefclk1_pad_n_in : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gt_usrclk_source_8series;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gt_usrclk_source_8series is
  signal CESYNC_gtrefclk1_odiv2 : STD_LOGIC;
  signal CESYNC_tx_usrclk : STD_LOGIC;
  signal \^clk_in\ : STD_LOGIC;
  signal CLRSYNC_gtrefclk1_odiv2 : STD_LOGIC;
  signal CLRSYNC_tx_usrclk : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TX_DADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal TX_DCLK : STD_LOGIC;
  signal TX_DEN : STD_LOGIC;
  signal TX_DI : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TX_DO : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TX_DRDY : STD_LOGIC;
  signal TX_DWE : STD_LOGIC;
  signal TX_RST_MMCM : STD_LOGIC;
  signal b0_MMCM_TX_DRP_LOCKED : STD_LOGIC;
  signal gt0_txmmcm_clkout1_oddr_data_i : STD_LOGIC;
  signal gtwiz_userclk_rx_active_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of gtwiz_userclk_rx_active_meta : signal is "true";
  signal gtwiz_userclk_rx_active_sync : STD_LOGIC;
  attribute async_reg of gtwiz_userclk_rx_active_sync : signal is "true";
  signal gtwiz_userclk_tx_active_meta : STD_LOGIC;
  attribute async_reg of gtwiz_userclk_tx_active_meta : signal is "true";
  signal gtwiz_userclk_tx_active_sync : STD_LOGIC;
  attribute async_reg of gtwiz_userclk_tx_active_sync : signal is "true";
  signal q0_clk1_gtrefclk_div1_i : STD_LOGIC;
  signal \^tx_tmds_clk\ : STD_LOGIC;
  signal \^txoutclk\ : STD_LOGIC;
  signal \NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_T_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_D_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of IBUFDS_GTE4_MGTREFCLK1_INST : label is "PRIMITIVE";
  attribute BOX_TYPE of bufg_gt_gtrefclk1_odiv2_inst : label is "PRIMITIVE";
  attribute BOX_TYPE of bufg_gt_sync_gtrefclk1_odiv2_inst : label is "PRIMITIVE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of gtwiz_userclk_rx_active_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gtwiz_userclk_rx_active_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of gtwiz_userclk_rx_active_sync_reg : label is std.standard.true;
  attribute KEEP of gtwiz_userclk_rx_active_sync_reg : label is "yes";
  attribute ASYNC_REG_boolean of gtwiz_userclk_tx_active_meta_reg : label is std.standard.true;
  attribute KEEP of gtwiz_userclk_tx_active_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of gtwiz_userclk_tx_active_sync_reg : label is std.standard.true;
  attribute KEEP of gtwiz_userclk_tx_active_sync_reg : label is "yes";
  attribute BOX_TYPE of \tx_mmcm.GT0_TX_MMCM_CLKOUT1_OBUFTDS_INST\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \tx_mmcm.GT0_TX_MMCM_CLKOUT1_OBUFTDS_INST\ : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \tx_mmcm.GT0_TX_MMCM_CLKOUT1_OBUFTDS_INST\ : label is "OBUFTDS";
  attribute BOX_TYPE of \tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST\ : label is "ODDRE1";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST\ : label is "C:CLK SR:RST Q:OQ D1:D[0] D2:D[4]";
  attribute BOX_TYPE of \tx_mmcm.bufg_gt_sync_tx_usrclk_inst\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \tx_mmcm.bufg_gt_tx_usrclk_inst\ : label is "PRIMITIVE";
  attribute ADDRESS : string;
  attribute ADDRESS of \tx_mmcm.mmcme3_drp_inst\ : label is "4'b0100";
  attribute BITMASK : string;
  attribute BITMASK of \tx_mmcm.mmcme3_drp_inst\ : label is "4'b0110";
  attribute BITSET : string;
  attribute BITSET of \tx_mmcm.mmcme3_drp_inst\ : label is "4'b0111";
  attribute RESTART : string;
  attribute RESTART of \tx_mmcm.mmcme3_drp_inst\ : label is "4'b0001";
  attribute S1_BANDWIDTH : string;
  attribute S1_BANDWIDTH of \tx_mmcm.mmcme3_drp_inst\ : label is "LOW";
  attribute S1_CLKFBOUT : string;
  attribute S1_CLKFBOUT of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000100000000000000010000011";
  attribute S1_CLKFBOUT_FRAC : integer;
  attribute S1_CLKFBOUT_FRAC of \tx_mmcm.mmcme3_drp_inst\ : label is 125;
  attribute S1_CLKFBOUT_FRAC_CALC : string;
  attribute S1_CLKFBOUT_FRAC_CALC of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b11100100011000000000000000000010000001";
  attribute S1_CLKFBOUT_FRAC_EN : integer;
  attribute S1_CLKFBOUT_FRAC_EN of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S1_CLKFBOUT_MULT : integer;
  attribute S1_CLKFBOUT_MULT of \tx_mmcm.mmcme3_drp_inst\ : label is 5;
  attribute S1_CLKFBOUT_PHASE : integer;
  attribute S1_CLKFBOUT_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S1_CLKOUT0 : string;
  attribute S1_CLKOUT0 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT0_DIVIDE : integer;
  attribute S1_CLKOUT0_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S1_CLKOUT0_DUTY : integer;
  attribute S1_CLKOUT0_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S1_CLKOUT0_FRAC : integer;
  attribute S1_CLKOUT0_FRAC of \tx_mmcm.mmcme3_drp_inst\ : label is 125;
  attribute S1_CLKOUT0_FRAC_CALC : string;
  attribute S1_CLKOUT0_FRAC_CALC of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b11100100011000000000000000000000111111";
  attribute S1_CLKOUT0_FRAC_EN : integer;
  attribute S1_CLKOUT0_FRAC_EN of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S1_CLKOUT0_FRAC_REG1 : string;
  attribute S1_CLKOUT0_FRAC_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000000111111";
  attribute S1_CLKOUT0_FRAC_REG2 : string;
  attribute S1_CLKOUT0_FRAC_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0001100000000000";
  attribute S1_CLKOUT0_FRAC_REGSHARED : string;
  attribute S1_CLKOUT0_FRAC_REGSHARED of \tx_mmcm.mmcme3_drp_inst\ : label is "6'b111001";
  attribute S1_CLKOUT0_PHASE : integer;
  attribute S1_CLKOUT0_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S1_CLKOUT0_REG1 : string;
  attribute S1_CLKOUT0_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000001";
  attribute S1_CLKOUT0_REG2 : string;
  attribute S1_CLKOUT0_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000000";
  attribute S1_CLKOUT1 : string;
  attribute S1_CLKOUT1 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT1_DIVIDE : integer;
  attribute S1_CLKOUT1_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S1_CLKOUT1_DUTY : integer;
  attribute S1_CLKOUT1_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S1_CLKOUT1_PHASE : integer;
  attribute S1_CLKOUT1_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S1_CLKOUT1_REG1 : string;
  attribute S1_CLKOUT1_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000001";
  attribute S1_CLKOUT1_REG2 : string;
  attribute S1_CLKOUT1_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000000";
  attribute S1_CLKOUT2 : string;
  attribute S1_CLKOUT2 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT2_DIVIDE : integer;
  attribute S1_CLKOUT2_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S1_CLKOUT2_DUTY : integer;
  attribute S1_CLKOUT2_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S1_CLKOUT2_PHASE : integer;
  attribute S1_CLKOUT2_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S1_CLKOUT2_REG1 : string;
  attribute S1_CLKOUT2_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000001";
  attribute S1_CLKOUT2_REG2 : string;
  attribute S1_CLKOUT2_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000000";
  attribute S1_CLKOUT3 : string;
  attribute S1_CLKOUT3 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT3_DIVIDE : integer;
  attribute S1_CLKOUT3_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S1_CLKOUT3_DUTY : integer;
  attribute S1_CLKOUT3_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S1_CLKOUT3_PHASE : integer;
  attribute S1_CLKOUT3_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S1_CLKOUT3_REG1 : string;
  attribute S1_CLKOUT3_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000001";
  attribute S1_CLKOUT3_REG2 : string;
  attribute S1_CLKOUT3_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000000";
  attribute S1_CLKOUT4 : string;
  attribute S1_CLKOUT4 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT4_DIVIDE : integer;
  attribute S1_CLKOUT4_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S1_CLKOUT4_DUTY : integer;
  attribute S1_CLKOUT4_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S1_CLKOUT4_PHASE : integer;
  attribute S1_CLKOUT4_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S1_CLKOUT4_REG1 : string;
  attribute S1_CLKOUT4_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000001";
  attribute S1_CLKOUT4_REG2 : string;
  attribute S1_CLKOUT4_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000000";
  attribute S1_CLKOUT5 : string;
  attribute S1_CLKOUT5 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT5_DIVIDE : integer;
  attribute S1_CLKOUT5_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S1_CLKOUT5_DUTY : integer;
  attribute S1_CLKOUT5_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S1_CLKOUT5_PHASE : integer;
  attribute S1_CLKOUT5_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S1_CLKOUT5_REG1 : string;
  attribute S1_CLKOUT5_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000001";
  attribute S1_CLKOUT5_REG2 : string;
  attribute S1_CLKOUT5_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000000";
  attribute S1_CLKOUT6 : string;
  attribute S1_CLKOUT6 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000010000000000000001000001";
  attribute S1_CLKOUT6_DIVIDE : integer;
  attribute S1_CLKOUT6_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S1_CLKOUT6_DUTY : integer;
  attribute S1_CLKOUT6_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S1_CLKOUT6_PHASE : integer;
  attribute S1_CLKOUT6_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S1_CLKOUT6_REG1 : string;
  attribute S1_CLKOUT6_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000001";
  attribute S1_CLKOUT6_REG2 : string;
  attribute S1_CLKOUT6_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000000";
  attribute S1_DIGITAL_FILT : string;
  attribute S1_DIGITAL_FILT of \tx_mmcm.mmcme3_drp_inst\ : label is "10'b0010111111";
  attribute S1_DIVCLK : string;
  attribute S1_DIVCLK of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000010000000000000001000001";
  attribute S1_DIVCLK_DIVIDE : integer;
  attribute S1_DIVCLK_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S1_LOCK : string;
  attribute S1_LOCK of \tx_mmcm.mmcme3_drp_inst\ : label is "40'b0111001110111110100011111010010000000001";
  attribute S2_BANDWIDTH : string;
  attribute S2_BANDWIDTH of \tx_mmcm.mmcme3_drp_inst\ : label is "LOW";
  attribute S2_CLKFBOUT : string;
  attribute S2_CLKFBOUT of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000010000000000000001000001";
  attribute S2_CLKFBOUT_FRAC : integer;
  attribute S2_CLKFBOUT_FRAC of \tx_mmcm.mmcme3_drp_inst\ : label is 125;
  attribute S2_CLKFBOUT_FRAC_CALC : string;
  attribute S2_CLKFBOUT_FRAC_CALC of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b11100100011000000000000000000000111111";
  attribute S2_CLKFBOUT_FRAC_EN : integer;
  attribute S2_CLKFBOUT_FRAC_EN of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S2_CLKFBOUT_MULT : integer;
  attribute S2_CLKFBOUT_MULT of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S2_CLKFBOUT_PHASE : integer;
  attribute S2_CLKFBOUT_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S2_CLKOUT0 : string;
  attribute S2_CLKOUT0 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000010000000000000001000001";
  attribute S2_CLKOUT0_DIVIDE : integer;
  attribute S2_CLKOUT0_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S2_CLKOUT0_DUTY : integer;
  attribute S2_CLKOUT0_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S2_CLKOUT0_FRAC : integer;
  attribute S2_CLKOUT0_FRAC of \tx_mmcm.mmcme3_drp_inst\ : label is 125;
  attribute S2_CLKOUT0_FRAC_CALC : string;
  attribute S2_CLKOUT0_FRAC_CALC of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b11100100011000000000000000000000111111";
  attribute S2_CLKOUT0_FRAC_CALC_REG1 : string;
  attribute S2_CLKOUT0_FRAC_CALC_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000000111111";
  attribute S2_CLKOUT0_FRAC_CALC_REG2 : string;
  attribute S2_CLKOUT0_FRAC_CALC_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0001100000000000";
  attribute S2_CLKOUT0_FRAC_CALC_REGSHARED : string;
  attribute S2_CLKOUT0_FRAC_CALC_REGSHARED of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0001100000000000";
  attribute S2_CLKOUT0_FRAC_EN : integer;
  attribute S2_CLKOUT0_FRAC_EN of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S2_CLKOUT0_PHASE : integer;
  attribute S2_CLKOUT0_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S2_CLKOUT0_REG1 : string;
  attribute S2_CLKOUT0_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000001";
  attribute S2_CLKOUT0_REG2 : string;
  attribute S2_CLKOUT0_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000000";
  attribute S2_CLKOUT1 : string;
  attribute S2_CLKOUT1 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000000000000000000001000001";
  attribute S2_CLKOUT1_DIVIDE : integer;
  attribute S2_CLKOUT1_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 2;
  attribute S2_CLKOUT1_DUTY : integer;
  attribute S2_CLKOUT1_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S2_CLKOUT1_PHASE : integer;
  attribute S2_CLKOUT1_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S2_CLKOUT1_REG1 : string;
  attribute S2_CLKOUT1_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000001";
  attribute S2_CLKOUT1_REG2 : string;
  attribute S2_CLKOUT1_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000000000000";
  attribute S2_CLKOUT2 : string;
  attribute S2_CLKOUT2 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000100000000000000001000010";
  attribute S2_CLKOUT2_DIVIDE : integer;
  attribute S2_CLKOUT2_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 3;
  attribute S2_CLKOUT2_DUTY : integer;
  attribute S2_CLKOUT2_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S2_CLKOUT2_PHASE : integer;
  attribute S2_CLKOUT2_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S2_CLKOUT2_REG1 : string;
  attribute S2_CLKOUT2_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000001000010";
  attribute S2_CLKOUT2_REG2 : string;
  attribute S2_CLKOUT2_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000010000000";
  attribute S2_CLKOUT3 : string;
  attribute S2_CLKOUT3 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000000000000000000010000010";
  attribute S2_CLKOUT3_DIVIDE : integer;
  attribute S2_CLKOUT3_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 4;
  attribute S2_CLKOUT3_DUTY : integer;
  attribute S2_CLKOUT3_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S2_CLKOUT3_PHASE : integer;
  attribute S2_CLKOUT3_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S2_CLKOUT3_REG1 : string;
  attribute S2_CLKOUT3_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000010000010";
  attribute S2_CLKOUT3_REG2 : string;
  attribute S2_CLKOUT3_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000000000000";
  attribute S2_CLKOUT4 : string;
  attribute S2_CLKOUT4 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000100000000000000010000011";
  attribute S2_CLKOUT4_DIVIDE : integer;
  attribute S2_CLKOUT4_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 5;
  attribute S2_CLKOUT4_DUTY : integer;
  attribute S2_CLKOUT4_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S2_CLKOUT4_PHASE : integer;
  attribute S2_CLKOUT4_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S2_CLKOUT4_REG1 : string;
  attribute S2_CLKOUT4_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000010000011";
  attribute S2_CLKOUT4_REG2 : string;
  attribute S2_CLKOUT4_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000010000000";
  attribute S2_CLKOUT5 : string;
  attribute S2_CLKOUT5 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000100000000000000010000011";
  attribute S2_CLKOUT5_DIVIDE : integer;
  attribute S2_CLKOUT5_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 5;
  attribute S2_CLKOUT5_DUTY : integer;
  attribute S2_CLKOUT5_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S2_CLKOUT5_PHASE : integer;
  attribute S2_CLKOUT5_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is 0;
  attribute S2_CLKOUT5_REG1 : string;
  attribute S2_CLKOUT5_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000010000011";
  attribute S2_CLKOUT5_REG2 : string;
  attribute S2_CLKOUT5_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000010000000";
  attribute S2_CLKOUT6 : string;
  attribute S2_CLKOUT6 of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000100001010000000010000011";
  attribute S2_CLKOUT6_DIVIDE : integer;
  attribute S2_CLKOUT6_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 5;
  attribute S2_CLKOUT6_DUTY : integer;
  attribute S2_CLKOUT6_DUTY of \tx_mmcm.mmcme3_drp_inst\ : label is 50000;
  attribute S2_CLKOUT6_PHASE : integer;
  attribute S2_CLKOUT6_PHASE of \tx_mmcm.mmcme3_drp_inst\ : label is -90;
  attribute S2_CLKOUT6_REG1 : string;
  attribute S2_CLKOUT6_REG1 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000010000011";
  attribute S2_CLKOUT6_REG2 : string;
  attribute S2_CLKOUT6_REG2 of \tx_mmcm.mmcme3_drp_inst\ : label is "16'b0000000010000101";
  attribute S2_DIGITAL_FILT : string;
  attribute S2_DIGITAL_FILT of \tx_mmcm.mmcme3_drp_inst\ : label is "10'b0010111111";
  attribute S2_DIVCLK : string;
  attribute S2_DIVCLK of \tx_mmcm.mmcme3_drp_inst\ : label is "38'b00000000000000010000000000000001000001";
  attribute S2_DIVCLK_DIVIDE : integer;
  attribute S2_DIVCLK_DIVIDE of \tx_mmcm.mmcme3_drp_inst\ : label is 1;
  attribute S2_LOCK : string;
  attribute S2_LOCK of \tx_mmcm.mmcme3_drp_inst\ : label is "40'b0011000110111110100011111010010000000001";
  attribute STATE_COUNT_CONST : integer;
  attribute STATE_COUNT_CONST of \tx_mmcm.mmcme3_drp_inst\ : label is 23;
  attribute WAIT_A_DRDY : string;
  attribute WAIT_A_DRDY of \tx_mmcm.mmcme3_drp_inst\ : label is "4'b0101";
  attribute WAIT_DRDY : string;
  attribute WAIT_DRDY of \tx_mmcm.mmcme3_drp_inst\ : label is "4'b1001";
  attribute WAIT_LOCK : string;
  attribute WAIT_LOCK of \tx_mmcm.mmcme3_drp_inst\ : label is "4'b0010";
  attribute WAIT_SEN : string;
  attribute WAIT_SEN of \tx_mmcm.mmcme3_drp_inst\ : label is "4'b0011";
  attribute WRITE : string;
  attribute WRITE of \tx_mmcm.mmcme3_drp_inst\ : label is "4'b1000";
begin
  CLK_IN <= \^clk_in\;
  i_in_meta_reg <= gtwiz_userclk_rx_active_sync;
  \out\ <= gtwiz_userclk_tx_active_sync;
  tx_tmds_clk <= \^tx_tmds_clk\;
  txoutclk <= \^txoutclk\;
IBUFDS_GTE4_MGTREFCLK1_INST: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => \cfg_phy_mem_map_control_b0_reg[940]\(67),
      I => mgtrefclk1_pad_p_in,
      IB => mgtrefclk1_pad_n_in,
      O => gtrefclk1_in(0),
      ODIV2 => q0_clk1_gtrefclk_div1_i
    );
bufg_gt_gtrefclk1_odiv2_inst: unisim.vcomponents.BUFG_GT
     port map (
      CE => CESYNC_gtrefclk1_odiv2,
      CEMASK => '0',
      CLR => CLRSYNC_gtrefclk1_odiv2,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => q0_clk1_gtrefclk_div1_i,
      O => \^clk_in\
    );
bufg_gt_sync_gtrefclk1_odiv2_inst: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => '1',
      CESYNC => CESYNC_gtrefclk1_odiv2,
      CLK => q0_clk1_gtrefclk_div1_i,
      CLR => '0',
      CLRSYNC => CLRSYNC_gtrefclk1_odiv2
    );
gtwiz_userclk_rx_active_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      CLR => \cfg_phy_mem_map_control_b0_reg[940]\(66),
      D => '1',
      Q => gtwiz_userclk_rx_active_meta
    );
gtwiz_userclk_rx_active_sync_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      CLR => \cfg_phy_mem_map_control_b0_reg[940]\(66),
      D => gtwiz_userclk_rx_active_meta,
      Q => gtwiz_userclk_rx_active_sync
    );
gtwiz_userclk_tx_active_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^txoutclk\,
      CE => '1',
      CLR => \cfg_phy_mem_map_control_b0_reg[940]\(62),
      D => '1',
      Q => gtwiz_userclk_tx_active_meta
    );
gtwiz_userclk_tx_active_sync_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^txoutclk\,
      CE => '1',
      CLR => \cfg_phy_mem_map_control_b0_reg[940]\(62),
      D => gtwiz_userclk_tx_active_meta,
      Q => gtwiz_userclk_tx_active_sync
    );
\tx_mmcm.GT0_TX_MMCM_CLKOUT1_OBUFTDS_INST\: unisim.vcomponents.OBUFTDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => gt0_txmmcm_clkout1_oddr_data_i,
      O => tx_tmds_clk_p,
      OB => tx_tmds_clk_n,
      T => T0
    );
\tx_mmcm.GT0_TX_MMCM_CLKOUT1_OBUFTDS_INST_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cfg_phy_mem_map_control_b0_reg[940]\(69),
      O => T0
    );
\tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST\: unisim.vcomponents.OSERDESE3
    generic map(
      INIT => '0',
      IS_CLK_INVERTED => '0',
      ODDR_MODE => "TRUE",
      OSERDES_T_BYPASS => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS"
    )
        port map (
      CLK => \^tx_tmds_clk\,
      CLKDIV => \NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_CLKDIV_UNCONNECTED\,
      D(7 downto 5) => \NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_D_UNCONNECTED\(7 downto 5),
      D(4) => '0',
      D(3 downto 1) => \NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_D_UNCONNECTED\(3 downto 1),
      D(0) => '1',
      OQ => gt0_txmmcm_clkout1_oddr_data_i,
      RST => '0',
      T => '0',
      T_OUT => \NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_T_OUT_UNCONNECTED\
    );
\tx_mmcm.bufg_gt_sync_tx_usrclk_inst\: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => '1',
      CESYNC => CESYNC_tx_usrclk,
      CLK => txoutclk_out(0),
      CLR => \cfg_phy_mem_map_control_b0_reg[940]\(62),
      CLRSYNC => CLRSYNC_tx_usrclk
    );
\tx_mmcm.bufg_gt_tx_usrclk_inst\: unisim.vcomponents.BUFG_GT
     port map (
      CE => CESYNC_tx_usrclk,
      CEMASK => '0',
      CLR => CLRSYNC_tx_usrclk,
      CLRMASK => '0',
      DIV(2 downto 0) => \cfg_phy_mem_map_control_b0_reg[940]\(65 downto 63),
      I => txoutclk_out(0),
      O => \^txoutclk\
    );
\tx_mmcm.mmcme3_drp_inst\: entity work.design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp
     port map (
      DADDR(6 downto 0) => TX_DADDR(6 downto 0),
      DCLK => TX_DCLK,
      DEN => TX_DEN,
      DI(15 downto 0) => TX_DI(15 downto 0),
      DO(15 downto 0) => TX_DO(15 downto 0),
      DRDY => TX_DRDY,
      DWE => TX_DWE,
      LOCKED => b0_MMCM_TX_DRP_LOCKED,
      PROG_CLKFBOUT_FRAC(9 downto 0) => \cfg_phy_mem_map_control_b0_reg[940]\(25 downto 16),
      PROG_CLKFBOUT_MULT(7 downto 0) => \cfg_phy_mem_map_control_b0_reg[940]\(15 downto 8),
      PROG_CLKOUT0_DIVIDE(7 downto 0) => \cfg_phy_mem_map_control_b0_reg[940]\(49 downto 42),
      PROG_CLKOUT0_FRAC(9 downto 0) => \cfg_phy_mem_map_control_b0_reg[940]\(59 downto 50),
      PROG_CLKOUT1_DIVIDE(7 downto 0) => \cfg_phy_mem_map_control_b0_reg[940]\(41 downto 34),
      PROG_CLKOUT2_DIVIDE(7 downto 0) => \cfg_phy_mem_map_control_b0_reg[940]\(33 downto 26),
      PROG_DIVCLK_DIVIDE(7 downto 0) => \cfg_phy_mem_map_control_b0_reg[940]\(7 downto 0),
      RST => \cfg_phy_mem_map_control_b0_reg[940]\(61),
      RST_MMCM => TX_RST_MMCM,
      SADDR => '0',
      SCLK => vid_phy_axi4lite_aclk,
      SEN => \cfg_phy_mem_map_control_b0_reg[940]\(60),
      SRDY => MMCM_TX_DRP_SRDY
    );
\tx_mmcm.txoutclk_mmcm0_i\: entity work.design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_CLOCK_MODULE_8series
     port map (
      CLK_IN => \^clk_in\,
      D(23 downto 0) => D(23 downto 0),
      DADDR(6 downto 0) => TX_DADDR(6 downto 0),
      DCLK => TX_DCLK,
      DEN => TX_DEN,
      DI(15 downto 0) => TX_DI(15 downto 0),
      DO(15 downto 0) => TX_DO(15 downto 0),
      DRDY => TX_DRDY,
      DWE => TX_DWE,
      E(0) => E(0),
      MMCM_LOCKED_OUT => b0_MMCM_TX_DRP_LOCKED,
      O(7 downto 0) => O(7 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RST_MMCM => TX_RST_MMCM,
      b0_MMCM_TX_DRP_LOCKED_DLY9_out => b0_MMCM_TX_DRP_LOCKED_DLY9_out,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(7 downto 0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(7 downto 0),
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]\ => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(6 downto 0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(6 downto 0),
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4]\ => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4]\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5]\ => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5]\,
      \cfg_phy_mem_map_control_b0_reg[940]\(2) => \cfg_phy_mem_map_control_b0_reg[940]\(70),
      \cfg_phy_mem_map_control_b0_reg[940]\(1) => \cfg_phy_mem_map_control_b0_reg[940]\(68),
      \cfg_phy_mem_map_control_b0_reg[940]\(0) => \cfg_phy_mem_map_control_b0_reg[940]\(61),
      tx_tmds_clk => \^tx_tmds_clk\,
      tx_video_clk => tx_video_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper is
  port (
    rst_in0 : out STD_LOGIC;
    cplllock_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_TXSYNCOUT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 383 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 26 downto 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_CPLLPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_GTRXRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_GTTXRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_RXPROGDIVRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_RXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_TXDLYSRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_TXPROGDIVRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GTHE4_CHANNEL_TXSYNCALLIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_TXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 119 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 59 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper is
begin
channel_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gthe4_channel
     port map (
      GTHE4_CHANNEL_CPLLPD(0) => GTHE4_CHANNEL_CPLLPD(0),
      GTHE4_CHANNEL_GTRXRESET(0) => GTHE4_CHANNEL_GTRXRESET(0),
      GTHE4_CHANNEL_GTTXRESET(0) => GTHE4_CHANNEL_GTTXRESET(0),
      GTHE4_CHANNEL_RXPROGDIVRESET(0) => GTHE4_CHANNEL_RXPROGDIVRESET(0),
      GTHE4_CHANNEL_RXUSERRDY(0) => GTHE4_CHANNEL_RXUSERRDY(0),
      GTHE4_CHANNEL_TXDLYSRESET(0) => GTHE4_CHANNEL_TXDLYSRESET(0),
      GTHE4_CHANNEL_TXPROGDIVRESET(0) => GTHE4_CHANNEL_TXPROGDIVRESET(0),
      GTHE4_CHANNEL_TXSYNCALLIN(0) => GTHE4_CHANNEL_TXSYNCALLIN(0),
      GTHE4_CHANNEL_TXSYNCOUT(2 downto 0) => GTHE4_CHANNEL_TXSYNCOUT(2 downto 0),
      GTHE4_CHANNEL_TXUSERRDY(0) => GTHE4_CHANNEL_TXUSERRDY(0),
      bufgtce_out(2 downto 0) => bufgtce_out(2 downto 0),
      bufgtcemask_out(8 downto 0) => bufgtcemask_out(8 downto 0),
      bufgtdiv_out(26 downto 0) => bufgtdiv_out(26 downto 0),
      bufgtreset_out(2 downto 0) => bufgtreset_out(2 downto 0),
      bufgtrstmask_out(8 downto 0) => bufgtrstmask_out(8 downto 0),
      cdrstepdir_in(2 downto 0) => cdrstepdir_in(2 downto 0),
      cdrstepsq_in(2 downto 0) => cdrstepsq_in(2 downto 0),
      cdrstepsx_in(2 downto 0) => cdrstepsx_in(2 downto 0),
      cfgreset_in(2 downto 0) => cfgreset_in(2 downto 0),
      clkrsvd0_in(2 downto 0) => clkrsvd0_in(2 downto 0),
      clkrsvd1_in(2 downto 0) => clkrsvd1_in(2 downto 0),
      cpllfbclklost_out(2 downto 0) => cpllfbclklost_out(2 downto 0),
      cpllfreqlock_in(2 downto 0) => cpllfreqlock_in(2 downto 0),
      cplllock_out(2 downto 0) => cplllock_out(2 downto 0),
      cplllockdetclk_in(2 downto 0) => cplllockdetclk_in(2 downto 0),
      cplllocken_in(2 downto 0) => cplllocken_in(2 downto 0),
      cpllrefclklost_out(2 downto 0) => cpllrefclklost_out(2 downto 0),
      cpllrefclksel_in(8 downto 0) => cpllrefclksel_in(8 downto 0),
      cpllreset_in(2 downto 0) => cpllreset_in(2 downto 0),
      dmonfiforeset_in(2 downto 0) => dmonfiforeset_in(2 downto 0),
      dmonitorclk_in(2 downto 0) => dmonitorclk_in(2 downto 0),
      dmonitorout_out(47 downto 0) => dmonitorout_out(47 downto 0),
      dmonitoroutclk_out(2 downto 0) => dmonitoroutclk_out(2 downto 0),
      drpaddr_in(29 downto 0) => drpaddr_in(29 downto 0),
      drpclk_in(2 downto 0) => drpclk_in(2 downto 0),
      drpdi_in(47 downto 0) => drpdi_in(47 downto 0),
      drpdo_out(47 downto 0) => drpdo_out(47 downto 0),
      drpen_in(2 downto 0) => drpen_in(2 downto 0),
      drprdy_out(2 downto 0) => drprdy_out(2 downto 0),
      drprst_in(2 downto 0) => drprst_in(2 downto 0),
      drpwe_in(2 downto 0) => drpwe_in(2 downto 0),
      eyescandataerror_out(2 downto 0) => eyescandataerror_out(2 downto 0),
      eyescanreset_in(2 downto 0) => eyescanreset_in(2 downto 0),
      eyescantrigger_in(2 downto 0) => eyescantrigger_in(2 downto 0),
      freqos_in(2 downto 0) => freqos_in(2 downto 0),
      gtgrefclk_in(2 downto 0) => gtgrefclk_in(2 downto 0),
      gthrxn_in(2 downto 0) => gthrxn_in(2 downto 0),
      gthrxp_in(2 downto 0) => gthrxp_in(2 downto 0),
      gthtxn_out(2 downto 0) => gthtxn_out(2 downto 0),
      gthtxp_out(2 downto 0) => gthtxp_out(2 downto 0),
      gtnorthrefclk0_in(2 downto 0) => gtnorthrefclk0_in(2 downto 0),
      gtnorthrefclk1_in(2 downto 0) => gtnorthrefclk1_in(2 downto 0),
      gtpowergood_out(2 downto 0) => gtpowergood_out(2 downto 0),
      gtrefclk0_in(2 downto 0) => gtrefclk0_in(2 downto 0),
      gtrefclk1_in(2 downto 0) => gtrefclk1_in(2 downto 0),
      gtrefclkmonitor_out(2 downto 0) => gtrefclkmonitor_out(2 downto 0),
      gtrsvd_in(47 downto 0) => gtrsvd_in(47 downto 0),
      gtrxresetsel_in(2 downto 0) => gtrxresetsel_in(2 downto 0),
      gtsouthrefclk0_in(2 downto 0) => gtsouthrefclk0_in(2 downto 0),
      gtsouthrefclk1_in(2 downto 0) => gtsouthrefclk1_in(2 downto 0),
      gttxresetsel_in(2 downto 0) => gttxresetsel_in(2 downto 0),
      gtwiz_userdata_tx_in(119 downto 0) => gtwiz_userdata_tx_in(119 downto 0),
      incpctrl_in(2 downto 0) => incpctrl_in(2 downto 0),
      loopback_in(8 downto 0) => loopback_in(8 downto 0),
      pcieeqrxeqadaptdone_in(2 downto 0) => pcieeqrxeqadaptdone_in(2 downto 0),
      pcierategen3_out(2 downto 0) => pcierategen3_out(2 downto 0),
      pcierateidle_out(2 downto 0) => pcierateidle_out(2 downto 0),
      pcierateqpllpd_out(5 downto 0) => pcierateqpllpd_out(5 downto 0),
      pcierateqpllreset_out(5 downto 0) => pcierateqpllreset_out(5 downto 0),
      pcierstidle_in(2 downto 0) => pcierstidle_in(2 downto 0),
      pciersttxsyncstart_in(2 downto 0) => pciersttxsyncstart_in(2 downto 0),
      pciesynctxsyncdone_out(2 downto 0) => pciesynctxsyncdone_out(2 downto 0),
      pcieusergen3rdy_out(2 downto 0) => pcieusergen3rdy_out(2 downto 0),
      pcieuserphystatusrst_out(2 downto 0) => pcieuserphystatusrst_out(2 downto 0),
      pcieuserratedone_in(2 downto 0) => pcieuserratedone_in(2 downto 0),
      pcieuserratestart_out(2 downto 0) => pcieuserratestart_out(2 downto 0),
      pcsrsvdin_in(47 downto 0) => pcsrsvdin_in(47 downto 0),
      pcsrsvdout_out(47 downto 0) => pcsrsvdout_out(47 downto 0),
      phystatus_out(2 downto 0) => phystatus_out(2 downto 0),
      pinrsrvdas_out(47 downto 0) => pinrsrvdas_out(47 downto 0),
      powerpresent_out(2 downto 0) => powerpresent_out(2 downto 0),
      qpll0clk_in(2 downto 0) => qpll0clk_in(2 downto 0),
      qpll0freqlock_in(2 downto 0) => qpll0freqlock_in(2 downto 0),
      qpll0refclk_in(2 downto 0) => qpll0refclk_in(2 downto 0),
      qpll1clk_in(2 downto 0) => qpll1clk_in(2 downto 0),
      qpll1freqlock_in(2 downto 0) => qpll1freqlock_in(2 downto 0),
      qpll1refclk_in(2 downto 0) => qpll1refclk_in(2 downto 0),
      resetexception_out(2 downto 0) => resetexception_out(2 downto 0),
      resetovrd_in(2 downto 0) => resetovrd_in(2 downto 0),
      rst_in0 => rst_in0,
      rx8b10ben_in(2 downto 0) => rx8b10ben_in(2 downto 0),
      rxafecfoken_in(2 downto 0) => rxafecfoken_in(2 downto 0),
      rxbufreset_in(2 downto 0) => rxbufreset_in(2 downto 0),
      rxbufstatus_out(8 downto 0) => rxbufstatus_out(8 downto 0),
      rxbyteisaligned_out(2 downto 0) => rxbyteisaligned_out(2 downto 0),
      rxbyterealign_out(2 downto 0) => rxbyterealign_out(2 downto 0),
      rxcdrfreqreset_in(2 downto 0) => rxcdrfreqreset_in(2 downto 0),
      rxcdrhold_in(2 downto 0) => rxcdrhold_in(2 downto 0),
      rxcdrlock_out(2 downto 0) => rxcdrlock_out(2 downto 0),
      rxcdrovrden_in(2 downto 0) => rxcdrovrden_in(2 downto 0),
      rxcdrphdone_out(2 downto 0) => rxcdrphdone_out(2 downto 0),
      rxcdrreset_in(2 downto 0) => rxcdrreset_in(2 downto 0),
      rxchanbondseq_out(2 downto 0) => rxchanbondseq_out(2 downto 0),
      rxchanisaligned_out(2 downto 0) => rxchanisaligned_out(2 downto 0),
      rxchanrealign_out(2 downto 0) => rxchanrealign_out(2 downto 0),
      rxchbonden_in(2 downto 0) => rxchbonden_in(2 downto 0),
      rxchbondi_in(14 downto 0) => rxchbondi_in(14 downto 0),
      rxchbondlevel_in(8 downto 0) => rxchbondlevel_in(8 downto 0),
      rxchbondmaster_in(2 downto 0) => rxchbondmaster_in(2 downto 0),
      rxchbondo_out(14 downto 0) => rxchbondo_out(14 downto 0),
      rxchbondslave_in(2 downto 0) => rxchbondslave_in(2 downto 0),
      rxckcaldone_out(2 downto 0) => rxckcaldone_out(2 downto 0),
      rxckcalreset_in(2 downto 0) => rxckcalreset_in(2 downto 0),
      rxckcalstart_in(20 downto 0) => rxckcalstart_in(20 downto 0),
      rxclkcorcnt_out(5 downto 0) => rxclkcorcnt_out(5 downto 0),
      rxcominitdet_out(2 downto 0) => rxcominitdet_out(2 downto 0),
      rxcommadet_out(2 downto 0) => rxcommadet_out(2 downto 0),
      rxcommadeten_in(2 downto 0) => rxcommadeten_in(2 downto 0),
      rxcomsasdet_out(2 downto 0) => rxcomsasdet_out(2 downto 0),
      rxcomwakedet_out(2 downto 0) => rxcomwakedet_out(2 downto 0),
      rxctrl0_out(47 downto 0) => rxctrl0_out(47 downto 0),
      rxctrl1_out(47 downto 0) => rxctrl1_out(47 downto 0),
      rxctrl2_out(23 downto 0) => rxctrl2_out(23 downto 0),
      rxctrl3_out(23 downto 0) => rxctrl3_out(23 downto 0),
      rxdata_out(383 downto 0) => rxdata_out(383 downto 0),
      rxdataextendrsvd_out(23 downto 0) => rxdataextendrsvd_out(23 downto 0),
      rxdatavalid_out(5 downto 0) => rxdatavalid_out(5 downto 0),
      rxdfeagcctrl_in(5 downto 0) => rxdfeagcctrl_in(5 downto 0),
      rxdfeagchold_in(2 downto 0) => rxdfeagchold_in(2 downto 0),
      rxdfeagcovrden_in(2 downto 0) => rxdfeagcovrden_in(2 downto 0),
      rxdfecfokfcnum_in(11 downto 0) => rxdfecfokfcnum_in(11 downto 0),
      rxdfecfokfen_in(2 downto 0) => rxdfecfokfen_in(2 downto 0),
      rxdfecfokfpulse_in(2 downto 0) => rxdfecfokfpulse_in(2 downto 0),
      rxdfecfokhold_in(2 downto 0) => rxdfecfokhold_in(2 downto 0),
      rxdfecfokovren_in(2 downto 0) => rxdfecfokovren_in(2 downto 0),
      rxdfekhhold_in(2 downto 0) => rxdfekhhold_in(2 downto 0),
      rxdfekhovrden_in(2 downto 0) => rxdfekhovrden_in(2 downto 0),
      rxdfelfhold_in(2 downto 0) => rxdfelfhold_in(2 downto 0),
      rxdfelfovrden_in(2 downto 0) => rxdfelfovrden_in(2 downto 0),
      rxdfelpmreset_in(2 downto 0) => rxdfelpmreset_in(2 downto 0),
      rxdfetap10hold_in(2 downto 0) => rxdfetap10hold_in(2 downto 0),
      rxdfetap10ovrden_in(2 downto 0) => rxdfetap10ovrden_in(2 downto 0),
      rxdfetap11hold_in(2 downto 0) => rxdfetap11hold_in(2 downto 0),
      rxdfetap11ovrden_in(2 downto 0) => rxdfetap11ovrden_in(2 downto 0),
      rxdfetap12hold_in(2 downto 0) => rxdfetap12hold_in(2 downto 0),
      rxdfetap12ovrden_in(2 downto 0) => rxdfetap12ovrden_in(2 downto 0),
      rxdfetap13hold_in(2 downto 0) => rxdfetap13hold_in(2 downto 0),
      rxdfetap13ovrden_in(2 downto 0) => rxdfetap13ovrden_in(2 downto 0),
      rxdfetap14hold_in(2 downto 0) => rxdfetap14hold_in(2 downto 0),
      rxdfetap14ovrden_in(2 downto 0) => rxdfetap14ovrden_in(2 downto 0),
      rxdfetap15hold_in(2 downto 0) => rxdfetap15hold_in(2 downto 0),
      rxdfetap15ovrden_in(2 downto 0) => rxdfetap15ovrden_in(2 downto 0),
      rxdfetap2hold_in(2 downto 0) => rxdfetap2hold_in(2 downto 0),
      rxdfetap2ovrden_in(2 downto 0) => rxdfetap2ovrden_in(2 downto 0),
      rxdfetap3hold_in(2 downto 0) => rxdfetap3hold_in(2 downto 0),
      rxdfetap3ovrden_in(2 downto 0) => rxdfetap3ovrden_in(2 downto 0),
      rxdfetap4hold_in(2 downto 0) => rxdfetap4hold_in(2 downto 0),
      rxdfetap4ovrden_in(2 downto 0) => rxdfetap4ovrden_in(2 downto 0),
      rxdfetap5hold_in(2 downto 0) => rxdfetap5hold_in(2 downto 0),
      rxdfetap5ovrden_in(2 downto 0) => rxdfetap5ovrden_in(2 downto 0),
      rxdfetap6hold_in(2 downto 0) => rxdfetap6hold_in(2 downto 0),
      rxdfetap6ovrden_in(2 downto 0) => rxdfetap6ovrden_in(2 downto 0),
      rxdfetap7hold_in(2 downto 0) => rxdfetap7hold_in(2 downto 0),
      rxdfetap7ovrden_in(2 downto 0) => rxdfetap7ovrden_in(2 downto 0),
      rxdfetap8hold_in(2 downto 0) => rxdfetap8hold_in(2 downto 0),
      rxdfetap8ovrden_in(2 downto 0) => rxdfetap8ovrden_in(2 downto 0),
      rxdfetap9hold_in(2 downto 0) => rxdfetap9hold_in(2 downto 0),
      rxdfetap9ovrden_in(2 downto 0) => rxdfetap9ovrden_in(2 downto 0),
      rxdfeuthold_in(2 downto 0) => rxdfeuthold_in(2 downto 0),
      rxdfeutovrden_in(2 downto 0) => rxdfeutovrden_in(2 downto 0),
      rxdfevphold_in(2 downto 0) => rxdfevphold_in(2 downto 0),
      rxdfevpovrden_in(2 downto 0) => rxdfevpovrden_in(2 downto 0),
      rxdfexyden_in(2 downto 0) => rxdfexyden_in(2 downto 0),
      rxdlybypass_in(2 downto 0) => rxdlybypass_in(2 downto 0),
      rxdlyen_in(2 downto 0) => rxdlyen_in(2 downto 0),
      rxdlyovrden_in(2 downto 0) => rxdlyovrden_in(2 downto 0),
      rxdlysreset_in(2 downto 0) => rxdlysreset_in(2 downto 0),
      rxdlysresetdone_out(2 downto 0) => rxdlysresetdone_out(2 downto 0),
      rxelecidle_out(2 downto 0) => rxelecidle_out(2 downto 0),
      rxelecidlemode_in(5 downto 0) => rxelecidlemode_in(5 downto 0),
      rxeqtraining_in(2 downto 0) => rxeqtraining_in(2 downto 0),
      rxgearboxslip_in(2 downto 0) => rxgearboxslip_in(2 downto 0),
      rxheader_out(17 downto 0) => rxheader_out(17 downto 0),
      rxheadervalid_out(5 downto 0) => rxheadervalid_out(5 downto 0),
      rxlatclk_in(2 downto 0) => rxlatclk_in(2 downto 0),
      rxlfpstresetdet_out(2 downto 0) => rxlfpstresetdet_out(2 downto 0),
      rxlfpsu2lpexitdet_out(2 downto 0) => rxlfpsu2lpexitdet_out(2 downto 0),
      rxlfpsu3wakedet_out(2 downto 0) => rxlfpsu3wakedet_out(2 downto 0),
      rxlpmen_in(2 downto 0) => rxlpmen_in(2 downto 0),
      rxlpmgchold_in(2 downto 0) => rxlpmgchold_in(2 downto 0),
      rxlpmgcovrden_in(2 downto 0) => rxlpmgcovrden_in(2 downto 0),
      rxlpmhfhold_in(2 downto 0) => rxlpmhfhold_in(2 downto 0),
      rxlpmhfovrden_in(2 downto 0) => rxlpmhfovrden_in(2 downto 0),
      rxlpmlfhold_in(2 downto 0) => rxlpmlfhold_in(2 downto 0),
      rxlpmlfklovrden_in(2 downto 0) => rxlpmlfklovrden_in(2 downto 0),
      rxlpmoshold_in(2 downto 0) => rxlpmoshold_in(2 downto 0),
      rxlpmosovrden_in(2 downto 0) => rxlpmosovrden_in(2 downto 0),
      rxmcommaalignen_in(2 downto 0) => rxmcommaalignen_in(2 downto 0),
      rxmonitorout_out(23 downto 0) => rxmonitorout_out(23 downto 0),
      rxmonitorsel_in(5 downto 0) => rxmonitorsel_in(5 downto 0),
      rxoobreset_in(2 downto 0) => rxoobreset_in(2 downto 0),
      rxoscalreset_in(2 downto 0) => rxoscalreset_in(2 downto 0),
      rxoshold_in(2 downto 0) => rxoshold_in(2 downto 0),
      rxosintdone_out(2 downto 0) => rxosintdone_out(2 downto 0),
      rxosintstarted_out(2 downto 0) => rxosintstarted_out(2 downto 0),
      rxosintstrobedone_out(2 downto 0) => rxosintstrobedone_out(2 downto 0),
      rxosintstrobestarted_out(2 downto 0) => rxosintstrobestarted_out(2 downto 0),
      rxosovrden_in(2 downto 0) => rxosovrden_in(2 downto 0),
      rxoutclk_out(2 downto 0) => rxoutclk_out(2 downto 0),
      rxoutclkfabric_out(2 downto 0) => rxoutclkfabric_out(2 downto 0),
      rxoutclkpcs_out(2 downto 0) => rxoutclkpcs_out(2 downto 0),
      rxoutclksel_in(8 downto 0) => rxoutclksel_in(8 downto 0),
      rxpcommaalignen_in(2 downto 0) => rxpcommaalignen_in(2 downto 0),
      rxpcsreset_in(2 downto 0) => rxpcsreset_in(2 downto 0),
      rxpd_in(5 downto 0) => rxpd_in(5 downto 0),
      rxphalign_in(2 downto 0) => rxphalign_in(2 downto 0),
      rxphaligndone_out(2 downto 0) => rxphaligndone_out(2 downto 0),
      rxphalignen_in(2 downto 0) => rxphalignen_in(2 downto 0),
      rxphalignerr_out(2 downto 0) => rxphalignerr_out(2 downto 0),
      rxphdlypd_in(2 downto 0) => rxphdlypd_in(2 downto 0),
      rxphdlyreset_in(2 downto 0) => rxphdlyreset_in(2 downto 0),
      rxphovrden_in(2 downto 0) => rxphovrden_in(2 downto 0),
      rxpllclksel_in(5 downto 0) => rxpllclksel_in(5 downto 0),
      rxpmareset_in(2 downto 0) => rxpmareset_in(2 downto 0),
      rxpmaresetdone_out(2 downto 0) => rxpmaresetdone_out(2 downto 0),
      rxpolarity_in(2 downto 0) => rxpolarity_in(2 downto 0),
      rxprbscntreset_in(2 downto 0) => rxprbscntreset_in(2 downto 0),
      rxprbserr_out(2 downto 0) => rxprbserr_out(2 downto 0),
      rxprbslocked_out(2 downto 0) => rxprbslocked_out(2 downto 0),
      rxprbssel_in(11 downto 0) => rxprbssel_in(11 downto 0),
      rxprgdivresetdone_out(2 downto 0) => rxprgdivresetdone_out(2 downto 0),
      rxqpien_in(2 downto 0) => rxqpien_in(2 downto 0),
      rxqpisenn_out(2 downto 0) => rxqpisenn_out(2 downto 0),
      rxqpisenp_out(2 downto 0) => rxqpisenp_out(2 downto 0),
      rxrate_in(8 downto 0) => rxrate_in(8 downto 0),
      rxratedone_out(2 downto 0) => rxratedone_out(2 downto 0),
      rxratemode_in(2 downto 0) => rxratemode_in(2 downto 0),
      rxrecclkout_out(2 downto 0) => rxrecclkout_out(2 downto 0),
      rxresetdone_out(2 downto 0) => rxresetdone_out(2 downto 0),
      rxslide_in(2 downto 0) => rxslide_in(2 downto 0),
      rxsliderdy_out(2 downto 0) => rxsliderdy_out(2 downto 0),
      rxslipdone_out(2 downto 0) => rxslipdone_out(2 downto 0),
      rxslipoutclk_in(2 downto 0) => rxslipoutclk_in(2 downto 0),
      rxslipoutclkrdy_out(2 downto 0) => rxslipoutclkrdy_out(2 downto 0),
      rxslippma_in(2 downto 0) => rxslippma_in(2 downto 0),
      rxslippmardy_out(2 downto 0) => rxslippmardy_out(2 downto 0),
      rxstartofseq_out(5 downto 0) => rxstartofseq_out(5 downto 0),
      rxstatus_out(8 downto 0) => rxstatus_out(8 downto 0),
      rxsyncallin_in(2 downto 0) => rxsyncallin_in(2 downto 0),
      rxsyncdone_out(2 downto 0) => rxsyncdone_out(2 downto 0),
      rxsyncin_in(2 downto 0) => rxsyncin_in(2 downto 0),
      rxsyncmode_in(2 downto 0) => rxsyncmode_in(2 downto 0),
      rxsyncout_out(2 downto 0) => rxsyncout_out(2 downto 0),
      rxsysclksel_in(5 downto 0) => rxsysclksel_in(5 downto 0),
      rxtermination_in(2 downto 0) => rxtermination_in(2 downto 0),
      rxusrclk2_in(2 downto 0) => rxusrclk2_in(2 downto 0),
      rxusrclk_in(2 downto 0) => rxusrclk_in(2 downto 0),
      rxvalid_out(2 downto 0) => rxvalid_out(2 downto 0),
      sigvalidclk_in(2 downto 0) => sigvalidclk_in(2 downto 0),
      tstin_in(59 downto 0) => tstin_in(59 downto 0),
      tx8b10bbypass_in(23 downto 0) => tx8b10bbypass_in(23 downto 0),
      tx8b10ben_in(2 downto 0) => tx8b10ben_in(2 downto 0),
      txbufstatus_out(5 downto 0) => txbufstatus_out(5 downto 0),
      txcomfinish_out(2 downto 0) => txcomfinish_out(2 downto 0),
      txcominit_in(2 downto 0) => txcominit_in(2 downto 0),
      txcomsas_in(2 downto 0) => txcomsas_in(2 downto 0),
      txcomwake_in(2 downto 0) => txcomwake_in(2 downto 0),
      txctrl2_in(23 downto 0) => txctrl2_in(23 downto 0),
      txdataextendrsvd_in(23 downto 0) => txdataextendrsvd_in(23 downto 0),
      txdccdone_out(2 downto 0) => txdccdone_out(2 downto 0),
      txdccforcestart_in(2 downto 0) => txdccforcestart_in(2 downto 0),
      txdccreset_in(2 downto 0) => txdccreset_in(2 downto 0),
      txdeemph_in(5 downto 0) => txdeemph_in(5 downto 0),
      txdetectrx_in(2 downto 0) => txdetectrx_in(2 downto 0),
      txdiffctrl_in(14 downto 0) => txdiffctrl_in(14 downto 0),
      txdlysresetdone_out(2 downto 0) => txdlysresetdone_out(2 downto 0),
      txelecidle_in(2 downto 0) => txelecidle_in(2 downto 0),
      txheader_in(17 downto 0) => txheader_in(17 downto 0),
      txinhibit_in(2 downto 0) => txinhibit_in(2 downto 0),
      txlatclk_in(2 downto 0) => txlatclk_in(2 downto 0),
      txlfpstreset_in(2 downto 0) => txlfpstreset_in(2 downto 0),
      txlfpsu2lpexit_in(2 downto 0) => txlfpsu2lpexit_in(2 downto 0),
      txlfpsu3wake_in(2 downto 0) => txlfpsu3wake_in(2 downto 0),
      txmaincursor_in(20 downto 0) => txmaincursor_in(20 downto 0),
      txmargin_in(8 downto 0) => txmargin_in(8 downto 0),
      txmuxdcdexhold_in(2 downto 0) => txmuxdcdexhold_in(2 downto 0),
      txmuxdcdorwren_in(2 downto 0) => txmuxdcdorwren_in(2 downto 0),
      txoneszeros_in(2 downto 0) => txoneszeros_in(2 downto 0),
      txoutclk_out(2 downto 0) => txoutclk_out(2 downto 0),
      txoutclkfabric_out(2 downto 0) => txoutclkfabric_out(2 downto 0),
      txoutclkpcs_out(2 downto 0) => txoutclkpcs_out(2 downto 0),
      txoutclksel_in(8 downto 0) => txoutclksel_in(8 downto 0),
      txpcsreset_in(2 downto 0) => txpcsreset_in(2 downto 0),
      txpd_in(5 downto 0) => txpd_in(5 downto 0),
      txpdelecidlemode_in(2 downto 0) => txpdelecidlemode_in(2 downto 0),
      txphaligndone_out(2 downto 0) => txphaligndone_out(2 downto 0),
      txphinitdone_out(2 downto 0) => txphinitdone_out(2 downto 0),
      txpippmen_in(2 downto 0) => txpippmen_in(2 downto 0),
      txpippmovrden_in(2 downto 0) => txpippmovrden_in(2 downto 0),
      txpippmpd_in(2 downto 0) => txpippmpd_in(2 downto 0),
      txpippmsel_in(2 downto 0) => txpippmsel_in(2 downto 0),
      txpippmstepsize_in(14 downto 0) => txpippmstepsize_in(14 downto 0),
      txpisopd_in(2 downto 0) => txpisopd_in(2 downto 0),
      txpllclksel_in(5 downto 0) => txpllclksel_in(5 downto 0),
      txpmareset_in(2 downto 0) => txpmareset_in(2 downto 0),
      txpmaresetdone_out(2 downto 0) => txpmaresetdone_out(2 downto 0),
      txpolarity_in(2 downto 0) => txpolarity_in(2 downto 0),
      txpostcursor_in(14 downto 0) => txpostcursor_in(14 downto 0),
      txprbsforceerr_in(2 downto 0) => txprbsforceerr_in(2 downto 0),
      txprbssel_in(11 downto 0) => txprbssel_in(11 downto 0),
      txprecursor_in(14 downto 0) => txprecursor_in(14 downto 0),
      txprgdivresetdone_out(2 downto 0) => txprgdivresetdone_out(2 downto 0),
      txqpibiasen_in(2 downto 0) => txqpibiasen_in(2 downto 0),
      txqpisenn_out(2 downto 0) => txqpisenn_out(2 downto 0),
      txqpisenp_out(2 downto 0) => txqpisenp_out(2 downto 0),
      txqpiweakpup_in(2 downto 0) => txqpiweakpup_in(2 downto 0),
      txrate_in(8 downto 0) => txrate_in(8 downto 0),
      txratedone_out(2 downto 0) => txratedone_out(2 downto 0),
      txratemode_in(2 downto 0) => txratemode_in(2 downto 0),
      txresetdone_out(2 downto 0) => txresetdone_out(2 downto 0),
      txsequence_in(20 downto 0) => txsequence_in(20 downto 0),
      txswing_in(2 downto 0) => txswing_in(2 downto 0),
      txsyncdone_out(2 downto 0) => txsyncdone_out(2 downto 0),
      txsysclksel_in(5 downto 0) => txsysclksel_in(5 downto 0),
      txusrclk2_in(2 downto 0) => txusrclk2_in(2 downto 0),
      txusrclk_in(2 downto 0) => txusrclk_in(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper is
  port (
    drprdy_common_out : out STD_LOGIC;
    qpll0clk_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    b0_QPLL_LOCK_DLY3_out : out STD_LOGIC;
    gtwiz_reset_qpll0lock_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b0_QPLL_LOCK_DLY_CNT_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk : in STD_LOGIC;
    drpen_common_in : in STD_LOGIC;
    drpwe_common_in : in STD_LOGIC;
    gtnorthrefclk00_in : in STD_LOGIC;
    gtnorthrefclk01_in : in STD_LOGIC;
    gtnorthrefclk10_in : in STD_LOGIC;
    gtnorthrefclk11_in : in STD_LOGIC;
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC;
    gtsouthrefclk01_in : in STD_LOGIC;
    gtsouthrefclk10_in : in STD_LOGIC;
    gtsouthrefclk11_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gtwiz_reset_qpll0reset_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DRPADDR_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \DRPDI_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \b0_QPLL_LOCK_DLY_CNT_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \b0_QPLL_LOCK_DLY_CNT_reg[22]\ : in STD_LOGIC;
    \b0_QPLL_LOCK_DLY_CNT_reg[9]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \b0_QPLL_LOCK_DLY_CNT_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper is
begin
common_inst: entity work.design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gthe4_common
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DRPADDR_reg[9]\(9 downto 0) => \DRPADDR_reg[9]\(9 downto 0),
      \DRPDI_reg[15]\(15 downto 0) => \DRPDI_reg[15]\(15 downto 0),
      E(0) => E(0),
      O(7 downto 0) => O(7 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      b0_QPLL_LOCK_DLY3_out => b0_QPLL_LOCK_DLY3_out,
      \b0_QPLL_LOCK_DLY_CNT_reg[0]\(7 downto 0) => \b0_QPLL_LOCK_DLY_CNT_reg[0]\(7 downto 0),
      \b0_QPLL_LOCK_DLY_CNT_reg[14]\(3 downto 0) => \b0_QPLL_LOCK_DLY_CNT_reg[14]\(3 downto 0),
      \b0_QPLL_LOCK_DLY_CNT_reg[22]\ => \b0_QPLL_LOCK_DLY_CNT_reg[22]\,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(23 downto 0) => \b0_QPLL_LOCK_DLY_CNT_reg[23]\(23 downto 0),
      \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(6 downto 0) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(6 downto 0),
      \b0_QPLL_LOCK_DLY_CNT_reg[9]\ => \b0_QPLL_LOCK_DLY_CNT_reg[9]\,
      drpclk => drpclk,
      drpen_common_in => drpen_common_in,
      drprdy_common_out => drprdy_common_out,
      drpwe_common_in => drpwe_common_in,
      gtnorthrefclk00_in => gtnorthrefclk00_in,
      gtnorthrefclk01_in => gtnorthrefclk01_in,
      gtnorthrefclk10_in => gtnorthrefclk10_in,
      gtnorthrefclk11_in => gtnorthrefclk11_in,
      gtrefclk1_in(0) => gtrefclk1_in(0),
      gtsouthrefclk00_in => gtsouthrefclk00_in,
      gtsouthrefclk01_in => gtsouthrefclk01_in,
      gtsouthrefclk10_in => gtsouthrefclk10_in,
      gtsouthrefclk11_in => gtsouthrefclk11_in,
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll0lock_in(0),
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      qpll0clk_in(0) => qpll0clk_in(0),
      qpll0refclk_in(0) => qpll0refclk_in(0),
      qpll1clk_in(0) => qpll1clk_in(0),
      qpll1refclk_in(0) => qpll1refclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_buffbypass_tx is
  port (
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_TXSYNCALLIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_TXDLYSRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg : in STD_LOGIC;
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_buffbypass_tx;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_buffbypass_tx is
  signal \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1_n_0\ : STD_LOGIC;
  signal \^gthe4_channel_txdlysreset\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0\ : STD_LOGIC;
  signal \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3\ : STD_LOGIC;
  signal gtwiz_buffbypass_tx_master_syncdone_sync_int : STD_LOGIC;
  signal gtwiz_buffbypass_tx_master_syncdone_sync_reg : STD_LOGIC;
  signal gtwiz_buffbypass_tx_resetdone_reg : STD_LOGIC;
  signal gtwiz_buffbypass_tx_resetdone_sync_int : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \sm_buffbypass_tx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \sm_buffbypass_tx__0\ : signal is "yes";
  signal sm_buffbypass_tx_n_0 : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1]\ : label is "yes";
begin
  GTHE4_CHANNEL_TXDLYSRESET(0) <= \^gthe4_channel_txdlysreset\(0);
\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => \sm_buffbypass_tx__0\(0),
      I1 => gtwiz_buffbypass_tx_master_syncdone_sync_int,
      I2 => gtwiz_buffbypass_tx_master_syncdone_sync_reg,
      I3 => \sm_buffbypass_tx__0\(1),
      O => \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[0]_i_1_n_0\
    );
\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10AA"
    )
        port map (
      I0 => \sm_buffbypass_tx__0\(0),
      I1 => gtwiz_buffbypass_tx_master_syncdone_sync_reg,
      I2 => gtwiz_buffbypass_tx_master_syncdone_sync_int,
      I3 => \sm_buffbypass_tx__0\(1),
      O => \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1_n_0\
    );
\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2_in(0),
      CE => sm_buffbypass_tx_n_0,
      D => \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[0]_i_1_n_0\,
      Q => \sm_buffbypass_tx__0\(0),
      R => gtwiz_buffbypass_tx_reset_in(0)
    );
\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2_in(0),
      CE => sm_buffbypass_tx_n_0,
      D => \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1_n_0\,
      Q => \sm_buffbypass_tx__0\(1),
      R => gtwiz_buffbypass_tx_reset_in(0)
    );
\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst\: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_8
     port map (
      \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg\ => \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0\,
      out0 => \sm_buffbypass_tx__0\(1),
      txphaligndone_out(0) => txphaligndone_out(0),
      txusrclk2_in(0) => txusrclk2_in(0)
    );
\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst\: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_9
     port map (
      gtwiz_buffbypass_tx_master_syncdone_sync_int => gtwiz_buffbypass_tx_master_syncdone_sync_int,
      txsyncdone_out(0) => txsyncdone_out(0),
      txusrclk2_in(0) => txusrclk2_in(0)
    );
\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_done_out_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3\,
      D => \sm_buffbypass_tx__0\(1),
      Q => gtwiz_buffbypass_tx_done_out(0),
      R => gtwiz_buffbypass_tx_reset_in(0)
    );
\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3\,
      D => \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0\,
      Q => gtwiz_buffbypass_tx_error_out(0),
      R => gtwiz_buffbypass_tx_reset_in(0)
    );
\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => gtwiz_buffbypass_tx_master_syncdone_sync_int,
      Q => gtwiz_buffbypass_tx_master_syncdone_sync_reg,
      R => '0'
    );
\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => gtwiz_buffbypass_tx_resetdone_sync_int,
      Q => gtwiz_buffbypass_tx_resetdone_reg,
      R => gtwiz_buffbypass_tx_reset_in(0)
    );
\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst\: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer
     port map (
      GTHE4_CHANNEL_TXDLYSRESET(0) => \^gthe4_channel_txdlysreset\(0),
      \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg\ => \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3\,
      \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2]\ => \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1\,
      gtwiz_buffbypass_tx_resetdone_reg => gtwiz_buffbypass_tx_resetdone_reg,
      gtwiz_buffbypass_tx_resetdone_sync_int => gtwiz_buffbypass_tx_resetdone_sync_int,
      gtwiz_buffbypass_tx_start_user_in(0) => gtwiz_buffbypass_tx_start_user_in(0),
      \out\(1 downto 0) => \sm_buffbypass_tx__0\(1 downto 0),
      p_0_in => p_0_in,
      rst_in_out_reg_0 => rst_in_out_reg,
      txusrclk2_in(0) => txusrclk2_in(0)
    );
\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      D => \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1\,
      Q => \^gthe4_channel_txdlysreset\(0),
      R => gtwiz_buffbypass_tx_reset_in(0)
    );
sm_buffbypass_tx: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAEAE"
    )
        port map (
      I0 => \sm_buffbypass_tx__0\(0),
      I1 => p_0_in,
      I2 => \sm_buffbypass_tx__0\(1),
      I3 => gtwiz_buffbypass_tx_master_syncdone_sync_reg,
      I4 => gtwiz_buffbypass_tx_master_syncdone_sync_int,
      O => sm_buffbypass_tx_n_0
    );
txsyncallin_out0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => txphaligndone_out(1),
      I1 => txphaligndone_out(2),
      I2 => txphaligndone_out(0),
      O => GTHE4_CHANNEL_TXSYNCALLIN(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_reset is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_TXPROGDIVRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_CPLLPD : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_GTTXRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_TXUSERRDY : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_RXPROGDIVRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_GTRXRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_RXUSERRDY : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pllreset_tx_out_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pllreset_tx_out_reg_1 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxresetdone_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_reset;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_tx[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_tx[2]_i_5_n_0\ : STD_LOGIC;
  signal \^gthe4_channel_cpllpd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gthe4_channel_gtrxreset\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gthe4_channel_gttxreset\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gthe4_channel_rxprogdivreset\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gthe4_channel_rxuserrdy\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gthe4_channel_txuserrdy\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_3 : STD_LOGIC;
  signal gtpowergood_sync : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal \^gtwiz_reset_qpll0reset_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_done_int0 : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_out : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sm_reset_all : signal is "yes";
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of sm_reset_rx : signal is "yes";
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_10_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_11_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_12_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_13_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_14_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_15_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_16_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_9_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[16]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[16]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[16]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[16]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[16]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[16]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[16]_i_8_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[16]_i_9_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[8]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[8]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[8]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[8]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[8]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[8]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[8]_i_8_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[8]_i_9_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr09_out : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of sm_reset_tx : signal is "yes";
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sm_reset_all_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sm_reset_all_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sm_reset_all_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[2]_i_5\ : label is "soft_lutpair5";
  attribute KEEP of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_done_int_i_2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair11";
begin
  GTHE4_CHANNEL_CPLLPD(0) <= \^gthe4_channel_cpllpd\(0);
  GTHE4_CHANNEL_GTRXRESET(0) <= \^gthe4_channel_gtrxreset\(0);
  GTHE4_CHANNEL_GTTXRESET(0) <= \^gthe4_channel_gttxreset\(0);
  GTHE4_CHANNEL_RXPROGDIVRESET(0) <= \^gthe4_channel_rxprogdivreset\(0);
  GTHE4_CHANNEL_RXUSERRDY(0) <= \^gthe4_channel_rxuserrdy\(0);
  GTHE4_CHANNEL_TXUSERRDY(0) <= \^gthe4_channel_txuserrdy\(0);
  gtwiz_reset_qpll0reset_out(0) <= \^gtwiz_reset_qpll0reset_out\(0);
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666666DDDD5DDD"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_rx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => \FSM_sequential_sm_reset_all[0]_i_1_n_0\
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => sm_reset_all(1),
      I1 => sm_reset_all(0),
      O => \FSM_sequential_sm_reset_all[1]_i_1_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000AAEA"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => gtwiz_reset_tx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_sat,
      I3 => sm_reset_all_timer_clr_reg_n_0,
      I4 => sm_reset_all(2),
      I5 => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      O => \FSM_sequential_sm_reset_all[2]_i_1_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all(1),
      I1 => sm_reset_all(2),
      O => \FSM_sequential_sm_reset_all[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B88833333333"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => sm_reset_all(1),
      I2 => gtwiz_reset_rx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(0),
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \FSM_sequential_sm_reset_all[2]_i_1_n_0\,
      D => \FSM_sequential_sm_reset_all[0]_i_1_n_0\,
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \FSM_sequential_sm_reset_all[2]_i_1_n_0\,
      D => \FSM_sequential_sm_reset_all[1]_i_1_n_0\,
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \FSM_sequential_sm_reset_all[2]_i_1_n_0\,
      D => \FSM_sequential_sm_reset_all[2]_i_2_n_0\,
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECAA"
    )
        port map (
      I0 => sm_reset_rx(2),
      I1 => sm_reset_rx(0),
      I2 => p_0_in11_out,
      I3 => sm_reset_rx(1),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => rxresetdone_sync(0),
      I3 => rxresetdone_sync(2),
      I4 => rxresetdone_sync(1),
      O => p_0_in11_out
    );
\FSM_sequential_sm_reset_rx[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080FF0000"
    )
        port map (
      I0 => rxresetdone_sync(0),
      I1 => rxresetdone_sync(2),
      I2 => rxresetdone_sync(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_timer_sat,
      I5 => sm_reset_rx_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_rx[2]_i_8_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_3,
      D => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_3,
      D => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1,
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_3,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \FSM_sequential_sm_reset_tx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_tx[2]_i_5_n_0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      D => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2,
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      D => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1,
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      D => \FSM_sequential_sm_reset_tx[2]_i_2_n_0\,
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_10
     port map (
      gtpowergood_sync => gtpowergood_sync,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      in0 => in0
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_11
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_12
     port map (
      D(1) => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1,
      D(0) => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_pll_and_datapath_dly => gtwiz_reset_rx_pll_and_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \out\(2 downto 0) => sm_reset_rx(2 downto 0),
      p_0_in11_out => p_0_in11_out
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_13
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_14
     port map (
      D(1) => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1,
      D(0) => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_pll_and_datapath_dly => gtwiz_reset_tx_pll_and_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      \out\(2 downto 0) => sm_reset_tx(2 downto 0)
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_15
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      GTHE4_CHANNEL_RXUSERRDY(0) => \^gthe4_channel_rxuserrdy\(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_4,
      \out\(2 downto 0) => sm_reset_rx(2 downto 0),
      p_0_in11_out => p_0_in11_out,
      rxuserrdy_out_reg => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      sm_reset_rx_pll_timer_clr_reg => sm_reset_rx_pll_timer_clr_reg_n_0,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_timer_clr_reg => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      sm_reset_rx_timer_clr_reg_0 => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_16
     port map (
      E(0) => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      GTHE4_CHANNEL_TXUSERRDY(0) => \^gthe4_channel_txuserrdy\(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      gtwiz_reset_tx_pll_and_datapath_dly => gtwiz_reset_tx_pll_and_datapath_dly,
      gtwiz_reset_userclk_tx_active_sync => gtwiz_reset_userclk_tx_active_sync,
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      \out\(2 downto 0) => sm_reset_tx(2 downto 0),
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat,
      sm_reset_tx_timer_sat_reg => \FSM_sequential_sm_reset_tx[2]_i_5_n_0\,
      txuserrdy_out_reg => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1
    );
bit_synchronizer_plllock_rx_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_17
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_3,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_3,
      GTHE4_CHANNEL_GTRXRESET(0) => \^gthe4_channel_gtrxreset\(0),
      gtrxreset_out_reg => bit_synchronizer_plllock_rx_inst_n_0,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll0lock_in(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => bit_synchronizer_plllock_rx_inst_n_2,
      gtwiz_reset_rx_done_int_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      \out\(2 downto 0) => sm_reset_rx(2 downto 0),
      p_0_in11_out => p_0_in11_out,
      sm_reset_rx_timer_clr09_out => sm_reset_rx_timer_clr09_out,
      sm_reset_rx_timer_clr_reg => bit_synchronizer_plllock_rx_inst_n_4,
      sm_reset_rx_timer_clr_reg_0 => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_1 => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_18
     port map (
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_3,
      GTHE4_CHANNEL_GTTXRESET(0) => \^gthe4_channel_gttxreset\(0),
      gttxreset_out_reg => bit_synchronizer_plllock_tx_inst_n_0,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_done_int0 => gtwiz_reset_tx_done_int0,
      gtwiz_reset_tx_done_int_reg => bit_synchronizer_plllock_tx_inst_n_2,
      gtwiz_reset_tx_done_int_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      gtwiz_reset_userclk_tx_active_sync => gtwiz_reset_userclk_tx_active_sync,
      \out\(2 downto 0) => sm_reset_tx(2 downto 0),
      pllreset_tx_out_reg => pllreset_tx_out_reg_0,
      sm_reset_tx_pll_timer_clr_reg => sm_reset_tx_pll_timer_clr_reg_n_0,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_timer_clr_reg => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_clr_reg_0 => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat,
      sm_reset_tx_timer_sat_reg => \FSM_sequential_sm_reset_tx[2]_i_5_n_0\
    );
bit_synchronizer_rxcdrlock_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_19
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_rxcdrlock_inst_n_3,
      GTHE4_CHANNEL_RXPROGDIVRESET(0) => \^gthe4_channel_rxprogdivreset\(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      gtwiz_reset_rx_pll_and_datapath_dly => gtwiz_reset_rx_pll_and_datapath_dly,
      i_in_out_reg_0 => \FSM_sequential_sm_reset_rx[2]_i_8_n_0\,
      \out\(2 downto 0) => sm_reset_rx(2 downto 0),
      pllreset_tx_out_reg => pllreset_tx_out_reg_1,
      rxprogdivreset_out_reg => bit_synchronizer_rxcdrlock_inst_n_2,
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_rxcdrlock_inst_n_1,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr09_out => sm_reset_rx_timer_clr09_out
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_0,
      Q => \^gthe4_channel_gtrxreset\(0),
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_0,
      Q => \^gthe4_channel_gttxreset\(0),
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F720"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_2,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => txresetdone_sync(0),
      I3 => txresetdone_sync(2),
      I4 => txresetdone_sync(1),
      O => gtwiz_reset_tx_done_int0
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => sm_reset_all(1),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \^gtwiz_reset_qpll0reset_out\(0),
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \^gthe4_channel_cpllpd\(0),
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer
     port map (
      SR(0) => gtwiz_reset_all_sync,
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0)
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_20
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_qpll0reset_out(0) => \^gtwiz_reset_qpll0reset_out\(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_datapath_int_reg => gtwiz_reset_rx_datapath_int_reg_n_0,
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_rx_pll_and_datapath_int_reg => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      \out\(2 downto 0) => sm_reset_rx(2 downto 0),
      pllreset_rx_out_reg => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_21
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_datapath_int_reg => gtwiz_reset_rx_datapath_int_reg_n_0,
      in0 => gtwiz_reset_rx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_22
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_rx_pll_and_datapath_int_reg => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_23
     port map (
      GTHE4_CHANNEL_CPLLPD(0) => \^gthe4_channel_cpllpd\(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_reset_tx_pll_and_datapath_int_reg => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      \out\(2 downto 0) => sm_reset_tx(2 downto 0),
      pllreset_tx_out_reg => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_24
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_25
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_reset_tx_pll_and_datapath_int_reg => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync
    );
reset_synchronizer_rx_done_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_26
     port map (
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rxusrclk2_in(0) => rxusrclk2_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_27
     port map (
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => rst_in_sync2_reg,
      txusrclk2_in(0) => txusrclk2_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_28
     port map (
      GTHE4_CHANNEL_TXPROGDIVRESET(0) => GTHE4_CHANNEL_TXPROGDIVRESET(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      rst_in0 => rst_in0
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gthe4_channel_rxprogdivreset\(0),
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q => \^gthe4_channel_rxuserrdy\(0),
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      I3 => sm_reset_all(2),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05050505DD0D0505"
    )
        port map (
      I0 => sm_reset_all(1),
      I1 => gtwiz_reset_tx_done_int_reg_n_0,
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_rx_done_int_reg_n_0,
      I4 => sm_reset_all_timer_sat,
      I5 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I2 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      I3 => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\,
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_10_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(5),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_11_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(4),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_12_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(3),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_13_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(2),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_14_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(1),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_15_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_16_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(5),
      I1 => sm_reset_rx_cdr_to_ctr_reg(4),
      I2 => sm_reset_rx_cdr_to_ctr_reg(15),
      I3 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(19),
      I1 => sm_reset_rx_cdr_to_ctr_reg(16),
      I2 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(9),
      I1 => sm_reset_rx_cdr_to_ctr_reg(6),
      I2 => sm_reset_rx_cdr_to_ctr_reg(7),
      I3 => sm_reset_rx_cdr_to_ctr_reg(1),
      I4 => sm_reset_rx_cdr_to_ctr_reg(2),
      I5 => sm_reset_rx_cdr_to_ctr_reg(3),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(13),
      I1 => sm_reset_rx_cdr_to_ctr_reg(12),
      I2 => sm_reset_rx_cdr_to_ctr_reg(11),
      I3 => sm_reset_rx_cdr_to_ctr_reg(10),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(17),
      I1 => sm_reset_rx_cdr_to_ctr_reg(14),
      I2 => sm_reset_rx_cdr_to_ctr_reg(18),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(7),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_9_n_0\
    );
\sm_reset_rx_cdr_to_ctr[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(23),
      O => \sm_reset_rx_cdr_to_ctr[16]_i_2_n_0\
    );
\sm_reset_rx_cdr_to_ctr[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[16]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(21),
      O => \sm_reset_rx_cdr_to_ctr[16]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(20),
      O => \sm_reset_rx_cdr_to_ctr[16]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(19),
      O => \sm_reset_rx_cdr_to_ctr[16]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(18),
      O => \sm_reset_rx_cdr_to_ctr[16]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(17),
      O => \sm_reset_rx_cdr_to_ctr[16]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(16),
      O => \sm_reset_rx_cdr_to_ctr[16]_i_9_n_0\
    );
\sm_reset_rx_cdr_to_ctr[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(25),
      O => \sm_reset_rx_cdr_to_ctr[24]_i_2_n_0\
    );
\sm_reset_rx_cdr_to_ctr[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      O => \sm_reset_rx_cdr_to_ctr[24]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(15),
      O => \sm_reset_rx_cdr_to_ctr[8]_i_2_n_0\
    );
\sm_reset_rx_cdr_to_ctr[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(14),
      O => \sm_reset_rx_cdr_to_ctr[8]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(13),
      O => \sm_reset_rx_cdr_to_ctr[8]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(12),
      O => \sm_reset_rx_cdr_to_ctr[8]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(11),
      O => \sm_reset_rx_cdr_to_ctr[8]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(10),
      O => \sm_reset_rx_cdr_to_ctr[8]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(9),
      O => \sm_reset_rx_cdr_to_ctr[8]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[8]_i_9_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \NLW_sm_reset_rx_cdr_to_ctr_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7) => \sm_reset_rx_cdr_to_ctr[0]_i_9_n_0\,
      S(6) => \sm_reset_rx_cdr_to_ctr[0]_i_10_n_0\,
      S(5) => \sm_reset_rx_cdr_to_ctr[0]_i_11_n_0\,
      S(4) => \sm_reset_rx_cdr_to_ctr[0]_i_12_n_0\,
      S(3) => \sm_reset_rx_cdr_to_ctr[0]_i_13_n_0\,
      S(2) => \sm_reset_rx_cdr_to_ctr[0]_i_14_n_0\,
      S(1) => \sm_reset_rx_cdr_to_ctr[0]_i_15_n_0\,
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_16_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \NLW_sm_reset_rx_cdr_to_ctr_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7) => \sm_reset_rx_cdr_to_ctr[16]_i_2_n_0\,
      S(6) => \sm_reset_rx_cdr_to_ctr[16]_i_3_n_0\,
      S(5) => \sm_reset_rx_cdr_to_ctr[16]_i_4_n_0\,
      S(4) => \sm_reset_rx_cdr_to_ctr[16]_i_5_n_0\,
      S(3) => \sm_reset_rx_cdr_to_ctr[16]_i_6_n_0\,
      S(2) => \sm_reset_rx_cdr_to_ctr[16]_i_7_n_0\,
      S(1) => \sm_reset_rx_cdr_to_ctr[16]_i_8_n_0\,
      S(0) => \sm_reset_rx_cdr_to_ctr[16]_i_9_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_DI_UNCONNECTED\(7 downto 2),
      DI(1 downto 0) => B"00",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_S_UNCONNECTED\(7 downto 2),
      S(1) => \sm_reset_rx_cdr_to_ctr[24]_i_2_n_0\,
      S(0) => \sm_reset_rx_cdr_to_ctr[24]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \NLW_sm_reset_rx_cdr_to_ctr_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7) => \sm_reset_rx_cdr_to_ctr[8]_i_2_n_0\,
      S(6) => \sm_reset_rx_cdr_to_ctr[8]_i_3_n_0\,
      S(5) => \sm_reset_rx_cdr_to_ctr[8]_i_4_n_0\,
      S(4) => \sm_reset_rx_cdr_to_ctr[8]_i_5_n_0\,
      S(3) => \sm_reset_rx_cdr_to_ctr[8]_i_6_n_0\,
      S(2) => \sm_reset_rx_cdr_to_ctr[8]_i_7_n_0\,
      S(1) => \sm_reset_rx_cdr_to_ctr[8]_i_8_n_0\,
      S(0) => \sm_reset_rx_cdr_to_ctr[8]_i_9_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr_reg__0\(0),
      O => \p_0_in__0__0\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr_reg__0\(0),
      I1 => \sm_reset_rx_pll_timer_ctr_reg__0\(1),
      O => \p_0_in__0__0\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr_reg__0\(1),
      I1 => \sm_reset_rx_pll_timer_ctr_reg__0\(0),
      I2 => \sm_reset_rx_pll_timer_ctr_reg__0\(2),
      O => \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr_reg__0\(1),
      I1 => \sm_reset_rx_pll_timer_ctr_reg__0\(0),
      I2 => \sm_reset_rx_pll_timer_ctr_reg__0\(2),
      I3 => \sm_reset_rx_pll_timer_ctr_reg__0\(3),
      O => \p_0_in__0__0\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr_reg__0\(2),
      I1 => \sm_reset_rx_pll_timer_ctr_reg__0\(0),
      I2 => \sm_reset_rx_pll_timer_ctr_reg__0\(1),
      I3 => \sm_reset_rx_pll_timer_ctr_reg__0\(3),
      I4 => \sm_reset_rx_pll_timer_ctr_reg__0\(4),
      O => \p_0_in__0__0\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr_reg__0\(3),
      I1 => \sm_reset_rx_pll_timer_ctr_reg__0\(1),
      I2 => \sm_reset_rx_pll_timer_ctr_reg__0\(0),
      I3 => \sm_reset_rx_pll_timer_ctr_reg__0\(2),
      I4 => \sm_reset_rx_pll_timer_ctr_reg__0\(4),
      I5 => \sm_reset_rx_pll_timer_ctr_reg__0\(5),
      O => \p_0_in__0__0\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => \sm_reset_rx_pll_timer_ctr_reg__0\(6),
      O => \p_0_in__0__0\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => \sm_reset_rx_pll_timer_ctr_reg__0\(6),
      I2 => \sm_reset_rx_pll_timer_ctr_reg__0\(7),
      O => \p_0_in__0__0\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr_reg__0\(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => \sm_reset_rx_pll_timer_ctr_reg__0\(7),
      I3 => \sm_reset_rx_pll_timer_ctr_reg__0\(8),
      O => \p_0_in__0__0\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr_reg__0\(1),
      I1 => \sm_reset_rx_pll_timer_ctr_reg__0\(0),
      I2 => \sm_reset_rx_pll_timer_ctr_reg__0\(2),
      I3 => \sm_reset_rx_pll_timer_ctr_reg__0\(3),
      I4 => \sm_reset_rx_pll_timer_ctr_reg__0\(4),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr_reg__0\(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => \sm_reset_rx_pll_timer_ctr_reg__0\(6),
      I3 => \sm_reset_rx_pll_timer_ctr_reg__0\(8),
      I4 => \sm_reset_rx_pll_timer_ctr_reg__0\(9),
      O => \p_0_in__0__0\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr_reg__0\(8),
      I1 => \sm_reset_rx_pll_timer_ctr_reg__0\(9),
      I2 => \sm_reset_rx_pll_timer_ctr_reg__0\(5),
      I3 => \sm_reset_rx_pll_timer_ctr_reg__0\(6),
      I4 => \sm_reset_rx_pll_timer_ctr_reg__0\(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr_reg__0\(5),
      I1 => \sm_reset_rx_pll_timer_ctr_reg__0\(3),
      I2 => \sm_reset_rx_pll_timer_ctr_reg__0\(1),
      I3 => \sm_reset_rx_pll_timer_ctr_reg__0\(0),
      I4 => \sm_reset_rx_pll_timer_ctr_reg__0\(2),
      I5 => \sm_reset_rx_pll_timer_ctr_reg__0\(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__0__0\(0),
      Q => \sm_reset_rx_pll_timer_ctr_reg__0\(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__0__0\(1),
      Q => \sm_reset_rx_pll_timer_ctr_reg__0\(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0\,
      Q => \sm_reset_rx_pll_timer_ctr_reg__0\(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__0__0\(3),
      Q => \sm_reset_rx_pll_timer_ctr_reg__0\(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__0__0\(4),
      Q => \sm_reset_rx_pll_timer_ctr_reg__0\(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__0__0\(5),
      Q => \sm_reset_rx_pll_timer_ctr_reg__0\(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__0__0\(6),
      Q => \sm_reset_rx_pll_timer_ctr_reg__0\(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__0__0\(7),
      Q => \sm_reset_rx_pll_timer_ctr_reg__0\(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__0__0\(8),
      Q => \sm_reset_rx_pll_timer_ctr_reg__0\(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__0__0\(9),
      Q => \sm_reset_rx_pll_timer_ctr_reg__0\(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr_reg__0\(0),
      I1 => \sm_reset_tx_pll_timer_ctr_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr_reg__0\(0),
      I1 => \sm_reset_tx_pll_timer_ctr_reg__0\(1),
      I2 => \sm_reset_tx_pll_timer_ctr_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr_reg__0\(1),
      I1 => \sm_reset_tx_pll_timer_ctr_reg__0\(0),
      I2 => \sm_reset_tx_pll_timer_ctr_reg__0\(2),
      I3 => \sm_reset_tx_pll_timer_ctr_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr_reg__0\(2),
      I1 => \sm_reset_tx_pll_timer_ctr_reg__0\(0),
      I2 => \sm_reset_tx_pll_timer_ctr_reg__0\(1),
      I3 => \sm_reset_tx_pll_timer_ctr_reg__0\(3),
      I4 => \sm_reset_tx_pll_timer_ctr_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr_reg__0\(3),
      I1 => \sm_reset_tx_pll_timer_ctr_reg__0\(1),
      I2 => \sm_reset_tx_pll_timer_ctr_reg__0\(0),
      I3 => \sm_reset_tx_pll_timer_ctr_reg__0\(2),
      I4 => \sm_reset_tx_pll_timer_ctr_reg__0\(4),
      I5 => \sm_reset_tx_pll_timer_ctr_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => \sm_reset_tx_pll_timer_ctr_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => \sm_reset_tx_pll_timer_ctr_reg__0\(6),
      I2 => \sm_reset_tx_pll_timer_ctr_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr_reg__0\(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => \sm_reset_tx_pll_timer_ctr_reg__0\(7),
      I3 => \sm_reset_tx_pll_timer_ctr_reg__0\(8),
      O => \p_0_in__0\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr_reg__0\(3),
      I1 => \sm_reset_tx_pll_timer_ctr_reg__0\(1),
      I2 => \sm_reset_tx_pll_timer_ctr_reg__0\(6),
      I3 => \sm_reset_tx_pll_timer_ctr_reg__0\(7),
      I4 => \sm_reset_tx_pll_timer_ctr_reg__0\(0),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr_reg__0\(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => \sm_reset_tx_pll_timer_ctr_reg__0\(6),
      I3 => \sm_reset_tx_pll_timer_ctr_reg__0\(8),
      I4 => \sm_reset_tx_pll_timer_ctr_reg__0\(9),
      O => \p_0_in__0\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr_reg__0\(8),
      I1 => \sm_reset_tx_pll_timer_ctr_reg__0\(9),
      I2 => \sm_reset_tx_pll_timer_ctr_reg__0\(2),
      I3 => \sm_reset_tx_pll_timer_ctr_reg__0\(4),
      I4 => \sm_reset_tx_pll_timer_ctr_reg__0\(5),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr_reg__0\(5),
      I1 => \sm_reset_tx_pll_timer_ctr_reg__0\(3),
      I2 => \sm_reset_tx_pll_timer_ctr_reg__0\(1),
      I3 => \sm_reset_tx_pll_timer_ctr_reg__0\(0),
      I4 => \sm_reset_tx_pll_timer_ctr_reg__0\(2),
      I5 => \sm_reset_tx_pll_timer_ctr_reg__0\(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(0),
      Q => \sm_reset_tx_pll_timer_ctr_reg__0\(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(1),
      Q => \sm_reset_tx_pll_timer_ctr_reg__0\(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(2),
      Q => \sm_reset_tx_pll_timer_ctr_reg__0\(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(3),
      Q => \sm_reset_tx_pll_timer_ctr_reg__0\(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(4),
      Q => \sm_reset_tx_pll_timer_ctr_reg__0\(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(5),
      Q => \sm_reset_tx_pll_timer_ctr_reg__0\(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(6),
      Q => \sm_reset_tx_pll_timer_ctr_reg__0\(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(7),
      Q => \sm_reset_tx_pll_timer_ctr_reg__0\(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(8),
      Q => \sm_reset_tx_pll_timer_ctr_reg__0\(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(9),
      Q => \sm_reset_tx_pll_timer_ctr_reg__0\(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => p_1_in(0)
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => p_1_in(1)
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => p_1_in(2)
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => p_0_in,
      D => p_1_in(0),
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => p_0_in,
      D => p_1_in(1),
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => p_0_in,
      D => p_1_in(2),
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => \^gthe4_channel_txuserrdy\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_axi4lite is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    b0_clkdet_ctrl_run : out STD_LOGIC;
    \clk_rx_tmr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_phy_mem_map_control : out STD_LOGIC_VECTOR ( 309 downto 0 );
    \clk_rx_tmr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \clk_cnt_reg[0]\ : out STD_LOGIC;
    \clk_tx_tmr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \clk_rx_tmr_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_phy_mem_map_status : out STD_LOGIC;
    DRP_Rsp_Rd_Toggle_reg : out STD_LOGIC;
    DRP_Rsp_Rd_Toggle_reg_0 : out STD_LOGIC;
    DRP_Rsp_Rd_Toggle_reg_1 : out STD_LOGIC;
    DRP_Rsp_Rd_Toggle_reg_2 : out STD_LOGIC;
    \clk_rx_flt_b_reg[35]\ : out STD_LOGIC;
    clk_tx_freq_lock_reg : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[265]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[297]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[329]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    irq : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    \cfg_phy_mem_map_control_b0_reg[532]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_axi4lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    drp_txn_available : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_2_isr : out STD_LOGIC;
    r_clkdet_status_rx_freq_event_updated_sticky_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vid_phy_axi4lite_rvalid : out STD_LOGIC;
    b0_clkdet_ctrl_rx_freq_rst : out STD_LOGIC;
    b0_clkdet_ctrl_tx_freq_rst : out STD_LOGIC;
    b0_clkdet_rx_tmr_evt_clr : out STD_LOGIC;
    b0_clkdet_tx_tmr_evt_clr : out STD_LOGIC;
    vid_phy_axi4lite_bvalid : out STD_LOGIC;
    clk_tx_tmr_end : in STD_LOGIC;
    clk_rx_tmr_end : in STD_LOGIC;
    \clk_rx_flt_lock_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \clk_tx_tmr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_tx_tmr0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \clk_rx_tmr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_rx_tmr0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    src_in : in STD_LOGIC;
    DRP_Rsp_Rd_Toggle_reg_3 : in STD_LOGIC;
    DRP_Rsp_Rd_Toggle_reg_4 : in STD_LOGIC;
    DRP_Rsp_Rd_Toggle_reg_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 120 downto 0 );
    \cfg_phy_mem_map_control_b0_reg[604]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_rx_freq_lock : in STD_LOGIC;
    clk_dru_freq_lock_reg : in STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    vid_phy_axi4lite_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    vid_phy_axi4lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vid_phy_axi4lite_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    vid_phy_axi4lite_aresetn : in STD_LOGIC;
    vid_phy_axi4lite_wvalid : in STD_LOGIC;
    vid_phy_axi4lite_awvalid : in STD_LOGIC;
    vid_phy_axi4lite_arvalid : in STD_LOGIC;
    vid_phy_axi4lite_rready : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[329]_0\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[297]_0\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[265]_0\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[328]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[296]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[264]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[327]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[295]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[263]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[326]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[294]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[262]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[325]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[293]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[261]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[324]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[292]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[260]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[323]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[291]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[259]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[258]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[290]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[322]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[257]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[289]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[321]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[256]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[288]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[320]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[255]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[287]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[319]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[318]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[286]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[254]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[253]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[317]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[285]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[252]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[284]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[316]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[251]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[283]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[315]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[250]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[282]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[314]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[249]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[281]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[313]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[248]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[280]\ : in STD_LOGIC;
    \cfg_phy_mem_map_status_reg[312]\ : in STD_LOGIC;
    vid_phy_axi4lite_bready : in STD_LOGIC
  );
end design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_axi4lite;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_axi4lite is
  signal \DRP_Rsp_Rd_Toggle_i_2__0_n_0\ : STD_LOGIC;
  signal \DRP_Rsp_Rd_Toggle_i_2__1_n_0\ : STD_LOGIC;
  signal \DRP_Rsp_Rd_Toggle_i_2__2_n_0\ : STD_LOGIC;
  signal DRP_Rsp_Rd_Toggle_i_2_n_0 : STD_LOGIC;
  signal \DRP_Rsp_Rd_Toggle_i_3__0_n_0\ : STD_LOGIC;
  signal DRP_Rsp_Rd_Toggle_i_3_n_0 : STD_LOGIC;
  signal DRP_Rsp_Rd_Toggle_i_4_n_0 : STD_LOGIC;
  signal DRP_Rsp_Rd_Toggle_i_5_n_0 : STD_LOGIC;
  signal DRP_Rsp_Rd_Toggle_i_6_n_0 : STD_LOGIC;
  signal DRP_Rsp_Rd_Toggle_i_7_n_0 : STD_LOGIC;
  signal DRP_Rsp_Rd_Toggle_i_8_n_0 : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \axi_araddr__0\ : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \axi_araddr_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[2]_rep__2_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[2]_rep__3_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[3]_rep__2_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[8]_rep__1_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[8]_rep__2_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[8]_rep__3_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[8]_rep_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_33_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_34_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^b0_clkdet_ctrl_run\ : STD_LOGIC;
  signal \^b0_clkdet_ctrl_rx_freq_rst\ : STD_LOGIC;
  signal \^b0_clkdet_ctrl_tx_freq_rst\ : STD_LOGIC;
  signal b0_clkdet_rx_tmr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal b0_clkdet_rx_tmr_ld : STD_LOGIC;
  signal b0_clkdet_tx_tmr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal b0_clkdet_tx_tmr_ld : STD_LOGIC;
  signal \^cfg_phy_mem_map_control\ : STD_LOGIC_VECTOR ( 309 downto 0 );
  signal \^cfg_phy_mem_map_control_b0_reg[532]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clkdet_rx_freq_event_updated_q : STD_LOGIC;
  signal clkdet_rx_timer_event_updated_q : STD_LOGIC;
  signal clkdet_tx_freq_event_updated_q : STD_LOGIC;
  signal clkdet_tx_timer_event_updated_q : STD_LOGIC;
  signal data35 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data42 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data49 : STD_LOGIC_VECTOR ( 31 downto 13 );
  signal drp_txn_available_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \drp_txn_available_q[0]_i_1_n_0\ : STD_LOGIC;
  signal gt_allch_cpll_lock : STD_LOGIC;
  signal gt_allch_txalign_done : STD_LOGIC;
  signal gt_status_cpll_lock_updated_q : STD_LOGIC;
  signal gt_status_qpll1_lock_updated_q : STD_LOGIC;
  signal gt_status_qpll_lock_updated_q : STD_LOGIC;
  signal gt_status_rx_resetdone_updated_q : STD_LOGIC;
  signal gt_status_rx_resetdone_updated_w : STD_LOGIC;
  signal gt_status_tx_alignment_updated_q : STD_LOGIC;
  signal gt_status_tx_resetdone_updated_q : STD_LOGIC;
  signal gt_status_tx_resetdone_updated_w : STD_LOGIC;
  signal i_mmcm_txusrclk_config_done_sticky : STD_LOGIC;
  signal i_mmcm_txusrclk_config_done_sticky_i_1_n_0 : STD_LOGIC;
  signal i_mmcm_txusrclk_config_done_sticky_i_2_n_0 : STD_LOGIC;
  signal i_reg_clkdet_run9_out : STD_LOGIC;
  signal i_reg_clkdet_run_i_1_n_0 : STD_LOGIC;
  signal i_reg_clkdet_rx_freq_rst_i_1_n_0 : STD_LOGIC;
  signal i_reg_clkdet_rx_tmr_clr : STD_LOGIC;
  signal i_reg_clkdet_rx_tmr_ld : STD_LOGIC;
  signal i_reg_clkdet_rx_tmr_ld_i_2_n_0 : STD_LOGIC;
  signal i_reg_clkdet_rx_tmr_ld_i_3_n_0 : STD_LOGIC;
  signal i_reg_clkdet_tx_freq_rst_i_1_n_0 : STD_LOGIC;
  signal i_reg_clkdet_tx_tmr_clr : STD_LOGIC;
  signal i_reg_rx_mmcm_config_pulse : STD_LOGIC;
  signal i_reg_rx_mmcm_config_pulse_reg_n_0 : STD_LOGIC;
  signal i_reg_tx_mmcm_config_pulse : STD_LOGIC;
  signal imr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal n_0_1748 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in19_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal \^r_clkdet_status_rx_freq_event_updated_sticky_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \reg_data_out__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \slv_reg_0x100[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x100_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x108[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x108[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x108[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x108_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x10C[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x10C_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x10[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x10[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x10_reg_n_0_[7]\ : STD_LOGIC;
  signal slv_reg_0x110 : STD_LOGIC;
  signal \slv_reg_0x110[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x110_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x110_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x110_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x110_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x110_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x110_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x110_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x110_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x110_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x110_reg_n_0_[7]\ : STD_LOGIC;
  signal slv_reg_0x114 : STD_LOGIC;
  signal \slv_reg_0x114[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x114_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x114_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x114_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x114_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x114_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x114_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x114_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x114_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x114_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x114_reg_n_0_[7]\ : STD_LOGIC;
  signal slv_reg_0x11C : STD_LOGIC;
  signal \slv_reg_0x11C[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x11C_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x11C_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x11C_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x11C_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x11C_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x11C_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x120[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x120[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x124[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x124[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x124_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x124_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x124_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x124_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x124_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x124_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x128[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x128[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x128_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x12C[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x12C_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x130[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x130_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x134[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x134[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x134_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x138[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x138_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x140[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x140[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x140_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x140_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x144[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x144[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x144[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x144_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x148[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x148[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x148_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x14C[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x14C[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x14C_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x14[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x14[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x14_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x150[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x150_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x154[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x154_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x158[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x158[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x158_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x1C[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x1C[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x1C_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x200[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x208[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x208[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x208_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x208_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x208_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x208_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x208_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x208_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x208_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x208_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x208_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x208_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x208_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg_0x214 : STD_LOGIC;
  signal \slv_reg_0x214[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x214[31]_i_2_n_0\ : STD_LOGIC;
  signal slv_reg_0x218 : STD_LOGIC;
  signal \slv_reg_0x218[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x24[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x24[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x24_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x2C[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x2C[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x2C_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x300[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x300_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x308[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x308_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x30C[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x30C_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x30[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x30[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x30_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x310[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x310_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x314[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x314[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x314_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x318[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x318[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x318_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x31C[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x31C_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x320[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x320[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x320_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x324[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x324_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x328[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x328[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x328_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x32C[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x32C[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x32C_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x330[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x330_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x334[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x334[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x334[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x334_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x38[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x38_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x40[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x40[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x40_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x40_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x40_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x40_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x40_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x44[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x44_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x44_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x44_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x44_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x44_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x48[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x48_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x48_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x48_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x48_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x48_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x4C[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x4C_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x60[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x60[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x60_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x60_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x70[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x70_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x74[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x74_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x7C[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x7C[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x7C[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x7C_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0x80[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0x80[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0x80[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0x80_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_0xC[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_0xC[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_0xC[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg_0xC_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal \^vid_phy_axi4lite_bvalid\ : STD_LOGIC;
  signal \^vid_phy_axi4lite_rvalid\ : STD_LOGIC;
  signal wr_en_2_idr : STD_LOGIC;
  signal wr_en_2_ier : STD_LOGIC;
  signal \^wr_en_2_isr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRP_Rsp_Rd_Toggle_i_2__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \DRP_Rsp_Rd_Toggle_i_2__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of DRP_Rsp_Rd_Toggle_i_3 : label is "soft_lutpair164";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]_rep\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]_rep__0\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]_rep__1\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]_rep__2\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]_rep__3\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]\ : label is "axi_araddr_reg[3]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]_rep\ : label is "axi_araddr_reg[3]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]_rep__0\ : label is "axi_araddr_reg[3]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]_rep__1\ : label is "axi_araddr_reg[3]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]_rep__2\ : label is "axi_araddr_reg[3]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[4]\ : label is "axi_araddr_reg[4]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[4]_rep\ : label is "axi_araddr_reg[4]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[4]_rep__0\ : label is "axi_araddr_reg[4]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[8]\ : label is "axi_araddr_reg[8]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[8]_rep\ : label is "axi_araddr_reg[8]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[8]_rep__0\ : label is "axi_araddr_reg[8]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[8]_rep__1\ : label is "axi_araddr_reg[8]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[8]_rep__2\ : label is "axi_araddr_reg[8]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[8]_rep__3\ : label is "axi_araddr_reg[8]";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \axi_rdata[16]_i_12\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \axi_rdata[16]_i_15\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \axi_rdata[16]_i_25\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \axi_rdata[16]_i_26\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \axi_rdata[16]_i_27\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \axi_rdata[16]_i_28\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \axi_rdata[18]_i_20\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \axi_rdata[19]_i_15\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \axi_rdata[20]_i_14\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \axi_rdata[20]_i_27\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \axi_rdata[20]_i_30\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \axi_rdata[23]_i_25\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \axi_rdata[23]_i_26\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \axi_rdata[23]_i_7\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \axi_rdata[26]_i_26\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \axi_rdata[29]_i_15\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \axi_rdata[29]_i_22\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_16\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_20\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_27\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \axi_rdata[5]_i_14\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \axi_rdata[5]_i_18\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \axi_rdata[6]_i_30\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \axi_rdata[8]_i_24\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \axi_rdata[8]_i_28\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \axi_rdata[9]_i_22\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \clk_rx_flt_b[35]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \clk_rx_tmr[11]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \clk_rx_tmr[31]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \clk_rx_tmr[31]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \clk_rx_tmr[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \clk_rx_tmr[5]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \clk_rx_tmr[6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \clk_rx_tmr[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of clk_rx_tmr_evt_i_2 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \clk_sm_cur[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \clk_tx_freq[28]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \clk_tx_tmr[31]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \clk_tx_tmr[31]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \clk_tx_tmr[5]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \clk_tx_tmr[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \clk_tx_tmr[7]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of clk_tx_tmr_evt_i_2 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \drp_txn_available_q[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \drp_txn_available_q[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \drp_txn_available_q[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of i_1748 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of i_reg_clkdet_rx_tmr_clr_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of i_reg_clkdet_rx_tmr_ld_i_2 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of i_reg_clkdet_rx_tmr_ld_i_3 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of i_reg_clkdet_tx_tmr_clr_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of i_reg_clkdet_tx_tmr_ld_i_1 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \slv_reg_0x108[31]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \slv_reg_0x10[31]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \slv_reg_0x120[31]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \slv_reg_0x140[31]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \slv_reg_0x144[31]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \slv_reg_0x144[31]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \slv_reg_0x148[31]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \slv_reg_0x14C[31]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \slv_reg_0x158[31]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \slv_reg_0x1C[31]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \slv_reg_0x214[31]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \slv_reg_0x24[31]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \slv_reg_0x2C[31]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \slv_reg_0x30[31]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \slv_reg_0x318[31]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \slv_reg_0x320[31]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \slv_reg_0x328[31]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \slv_reg_0x334[31]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \slv_reg_0x60[31]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \slv_reg_0x80[31]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \slv_reg_0xC[31]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of wr_en_2_idr_i_1 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of wr_en_2_ier_i_1 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of wr_en_2_isr_i_1 : label is "soft_lutpair137";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  b0_clkdet_ctrl_run <= \^b0_clkdet_ctrl_run\;
  b0_clkdet_ctrl_rx_freq_rst <= \^b0_clkdet_ctrl_rx_freq_rst\;
  b0_clkdet_ctrl_tx_freq_rst <= \^b0_clkdet_ctrl_tx_freq_rst\;
  cfg_phy_mem_map_control(309 downto 0) <= \^cfg_phy_mem_map_control\(309 downto 0);
  \cfg_phy_mem_map_control_b0_reg[532]\(0) <= \^cfg_phy_mem_map_control_b0_reg[532]\(0);
  p_0_in <= \^p_0_in\;
  r_clkdet_status_rx_freq_event_updated_sticky_reg(1 downto 0) <= \^r_clkdet_status_rx_freq_event_updated_sticky_reg\(1 downto 0);
  vid_phy_axi4lite_bvalid <= \^vid_phy_axi4lite_bvalid\;
  vid_phy_axi4lite_rvalid <= \^vid_phy_axi4lite_rvalid\;
  wr_en_2_isr <= \^wr_en_2_isr\;
DRP_Rsp_Rd_Toggle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF51FF0000AE00"
    )
        port map (
      I0 => DRP_Rsp_Rd_Toggle_i_2_n_0,
      I1 => \axi_rdata[16]_i_6_n_0\,
      I2 => \axi_rdata[16]_i_7_n_0\,
      I3 => DRP_Rsp_Rd_Toggle_i_3_n_0,
      I4 => DRP_Rsp_Rd_Toggle_i_4_n_0,
      I5 => src_in,
      O => DRP_Rsp_Rd_Toggle_reg
    );
\DRP_Rsp_Rd_Toggle_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF51FF0000AE00"
    )
        port map (
      I0 => DRP_Rsp_Rd_Toggle_i_2_n_0,
      I1 => \axi_rdata[16]_i_6_n_0\,
      I2 => \axi_rdata[16]_i_7_n_0\,
      I3 => DRP_Rsp_Rd_Toggle_i_3_n_0,
      I4 => \DRP_Rsp_Rd_Toggle_i_2__1_n_0\,
      I5 => DRP_Rsp_Rd_Toggle_reg_3,
      O => DRP_Rsp_Rd_Toggle_reg_0
    );
\DRP_Rsp_Rd_Toggle_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF51FF0000AE00"
    )
        port map (
      I0 => DRP_Rsp_Rd_Toggle_i_2_n_0,
      I1 => \axi_rdata[16]_i_6_n_0\,
      I2 => \axi_rdata[16]_i_7_n_0\,
      I3 => DRP_Rsp_Rd_Toggle_i_3_n_0,
      I4 => \DRP_Rsp_Rd_Toggle_i_2__0_n_0\,
      I5 => DRP_Rsp_Rd_Toggle_reg_4,
      O => DRP_Rsp_Rd_Toggle_reg_1
    );
\DRP_Rsp_Rd_Toggle_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF51FF0000AE00"
    )
        port map (
      I0 => DRP_Rsp_Rd_Toggle_i_2_n_0,
      I1 => \axi_rdata[16]_i_6_n_0\,
      I2 => \axi_rdata[16]_i_7_n_0\,
      I3 => DRP_Rsp_Rd_Toggle_i_3_n_0,
      I4 => \DRP_Rsp_Rd_Toggle_i_2__2_n_0\,
      I5 => DRP_Rsp_Rd_Toggle_reg_5,
      O => DRP_Rsp_Rd_Toggle_reg_2
    );
DRP_Rsp_Rd_Toggle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFAAAAAA"
    )
        port map (
      I0 => \axi_rdata[16]_i_5_n_0\,
      I1 => DRP_Rsp_Rd_Toggle_i_5_n_0,
      I2 => \axi_rdata[16]_i_11_n_0\,
      I3 => \axi_rdata[16]_i_3_n_0\,
      I4 => DRP_Rsp_Rd_Toggle_i_6_n_0,
      I5 => DRP_Rsp_Rd_Toggle_i_7_n_0,
      O => DRP_Rsp_Rd_Toggle_i_2_n_0
    );
\DRP_Rsp_Rd_Toggle_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__1_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr__0\(2),
      I4 => \axi_araddr__0\(5),
      I5 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \DRP_Rsp_Rd_Toggle_i_2__0_n_0\
    );
\DRP_Rsp_Rd_Toggle_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \DRP_Rsp_Rd_Toggle_i_3__0_n_0\,
      O => \DRP_Rsp_Rd_Toggle_i_2__1_n_0\
    );
\DRP_Rsp_Rd_Toggle_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \DRP_Rsp_Rd_Toggle_i_3__0_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr__0\(5),
      O => \DRP_Rsp_Rd_Toggle_i_2__2_n_0\
    );
DRP_Rsp_Rd_Toggle_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^vid_phy_axi4lite_rvalid\,
      I1 => vid_phy_axi4lite_rready,
      O => DRP_Rsp_Rd_Toggle_i_3_n_0
    );
\DRP_Rsp_Rd_Toggle_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \axi_araddr__0\(2),
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \axi_araddr__0\(6),
      I4 => axi_araddr(9),
      I5 => \axi_araddr__0\(7),
      O => \DRP_Rsp_Rd_Toggle_i_3__0_n_0\
    );
DRP_Rsp_Rd_Toggle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr__0\(2),
      I4 => \axi_araddr__0\(5),
      I5 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => DRP_Rsp_Rd_Toggle_i_4_n_0
    );
DRP_Rsp_Rd_Toggle_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(84),
      I3 => \axi_araddr__0\(2),
      I4 => \^cfg_phy_mem_map_control\(184),
      I5 => \axi_araddr__0\(5),
      O => DRP_Rsp_Rd_Toggle_i_5_n_0
    );
DRP_Rsp_Rd_Toggle_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \axi_rdata[16]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => DRP_Rsp_Rd_Toggle_i_8_n_0,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      O => DRP_Rsp_Rd_Toggle_i_6_n_0
    );
DRP_Rsp_Rd_Toggle_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[16]_i_10_n_0\,
      I1 => \axi_rdata[16]_i_9_n_0\,
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr__0\(5),
      O => DRP_Rsp_Rd_Toggle_i_7_n_0
    );
DRP_Rsp_Rd_Toggle_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(66),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[16]\,
      I3 => \axi_araddr__0\(2),
      O => DRP_Rsp_Rd_Toggle_i_8_n_0
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFF88888888"
    )
        port map (
      I0 => \^vid_phy_axi4lite_bvalid\,
      I1 => vid_phy_axi4lite_bready,
      I2 => vid_phy_axi4lite_awvalid,
      I3 => vid_phy_axi4lite_wvalid,
      I4 => \^s_axi_awready\,
      I5 => aw_en_reg_n_0,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \^p_0_in\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(0),
      Q => \axi_araddr__0\(2),
      R => \^p_0_in\
    );
\axi_araddr_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(0),
      Q => \axi_araddr_reg[2]_rep_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(0),
      Q => \axi_araddr_reg[2]_rep__0_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(0),
      Q => \axi_araddr_reg[2]_rep__1_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(0),
      Q => \axi_araddr_reg[2]_rep__2_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[2]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(0),
      Q => \axi_araddr_reg[2]_rep__3_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(1),
      Q => \axi_araddr__0\(3),
      R => \^p_0_in\
    );
\axi_araddr_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(1),
      Q => \axi_araddr_reg[3]_rep_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(1),
      Q => \axi_araddr_reg[3]_rep__0_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(1),
      Q => \axi_araddr_reg[3]_rep__1_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(1),
      Q => \axi_araddr_reg[3]_rep__2_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(2),
      Q => \axi_araddr__0\(4),
      R => \^p_0_in\
    );
\axi_araddr_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(2),
      Q => \axi_araddr_reg[4]_rep_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(2),
      Q => \axi_araddr_reg[4]_rep__0_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(3),
      Q => \axi_araddr__0\(5),
      R => \^p_0_in\
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(4),
      Q => \axi_araddr__0\(6),
      R => \^p_0_in\
    );
\axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(5),
      Q => \axi_araddr__0\(7),
      R => \^p_0_in\
    );
\axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(6),
      Q => \axi_araddr__0\(8),
      R => \^p_0_in\
    );
\axi_araddr_reg[8]_rep\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(6),
      Q => \axi_araddr_reg[8]_rep_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[8]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(6),
      Q => \axi_araddr_reg[8]_rep__0_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[8]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(6),
      Q => \axi_araddr_reg[8]_rep__1_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[8]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(6),
      Q => \axi_araddr_reg[8]_rep__2_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[8]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(6),
      Q => \axi_araddr_reg[8]_rep__3_n_0\,
      R => \^p_0_in\
    );
\axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => axi_arready0,
      D => vid_phy_axi4lite_araddr(7),
      Q => axi_araddr(9),
      R => \^p_0_in\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vid_phy_axi4lite_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => \^p_0_in\
    );
\axi_awaddr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => vid_phy_axi4lite_awvalid,
      I1 => vid_phy_axi4lite_wvalid,
      I2 => \^s_axi_awready\,
      O => p_13_in
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => p_13_in,
      D => vid_phy_axi4lite_awaddr(0),
      Q => sel0(0),
      R => \^p_0_in\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => p_13_in,
      D => vid_phy_axi4lite_awaddr(1),
      Q => sel0(1),
      R => \^p_0_in\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => p_13_in,
      D => vid_phy_axi4lite_awaddr(2),
      Q => sel0(2),
      R => \^p_0_in\
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => p_13_in,
      D => vid_phy_axi4lite_awaddr(3),
      Q => sel0(3),
      R => \^p_0_in\
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => p_13_in,
      D => vid_phy_axi4lite_awaddr(4),
      Q => sel0(4),
      R => \^p_0_in\
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => p_13_in,
      D => vid_phy_axi4lite_awaddr(5),
      Q => sel0(5),
      R => \^p_0_in\
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => p_13_in,
      D => vid_phy_axi4lite_awaddr(6),
      Q => sel0(6),
      R => \^p_0_in\
    );
\axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => p_13_in,
      D => vid_phy_axi4lite_awaddr(7),
      Q => sel0(7),
      R => \^p_0_in\
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => \^s_axi_awready\,
      I2 => vid_phy_axi4lite_wvalid,
      I3 => vid_phy_axi4lite_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => \^p_0_in\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => vid_phy_axi4lite_bready,
      I1 => \^vid_phy_axi4lite_bvalid\,
      I2 => vid_phy_axi4lite_awvalid,
      I3 => vid_phy_axi4lite_wvalid,
      I4 => \^s_axi_wready\,
      I5 => \^s_axi_awready\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^vid_phy_axi4lite_bvalid\,
      R => \^p_0_in\
    );
\axi_rdata[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAAAABAAA"
    )
        port map (
      I0 => \axi_rdata[0]_i_25_n_0\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \^cfg_phy_mem_map_control\(21),
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => \^cfg_phy_mem_map_control\(271),
      O => \axi_rdata[0]_i_11_n_0\
    );
\axi_rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(155),
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0xC_reg_n_0_[0]\,
      I4 => \slv_reg_0x10C_reg_n_0_[0]\,
      I5 => \axi_rdata[20]_i_14_n_0\,
      O => \axi_rdata[0]_i_12_n_0\
    );
\axi_rdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(50),
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[0]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[0]_i_28_n_0\,
      O => \axi_rdata[0]_i_14_n_0\
    );
\axi_rdata[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[0]_i_29_n_0\,
      I1 => \axi_rdata[0]_i_30_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr__0\(5),
      O => \axi_rdata[0]_i_15_n_0\
    );
\axi_rdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFDDDFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x7C_reg_n_0_[0]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => Q(86),
      I5 => \axi_rdata[0]_i_31_n_0\,
      O => \axi_rdata[0]_i_16_n_0\
    );
\axi_rdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(68),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \^cfg_phy_mem_map_control\(170),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[0]_i_17_n_0\
    );
\axi_rdata[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[0]\,
      I1 => b0_clkdet_tx_tmr(0),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_18_n_0\
    );
\axi_rdata[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[0]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x318_reg_n_0_[0]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => b0_clkdet_rx_tmr(0),
      O => \axi_rdata[0]_i_19_n_0\
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF53F053"
    )
        port map (
      I0 => \axi_rdata_reg[0]_i_6_n_0\,
      I1 => \axi_rdata_reg[0]_i_7_n_0\,
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_araddr__0\(5),
      I4 => \axi_rdata[0]_i_8_n_0\,
      I5 => \axi_rdata[0]_i_9_n_0\,
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => Q(113),
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x300_reg_n_0_[0]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \^b0_clkdet_ctrl_run\,
      O => \axi_rdata[0]_i_20_n_0\
    );
\axi_rdata[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[0]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x308_reg_n_0_[0]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x208_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_21_n_0\
    );
\axi_rdata[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => \slv_reg_0x324_reg_n_0_[0]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \axi_araddr_reg[8]_rep__2_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_22_n_0\
    );
\axi_rdata[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(236),
      I1 => \^cfg_phy_mem_map_control\(268),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \^cfg_phy_mem_map_control\(244),
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => Q(8),
      O => \axi_rdata[0]_i_23_n_0\
    );
\axi_rdata[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(202),
      I1 => \^cfg_phy_mem_map_control\(18),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \^cfg_phy_mem_map_control\(262),
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => Q(2),
      O => \axi_rdata[0]_i_24_n_0\
    );
\axi_rdata[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[0]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \^cfg_phy_mem_map_control\(228),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \^cfg_phy_mem_map_control\(263),
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[0]_i_25_n_0\
    );
\axi_rdata[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(0),
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x14_reg_n_0_[0]\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_araddr_reg[8]_rep__0_n_0\,
      O => \axi_rdata[0]_i_27_n_0\
    );
\axi_rdata[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(267),
      I1 => Q(32),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[0]\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => Q(14),
      O => \axi_rdata[0]_i_28_n_0\
    );
\axi_rdata[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[0]\,
      I1 => \^cfg_phy_mem_map_control\(57),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => i_reg_rx_mmcm_config_pulse_reg_n_0,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => \^cfg_phy_mem_map_control\(30),
      O => \axi_rdata[0]_i_29_n_0\
    );
\axi_rdata[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[0]\,
      I1 => \slv_reg_0x4C_reg_n_0_[0]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[0]\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => \^cfg_phy_mem_map_control\(84),
      O => \axi_rdata[0]_i_30_n_0\
    );
\axi_rdata[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(123),
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x70_reg_n_0_[0]\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      O => \axi_rdata[0]_i_31_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0E0C00000E000"
    )
        port map (
      I0 => \axi_rdata[0]_i_14_n_0\,
      I1 => \axi_rdata[0]_i_15_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[0]_i_16_n_0\,
      I5 => \axi_rdata[0]_i_17_n_0\,
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[0]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__2_n_0\,
      I1 => \slv_reg_0x328_reg_n_0_[0]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x32C_reg_n_0_[0]\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[0]_i_22_n_0\,
      O => \axi_rdata[0]_i_8_n_0\
    );
\axi_rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[31]_i_27_n_0\,
      I1 => \slv_reg_0x330_reg_n_0_[0]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x334_reg_n_0_[0]\,
      I4 => \axi_araddr__0\(5),
      I5 => axi_araddr(9),
      O => \axi_rdata[0]_i_9_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[10]_i_3_n_0\,
      I3 => \axi_rdata[26]_i_4_n_0\,
      I4 => \axi_rdata[10]_i_4_n_0\,
      I5 => \axi_rdata[10]_i_5_n_0\,
      O => \reg_data_out__0\(10)
    );
\axi_rdata[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[10]\,
      I1 => \slv_reg_0x2C_reg_n_0_[10]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \slv_reg_0x128_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_10_n_0\
    );
\axi_rdata[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545455555554555"
    )
        port map (
      I0 => \axi_rdata[10]_i_21_n_0\,
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \^cfg_phy_mem_map_control\(26),
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \slv_reg_0x138_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_11_n_0\
    );
\axi_rdata[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \axi_rdata[10]_i_22_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[10]_i_23_n_0\,
      I3 => \axi_rdata[10]_i_24_n_0\,
      O => \axi_rdata[10]_i_12_n_0\
    );
\axi_rdata[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(60),
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[10]\,
      I3 => \axi_araddr_reg[2]_rep__1_n_0\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[10]_i_25_n_0\,
      O => \axi_rdata[10]_i_13_n_0\
    );
\axi_rdata[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[10]_i_26_n_0\,
      I1 => \axi_rdata[10]_i_27_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr__0\(5),
      O => \axi_rdata[10]_i_14_n_0\
    );
\axi_rdata[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDFFCFCDCDFFFFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[10]\,
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x74_reg_n_0_[10]\,
      I4 => \axi_araddr_reg[2]_rep__1_n_0\,
      I5 => \^cfg_phy_mem_map_control\(115),
      O => \axi_rdata[10]_i_15_n_0\
    );
\axi_rdata[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(78),
      I3 => \axi_araddr_reg[2]_rep__1_n_0\,
      I4 => \^cfg_phy_mem_map_control\(180),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[10]_i_16_n_0\
    );
\axi_rdata[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000010000"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \^cfg_phy_mem_map_control\(279),
      I5 => \slv_reg_0x300_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_17_n_0\
    );
\axi_rdata[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[10]\,
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => \slv_reg_0x308_reg_n_0_[10]\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \slv_reg_0x208_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_18_n_0\
    );
\axi_rdata[10]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[10]\,
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => \slv_reg_0x318_reg_n_0_[10]\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => b0_clkdet_rx_tmr(10),
      O => \axi_rdata[10]_i_19_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AFFFFAA2A0000"
    )
        port map (
      I0 => \axi_rdata[10]_i_6_n_0\,
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \axi_rdata[10]_i_7_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_araddr__0\(5),
      I5 => \axi_rdata[10]_i_8_n_0\,
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[10]\,
      I1 => b0_clkdet_tx_tmr(10),
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_20_n_0\
    );
\axi_rdata[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[10]\,
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[10]\,
      I3 => \axi_araddr_reg[2]_rep__1_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[10]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[10]_i_21_n_0\
    );
\axi_rdata[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[10]\,
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \^cfg_phy_mem_map_control\(8),
      I4 => \axi_araddr_reg[2]_rep__1_n_0\,
      I5 => \slv_reg_0x14_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_22_n_0\
    );
\axi_rdata[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F5F7FF57FFF7F"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \^cfg_phy_mem_map_control\(162),
      I2 => \axi_araddr_reg[8]_rep_n_0\,
      I3 => \axi_araddr_reg[2]_rep__1_n_0\,
      I4 => \slv_reg_0xC_reg_n_0_[10]\,
      I5 => \slv_reg_0x10C_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_23_n_0\
    );
\axi_rdata[10]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \slv_reg_0x100_reg_n_0_[10]\,
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => Q(99),
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[10]_i_24_n_0\
    );
\axi_rdata[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[10]\,
      I1 => Q(42),
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[10]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => Q(24),
      O => \axi_rdata[10]_i_25_n_0\
    );
\axi_rdata[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[10]\,
      I1 => \slv_reg_0x44_reg_n_0_[10]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x140_reg_n_0_[10]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \slv_reg_0x40_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_26_n_0\
    );
\axi_rdata[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[10]\,
      I1 => \slv_reg_0x4C_reg_n_0_[10]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[10]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \slv_reg_0x48_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_27_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \axi_rdata[10]_i_9_n_0\,
      I1 => \axi_rdata[10]_i_10_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[10]_i_11_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[10]_i_12_n_0\,
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0E0C00000E000"
    )
        port map (
      I0 => \axi_rdata[10]_i_13_n_0\,
      I1 => \axi_rdata[10]_i_14_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[10]_i_15_n_0\,
      I5 => \axi_rdata[10]_i_16_n_0\,
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[10]\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[8]_rep_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[10]\,
      I4 => \axi_araddr_reg[2]_rep__1_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[10]\,
      I1 => \slv_reg_0x328_reg_n_0_[10]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[10]\,
      I4 => \axi_araddr_reg[2]_rep__1_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \axi_rdata[10]_i_17_n_0\,
      I1 => \axi_rdata[10]_i_18_n_0\,
      I2 => \axi_rdata[10]_i_19_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[10]_i_20_n_0\,
      O => \axi_rdata[10]_i_8_n_0\
    );
\axi_rdata[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(212),
      I1 => \slv_reg_0x24_reg_n_0_[10]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \^cfg_phy_mem_map_control\(270),
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      O => \axi_rdata[10]_i_9_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5454FF54"
    )
        port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[11]_i_3_n_0\,
      I3 => \axi_rdata[11]_i_4_n_0\,
      I4 => \axi_rdata[11]_i_5_n_0\,
      I5 => \axi_rdata[11]_i_6_n_0\,
      O => \reg_data_out__0\(11)
    );
\axi_rdata[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(213),
      I1 => \slv_reg_0x24_reg_n_0_[11]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \^cfg_phy_mem_map_control\(303),
      O => \axi_rdata[11]_i_10_n_0\
    );
\axi_rdata[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[11]\,
      I1 => \slv_reg_0x2C_reg_n_0_[11]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \slv_reg_0x128_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_11_n_0\
    );
\axi_rdata[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__1_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[11]\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[11]\,
      I5 => \axi_rdata[11]_i_24_n_0\,
      O => \axi_rdata[11]_i_12_n_0\
    );
\axi_rdata[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \axi_rdata[11]_i_25_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[11]_i_26_n_0\,
      I3 => \axi_rdata[11]_i_27_n_0\,
      O => \axi_rdata[11]_i_13_n_0\
    );
\axi_rdata[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[11]\,
      I1 => \slv_reg_0x4C_reg_n_0_[11]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \slv_reg_0x48_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_14_n_0\
    );
\axi_rdata[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[11]\,
      I1 => \slv_reg_0x44_reg_n_0_[11]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x140_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \slv_reg_0x40_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_15_n_0\
    );
\axi_rdata[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(61),
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[11]\,
      I3 => \axi_araddr_reg[2]_rep__1_n_0\,
      I4 => \axi_araddr__0\(3),
      I5 => \axi_rdata[11]_i_28_n_0\,
      O => \axi_rdata[11]_i_16_n_0\
    );
\axi_rdata[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(79),
      I3 => \axi_araddr_reg[2]_rep__1_n_0\,
      I4 => \^cfg_phy_mem_map_control\(181),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[11]_i_17_n_0\
    );
\axi_rdata[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEFFFEF"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep_n_0\,
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => \^cfg_phy_mem_map_control\(116),
      I3 => \axi_araddr_reg[2]_rep__1_n_0\,
      I4 => \slv_reg_0x74_reg_n_0_[11]\,
      I5 => \axi_rdata[11]_i_29_n_0\,
      O => \axi_rdata[11]_i_18_n_0\
    );
\axi_rdata[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr__0\(3),
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[2]_rep__1_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_19_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44455545FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[11]_i_7_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_rdata[11]_i_8_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_rdata_reg[11]_i_9_n_0\,
      I5 => \axi_rdata[26]_i_4_n_0\,
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[11]\,
      I1 => \slv_reg_0x328_reg_n_0_[11]\,
      I2 => \axi_araddr__0\(3),
      I3 => \slv_reg_0x324_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[2]_rep__1_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_20_n_0\
    );
\axi_rdata[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[11]\,
      I1 => \cfg_phy_mem_map_status_reg[248]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \^cfg_phy_mem_map_control\(282),
      O => \axi_rdata[11]_i_21_n_0\
    );
\axi_rdata[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[11]\,
      I1 => b0_clkdet_tx_tmr(11),
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[280]\,
      O => \axi_rdata[11]_i_22_n_0\
    );
\axi_rdata[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[11]\,
      I1 => \cfg_phy_mem_map_status_reg[312]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => b0_clkdet_rx_tmr(11),
      O => \axi_rdata[11]_i_23_n_0\
    );
\axi_rdata[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[11]\,
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[11]\,
      I3 => \axi_araddr_reg[2]_rep__1_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[11]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[11]_i_24_n_0\
    );
\axi_rdata[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323030020200300"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[11]\,
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x10_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[2]_rep__1_n_0\,
      I5 => \slv_reg_0x14_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_25_n_0\
    );
\axi_rdata[11]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(147),
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => Q(100),
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[11]_i_26_n_0\
    );
\axi_rdata[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A0A0A8080000"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \slv_reg_0xC_reg_n_0_[11]\,
      I2 => \axi_araddr_reg[8]_rep_n_0\,
      I3 => \slv_reg_0x10C_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[2]_rep__1_n_0\,
      I5 => \^cfg_phy_mem_map_control\(163),
      O => \axi_rdata[11]_i_27_n_0\
    );
\axi_rdata[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[11]\,
      I1 => Q(43),
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => Q(25),
      O => \axi_rdata[11]_i_28_n_0\
    );
\axi_rdata[11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(126),
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => Q(90),
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      O => \axi_rdata[11]_i_29_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[11]_i_10_n_0\,
      I1 => \axi_rdata[11]_i_11_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[11]_i_12_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[11]_i_13_n_0\,
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFBEAFBEA"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr__0\(3),
      I2 => \axi_rdata[11]_i_14_n_0\,
      I3 => \axi_rdata[11]_i_15_n_0\,
      I4 => \axi_rdata[11]_i_16_n_0\,
      I5 => \axi_araddr_reg[4]_rep__0_n_0\,
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF45FFFF"
    )
        port map (
      I0 => \axi_rdata[11]_i_17_n_0\,
      I1 => \axi_rdata[11]_i_18_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => axi_araddr(9),
      I4 => \axi_araddr__0\(6),
      I5 => \axi_araddr__0\(7),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \^cfg_phy_mem_map_control\(138),
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \axi_araddr__0\(3),
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A22222FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_rdata[11]_i_19_n_0\,
      I2 => \axi_rdata[11]_i_20_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => axi_araddr(9),
      O => \axi_rdata[11]_i_7_n_0\
    );
\axi_rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[11]_i_21_n_0\,
      I1 => \axi_araddr__0\(3),
      I2 => \^cfg_phy_mem_map_control\(280),
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[11]\,
      I5 => \axi_araddr_reg[2]_rep__1_n_0\,
      O => \axi_rdata[11]_i_8_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => \axi_rdata[26]_i_4_n_0\,
      I1 => \axi_rdata[12]_i_2_n_0\,
      I2 => axi_araddr(9),
      I3 => \axi_rdata[12]_i_3_n_0\,
      I4 => \axi_rdata[12]_i_4_n_0\,
      I5 => \axi_rdata[12]_i_5_n_0\,
      O => \reg_data_out__0\(12)
    );
\axi_rdata[12]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[12]\,
      I1 => \slv_reg_0x2C_reg_n_0_[12]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \slv_reg_0x128_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_10_n_0\
    );
\axi_rdata[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[12]\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[12]\,
      I5 => \axi_rdata[12]_i_22_n_0\,
      O => \axi_rdata[12]_i_11_n_0\
    );
\axi_rdata[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \axi_rdata[12]_i_23_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[12]_i_24_n_0\,
      I3 => \axi_rdata[12]_i_25_n_0\,
      O => \axi_rdata[12]_i_12_n_0\
    );
\axi_rdata[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(62),
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[12]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[12]_i_26_n_0\,
      O => \axi_rdata[12]_i_13_n_0\
    );
\axi_rdata[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[12]_i_27_n_0\,
      I1 => \axi_rdata[12]_i_28_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr__0\(5),
      O => \axi_rdata[12]_i_14_n_0\
    );
\axi_rdata[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFDDDFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \^cfg_phy_mem_map_control\(127),
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => Q(91),
      I5 => \axi_rdata[12]_i_29_n_0\,
      O => \axi_rdata[12]_i_15_n_0\
    );
\axi_rdata[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(80),
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(182),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[12]_i_16_n_0\
    );
\axi_rdata[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \slv_reg_0x328_reg_n_0_[12]\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \slv_reg_0x32C_reg_n_0_[12]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[12]_i_17_n_0\
    );
\axi_rdata[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \slv_reg_0x324_reg_n_0_[12]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[12]\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[12]_i_18_n_0\
    );
\axi_rdata[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[12]\,
      I1 => b0_clkdet_tx_tmr(12),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[12]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[281]\,
      O => \axi_rdata[12]_i_19_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[12]_i_6_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_rdata_reg[12]_i_7_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_rdata[12]_i_8_n_0\,
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[12]\,
      I1 => \cfg_phy_mem_map_status_reg[313]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[12]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => b0_clkdet_rx_tmr(12),
      O => \axi_rdata[12]_i_20_n_0\
    );
\axi_rdata[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[12]\,
      I1 => \cfg_phy_mem_map_status_reg[249]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[12]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(283),
      O => \axi_rdata[12]_i_21_n_0\
    );
\axi_rdata[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[12]\,
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[12]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[12]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[12]_i_22_n_0\
    );
\axi_rdata[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC000A000C000A"
    )
        port map (
      I0 => \slv_reg_0x10_reg_n_0_[12]\,
      I1 => \slv_reg_0x14_reg_n_0_[12]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x1C_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_23_n_0\
    );
\axi_rdata[12]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(148),
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => Q(105),
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[12]_i_24_n_0\
    );
\axi_rdata[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(164),
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0xC_reg_n_0_[12]\,
      I4 => \slv_reg_0x10C_reg_n_0_[12]\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[12]_i_25_n_0\
    );
\axi_rdata[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[12]\,
      I1 => Q(44),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[12]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => Q(26),
      O => \axi_rdata[12]_i_26_n_0\
    );
\axi_rdata[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[12]\,
      I1 => \^cfg_phy_mem_map_control\(66),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => data42(12),
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \^cfg_phy_mem_map_control\(39),
      O => \axi_rdata[12]_i_27_n_0\
    );
\axi_rdata[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[12]\,
      I1 => \slv_reg_0x4C_reg_n_0_[12]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[12]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \^cfg_phy_mem_map_control\(93),
      O => \axi_rdata[12]_i_28_n_0\
    );
\axi_rdata[12]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \slv_reg_0x74_reg_n_0_[12]\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \^cfg_phy_mem_map_control\(117),
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      O => \axi_rdata[12]_i_29_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[12]_i_9_n_0\,
      I1 => \axi_rdata[12]_i_10_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[12]_i_11_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[12]_i_12_n_0\,
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0E0C00000E000"
    )
        port map (
      I0 => \axi_rdata[12]_i_13_n_0\,
      I1 => \axi_rdata[12]_i_14_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[12]_i_15_n_0\,
      I5 => \axi_rdata[12]_i_16_n_0\,
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \^cfg_phy_mem_map_control\(139),
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \axi_rdata[12]_i_17_n_0\,
      I1 => \axi_rdata[12]_i_18_n_0\,
      I2 => \axi_rdata[31]_i_27_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[12]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[12]_i_21_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \^cfg_phy_mem_map_control\(281),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[12]\,
      I5 => \axi_araddr_reg[2]_rep__0_n_0\,
      O => \axi_rdata[12]_i_8_n_0\
    );
\axi_rdata[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(214),
      I1 => \slv_reg_0x24_reg_n_0_[12]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => data35(12),
      O => \axi_rdata[12]_i_9_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => \axi_rdata[26]_i_4_n_0\,
      I1 => \axi_rdata[13]_i_2_n_0\,
      I2 => axi_araddr(9),
      I3 => \axi_rdata[13]_i_3_n_0\,
      I4 => \axi_rdata[13]_i_4_n_0\,
      I5 => \axi_rdata[13]_i_5_n_0\,
      O => \reg_data_out__0\(13)
    );
\axi_rdata[13]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[13]\,
      I1 => \slv_reg_0x2C_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \slv_reg_0x128_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_10_n_0\
    );
\axi_rdata[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[13]\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[13]\,
      I5 => \axi_rdata[13]_i_22_n_0\,
      O => \axi_rdata[13]_i_11_n_0\
    );
\axi_rdata[13]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[13]_i_23_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[13]_i_24_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_rdata[13]_i_25_n_0\,
      O => \axi_rdata[13]_i_12_n_0\
    );
\axi_rdata[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(63),
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[13]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[13]_i_26_n_0\,
      O => \axi_rdata[13]_i_13_n_0\
    );
\axi_rdata[13]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFECCCE"
    )
        port map (
      I0 => \axi_rdata[13]_i_27_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[13]_i_28_n_0\,
      O => \axi_rdata[13]_i_14_n_0\
    );
\axi_rdata[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555155FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[13]_i_29_n_0\,
      I1 => Q(112),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[13]_i_15_n_0\
    );
\axi_rdata[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(81),
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(183),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[13]_i_16_n_0\
    );
\axi_rdata[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \slv_reg_0x328_reg_n_0_[13]\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \slv_reg_0x32C_reg_n_0_[13]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[13]_i_17_n_0\
    );
\axi_rdata[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \slv_reg_0x324_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[13]_i_18_n_0\
    );
\axi_rdata[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[13]\,
      I1 => b0_clkdet_tx_tmr(13),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[282]\,
      O => \axi_rdata[13]_i_19_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[13]_i_6_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_rdata_reg[13]_i_7_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_rdata[13]_i_8_n_0\,
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[13]\,
      I1 => \cfg_phy_mem_map_status_reg[314]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => b0_clkdet_rx_tmr(13),
      O => \axi_rdata[13]_i_20_n_0\
    );
\axi_rdata[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[13]\,
      I1 => \cfg_phy_mem_map_status_reg[250]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(284),
      O => \axi_rdata[13]_i_21_n_0\
    );
\axi_rdata[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[13]\,
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[13]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[13]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[13]_i_22_n_0\
    );
\axi_rdata[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320030323200000"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[13]\,
      I1 => \axi_araddr_reg[8]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x14_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x10_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_23_n_0\
    );
\axi_rdata[13]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[13]\,
      I1 => \slv_reg_0xC_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \slv_reg_0x108_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_24_n_0\
    );
\axi_rdata[13]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \^cfg_phy_mem_map_control\(149),
      I2 => \axi_araddr_reg[8]_rep_n_0\,
      O => \axi_rdata[13]_i_25_n_0\
    );
\axi_rdata[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[13]\,
      I1 => Q(45),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => Q(27),
      O => \axi_rdata[13]_i_26_n_0\
    );
\axi_rdata[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[13]\,
      I1 => \^cfg_phy_mem_map_control\(67),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => data42(13),
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \^cfg_phy_mem_map_control\(40),
      O => \axi_rdata[13]_i_27_n_0\
    );
\axi_rdata[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[13]\,
      I1 => \slv_reg_0x4C_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      I5 => \^cfg_phy_mem_map_control\(94),
      O => \axi_rdata[13]_i_28_n_0\
    );
\axi_rdata[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC000A000C000A"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(118),
      I1 => \slv_reg_0x74_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \^cfg_phy_mem_map_control\(128),
      O => \axi_rdata[13]_i_29_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[13]_i_9_n_0\,
      I1 => \axi_rdata[13]_i_10_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[13]_i_11_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[13]_i_12_n_0\,
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F8000000F800"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[13]_i_13_n_0\,
      I2 => \axi_rdata[13]_i_14_n_0\,
      I3 => \axi_rdata[16]_i_3_n_0\,
      I4 => \axi_rdata[13]_i_15_n_0\,
      I5 => \axi_rdata[13]_i_16_n_0\,
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \^cfg_phy_mem_map_control\(140),
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep_n_0\,
      O => \axi_rdata[13]_i_5_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \axi_rdata[13]_i_17_n_0\,
      I1 => \axi_rdata[13]_i_18_n_0\,
      I2 => \axi_rdata[31]_i_27_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[13]_i_21_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => data49(13),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[13]\,
      I5 => \axi_araddr_reg[2]_rep__0_n_0\,
      O => \axi_rdata[13]_i_8_n_0\
    );
\axi_rdata[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(215),
      I1 => \slv_reg_0x24_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr_reg[8]_rep_n_0\,
      I4 => data35(13),
      O => \axi_rdata[13]_i_9_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5454FF54"
    )
        port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[14]_i_3_n_0\,
      I3 => \axi_rdata[14]_i_4_n_0\,
      I4 => \axi_rdata[14]_i_5_n_0\,
      I5 => \axi_rdata[14]_i_6_n_0\,
      O => \reg_data_out__0\(14)
    );
\axi_rdata[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(216),
      I1 => \slv_reg_0x24_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => data35(14),
      O => \axi_rdata[14]_i_10_n_0\
    );
\axi_rdata[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[14]\,
      I1 => \slv_reg_0x2C_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x128_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_11_n_0\
    );
\axi_rdata[14]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF13"
    )
        port map (
      I0 => \axi_rdata[14]_i_24_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \axi_rdata[14]_i_25_n_0\,
      I4 => \axi_rdata[14]_i_26_n_0\,
      O => \axi_rdata[14]_i_12_n_0\
    );
\axi_rdata[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[14]\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x138_reg_n_0_[14]\,
      I5 => \axi_rdata[14]_i_27_n_0\,
      O => \axi_rdata[14]_i_13_n_0\
    );
\axi_rdata[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[14]\,
      I1 => \slv_reg_0x4C_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[14]\,
      I4 => \axi_araddr__0\(8),
      I5 => \slv_reg_0x48_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_14_n_0\
    );
\axi_rdata[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[14]\,
      I1 => \slv_reg_0x44_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => data42(14),
      I4 => \axi_araddr__0\(8),
      I5 => \slv_reg_0x40_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_15_n_0\
    );
\axi_rdata[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(64),
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x158_reg_n_0_[14]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[14]_i_28_n_0\,
      O => \axi_rdata[14]_i_16_n_0\
    );
\axi_rdata[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(82),
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg_0x60_reg_n_0_[14]\,
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[14]_i_17_n_0\
    );
\axi_rdata[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(129),
      I1 => \axi_araddr__0\(8),
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \^cfg_phy_mem_map_control\(308),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x74_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_18_n_0\
    );
\axi_rdata[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr__0\(8),
      I3 => \slv_reg_0x330_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_19_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44455545FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[14]_i_7_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_rdata[14]_i_8_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_rdata_reg[14]_i_9_n_0\,
      I5 => \axi_rdata[26]_i_4_n_0\,
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[14]\,
      I1 => \slv_reg_0x328_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_20_n_0\
    );
\axi_rdata[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[14]\,
      I1 => \cfg_phy_mem_map_status_reg[251]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[14]\,
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(285),
      O => \axi_rdata[14]_i_21_n_0\
    );
\axi_rdata[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[14]\,
      I1 => b0_clkdet_tx_tmr(14),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[14]\,
      I4 => \axi_araddr__0\(8),
      I5 => \cfg_phy_mem_map_status_reg[283]\,
      O => \axi_rdata[14]_i_22_n_0\
    );
\axi_rdata[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[14]\,
      I1 => \cfg_phy_mem_map_status_reg[315]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[14]\,
      I4 => \axi_araddr__0\(8),
      I5 => b0_clkdet_rx_tmr(14),
      O => \axi_rdata[14]_i_23_n_0\
    );
\axi_rdata[14]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[14]\,
      I1 => \slv_reg_0xC_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x108_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_24_n_0\
    );
\axi_rdata[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF03FFF5FFF3FFF5"
    )
        port map (
      I0 => \slv_reg_0x10_reg_n_0_[14]\,
      I1 => \slv_reg_0x14_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x1C_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_25_n_0\
    );
\axi_rdata[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00AEAAAA00AA"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr__0\(8),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \^cfg_phy_mem_map_control\(150),
      O => \axi_rdata[14]_i_26_n_0\
    );
\axi_rdata[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[14]\,
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x130_reg_n_0_[14]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[14]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[14]_i_27_n_0\
    );
\axi_rdata[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[14]\,
      I1 => Q(46),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[14]\,
      I4 => \axi_araddr__0\(8),
      I5 => Q(28),
      O => \axi_rdata[14]_i_28_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFA0A0C0CFC0CF"
    )
        port map (
      I0 => \axi_rdata[14]_i_10_n_0\,
      I1 => \axi_rdata[14]_i_11_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[14]_i_12_n_0\,
      I4 => \axi_rdata[14]_i_13_n_0\,
      I5 => \axi_rdata[27]_i_11_n_0\,
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFBEAFBEA"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => \axi_rdata[14]_i_14_n_0\,
      I3 => \axi_rdata[14]_i_15_n_0\,
      I4 => \axi_rdata[14]_i_16_n_0\,
      I5 => \axi_araddr_reg[4]_rep__0_n_0\,
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF45FFFF"
    )
        port map (
      I0 => \axi_rdata[14]_i_17_n_0\,
      I1 => \axi_rdata[14]_i_18_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => axi_araddr(9),
      I4 => \axi_araddr__0\(6),
      I5 => \axi_araddr__0\(7),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \^cfg_phy_mem_map_control\(141),
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr__0\(8),
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A22222FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_rdata[14]_i_19_n_0\,
      I2 => \axi_rdata[14]_i_20_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_araddr__0\(8),
      I5 => axi_araddr(9),
      O => \axi_rdata[14]_i_7_n_0\
    );
\axi_rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[14]_i_21_n_0\,
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => data49(14),
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x300_reg_n_0_[14]\,
      I5 => \axi_araddr_reg[2]_rep__0_n_0\,
      O => \axi_rdata[14]_i_8_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => \axi_rdata[26]_i_4_n_0\,
      I1 => \axi_rdata[15]_i_2_n_0\,
      I2 => axi_araddr(9),
      I3 => \axi_rdata[15]_i_3_n_0\,
      I4 => \axi_rdata[15]_i_4_n_0\,
      I5 => \axi_rdata[15]_i_5_n_0\,
      O => \reg_data_out__0\(15)
    );
\axi_rdata[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[15]\,
      I1 => \slv_reg_0x2C_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x128_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_10_n_0\
    );
\axi_rdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFAFBFFFBFA"
    )
        port map (
      I0 => \axi_rdata[15]_i_21_n_0\,
      I1 => \axi_rdata[15]_i_22_n_0\,
      I2 => \axi_araddr__0\(5),
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \axi_rdata[15]_i_23_n_0\,
      O => \axi_rdata[15]_i_11_n_0\
    );
\axi_rdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[15]\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x138_reg_n_0_[15]\,
      I5 => \axi_rdata[15]_i_24_n_0\,
      O => \axi_rdata[15]_i_12_n_0\
    );
\axi_rdata[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(65),
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x158_reg_n_0_[15]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[15]_i_25_n_0\,
      O => \axi_rdata[15]_i_13_n_0\
    );
\axi_rdata[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[15]_i_26_n_0\,
      I1 => \axi_rdata[15]_i_27_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr__0\(5),
      O => \axi_rdata[15]_i_14_n_0\
    );
\axi_rdata[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(130),
      I1 => \axi_araddr__0\(8),
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x70_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x74_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_15_n_0\
    );
\axi_rdata[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(83),
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg_0x60_reg_n_0_[15]\,
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[15]_i_16_n_0\
    );
\axi_rdata[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[15]\,
      I1 => \cfg_phy_mem_map_status_reg[316]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[15]\,
      I4 => \axi_araddr__0\(8),
      I5 => b0_clkdet_rx_tmr(15),
      O => \axi_rdata[15]_i_17_n_0\
    );
\axi_rdata[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[15]\,
      I1 => b0_clkdet_tx_tmr(15),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[15]\,
      I4 => \axi_araddr__0\(8),
      I5 => \cfg_phy_mem_map_status_reg[284]\,
      O => \axi_rdata[15]_i_18_n_0\
    );
\axi_rdata[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[15]\,
      I1 => \cfg_phy_mem_map_status_reg[252]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[15]\,
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(286),
      O => \axi_rdata[15]_i_19_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5FFFF55D50000"
    )
        port map (
      I0 => \axi_rdata[15]_i_6_n_0\,
      I1 => \axi_araddr__0\(8),
      I2 => \axi_rdata[15]_i_7_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_araddr__0\(5),
      I5 => \axi_rdata[15]_i_8_n_0\,
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data49(15),
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x300_reg_n_0_[15]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      O => \axi_rdata[15]_i_20_n_0\
    );
\axi_rdata[15]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(305),
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \axi_araddr__0\(8),
      O => \axi_rdata[15]_i_21_n_0\
    );
\axi_rdata[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDFFCFCDCDFFFFF"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[15]\,
      I1 => \axi_araddr__0\(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x14_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x10_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_22_n_0\
    );
\axi_rdata[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[15]\,
      I1 => \slv_reg_0xC_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x108_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_23_n_0\
    );
\axi_rdata[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[15]\,
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x130_reg_n_0_[15]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[15]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[15]_i_24_n_0\
    );
\axi_rdata[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[15]\,
      I1 => Q(47),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[15]\,
      I4 => \axi_araddr__0\(8),
      I5 => Q(29),
      O => \axi_rdata[15]_i_25_n_0\
    );
\axi_rdata[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[15]\,
      I1 => \slv_reg_0x44_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => data42(15),
      I4 => \axi_araddr__0\(8),
      I5 => \slv_reg_0x40_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_26_n_0\
    );
\axi_rdata[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[15]\,
      I1 => \slv_reg_0x4C_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[15]\,
      I4 => \axi_araddr__0\(8),
      I5 => \slv_reg_0x48_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_27_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0CFC0CFC0"
    )
        port map (
      I0 => \axi_rdata[15]_i_9_n_0\,
      I1 => \axi_rdata[15]_i_10_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[15]_i_11_n_0\,
      I4 => \axi_rdata[15]_i_12_n_0\,
      I5 => \axi_rdata[27]_i_11_n_0\,
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0E0C00000E000"
    )
        port map (
      I0 => \axi_rdata[15]_i_13_n_0\,
      I1 => \axi_rdata[15]_i_14_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[15]_i_15_n_0\,
      I5 => \axi_rdata[15]_i_16_n_0\,
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \^cfg_phy_mem_map_control\(142),
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr__0\(8),
      O => \axi_rdata[15]_i_5_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr__0\(8),
      I3 => \slv_reg_0x330_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[15]\,
      I1 => \slv_reg_0x328_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_7_n_0\
    );
\axi_rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[15]_i_17_n_0\,
      I1 => \axi_rdata[15]_i_18_n_0\,
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_rdata[15]_i_19_n_0\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[15]_i_20_n_0\,
      O => \axi_rdata[15]_i_8_n_0\
    );
\axi_rdata[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(217),
      I1 => \slv_reg_0x24_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => data35(15),
      O => \axi_rdata[15]_i_9_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FF08FFFFFF08"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      I2 => \axi_rdata[16]_i_4_n_0\,
      I3 => \axi_rdata[16]_i_5_n_0\,
      I4 => \axi_rdata[16]_i_6_n_0\,
      I5 => \axi_rdata[16]_i_7_n_0\,
      O => reg_data_out(16)
    );
\axi_rdata[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[16]\,
      I1 => \^cfg_phy_mem_map_control\(68),
      I2 => \axi_araddr__0\(2),
      I3 => data42(16),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(41),
      O => \axi_rdata[16]_i_10_n_0\
    );
\axi_rdata[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FFFFFFFF"
    )
        port map (
      I0 => \slv_reg_0x74_reg_n_0_[16]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x70_reg_n_0_[16]\,
      I3 => \axi_rdata[31]_i_16_n_0\,
      I4 => \axi_rdata[16]_i_21_n_0\,
      I5 => \axi_araddr_reg[4]_rep__0_n_0\,
      O => \axi_rdata[16]_i_11_n_0\
    );
\axi_rdata[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[16]_i_12_n_0\
    );
\axi_rdata[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200022202"
    )
        port map (
      I0 => \axi_rdata[27]_i_11_n_0\,
      I1 => \axi_rdata[16]_i_24_n_0\,
      I2 => \slv_reg_0x138_reg_n_0_[16]\,
      I3 => \axi_rdata[16]_i_25_n_0\,
      I4 => \^cfg_phy_mem_map_control\(27),
      I5 => \axi_rdata[16]_i_26_n_0\,
      O => \axi_rdata[16]_i_14_n_0\
    );
\axi_rdata[16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => \slv_reg_0x100_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_15_n_0\
    );
\axi_rdata[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBA0000"
    )
        port map (
      I0 => \axi_rdata[16]_i_27_n_0\,
      I1 => \axi_rdata[29]_i_22_n_0\,
      I2 => \slv_reg_0x1C_reg_n_0_[16]\,
      I3 => \axi_rdata[16]_i_28_n_0\,
      I4 => \axi_rdata[20]_i_27_n_0\,
      I5 => \axi_rdata[16]_i_29_n_0\,
      O => \axi_rdata[16]_i_16_n_0\
    );
\axi_rdata[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A22222FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_rdata[16]_i_30_n_0\,
      I2 => \axi_rdata[16]_i_31_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => axi_araddr(9),
      O => \axi_rdata[16]_i_17_n_0\
    );
\axi_rdata[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[16]_i_32_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => data49(16),
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[16]\,
      I5 => \axi_araddr__0\(2),
      O => \axi_rdata[16]_i_18_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEECFEEFCEECC"
    )
        port map (
      I0 => \axi_rdata[16]_i_8_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_rdata[16]_i_9_n_0\,
      I5 => \axi_rdata[16]_i_10_n_0\,
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[16]\,
      I1 => Q(48),
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x150_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => Q(30),
      O => \axi_rdata[16]_i_20_n_0\
    );
\axi_rdata[16]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFFFF"
    )
        port map (
      I0 => Q(92),
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x7C_reg_n_0_[16]\,
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[16]_i_21_n_0\
    );
\axi_rdata[16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[16]\,
      I1 => \slv_reg_0x2C_reg_n_0_[16]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \^cfg_phy_mem_map_control\(252),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => Q(12),
      O => \axi_rdata[16]_i_22_n_0\
    );
\axi_rdata[16]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(218),
      I1 => \slv_reg_0x24_reg_n_0_[16]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => data35(16),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => Q(6),
      O => \axi_rdata[16]_i_23_n_0\
    );
\axi_rdata[16]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[16]\,
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[16]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[16]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[16]_i_24_n_0\
    );
\axi_rdata[16]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[16]_i_25_n_0\
    );
\axi_rdata[16]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[16]_i_26_n_0\
    );
\axi_rdata[16]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[16]_i_27_n_0\
    );
\axi_rdata[16]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \slv_reg_0x14_reg_n_0_[16]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x10_reg_n_0_[16]\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[16]_i_28_n_0\
    );
\axi_rdata[16]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100033311330333"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[16]\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \slv_reg_0xC_reg_n_0_[16]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(165),
      O => \axi_rdata[16]_i_29_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \axi_araddr__0\(7),
      I1 => \axi_araddr__0\(6),
      I2 => axi_araddr(9),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__0_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[16]\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x334_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_30_n_0\
    );
\axi_rdata[16]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[16]\,
      I1 => \slv_reg_0x328_reg_n_0_[16]\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[16]\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x320_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_31_n_0\
    );
\axi_rdata[16]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[16]\,
      I1 => \cfg_phy_mem_map_status_reg[253]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x308_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(287),
      O => \axi_rdata[16]_i_32_n_0\
    );
\axi_rdata[16]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[16]\,
      I1 => b0_clkdet_tx_tmr(16),
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x310_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[285]\,
      O => \axi_rdata[16]_i_33_n_0\
    );
\axi_rdata[16]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[16]\,
      I1 => \cfg_phy_mem_map_status_reg[317]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x318_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => b0_clkdet_rx_tmr(16),
      O => \axi_rdata[16]_i_34_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800088808"
    )
        port map (
      I0 => \axi_rdata[16]_i_11_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \^cfg_phy_mem_map_control\(184),
      I3 => \axi_araddr__0\(2),
      I4 => Q(84),
      I5 => \axi_rdata[16]_i_12_n_0\,
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x80_reg_n_0_[16]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[16]_i_5_n_0\
    );
\axi_rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECEFECEFECECECEF"
    )
        port map (
      I0 => \axi_rdata_reg[16]_i_13_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[16]_i_14_n_0\,
      I4 => \axi_rdata[16]_i_15_n_0\,
      I5 => \axi_rdata[16]_i_16_n_0\,
      O => \axi_rdata[16]_i_6_n_0\
    );
\axi_rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44455545FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[16]_i_17_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_rdata[16]_i_18_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_rdata_reg[16]_i_19_n_0\,
      I5 => \axi_rdata[26]_i_4_n_0\,
      O => \axi_rdata[16]_i_7_n_0\
    );
\axi_rdata[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(66),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[16]\,
      I3 => \axi_araddr__0\(2),
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[16]_i_20_n_0\,
      O => \axi_rdata[16]_i_8_n_0\
    );
\axi_rdata[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[16]\,
      I1 => \slv_reg_0x4C_reg_n_0_[16]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x148_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(95),
      O => \axi_rdata[16]_i_9_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB000"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => \axi_rdata[17]_i_3_n_0\,
      I2 => \axi_rdata[26]_i_4_n_0\,
      I3 => \axi_rdata[17]_i_4_n_0\,
      I4 => \axi_rdata[17]_i_5_n_0\,
      I5 => \axi_rdata[17]_i_6_n_0\,
      O => \reg_data_out__0\(17)
    );
\axi_rdata[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF03FFF5FFF3FFF5"
    )
        port map (
      I0 => \slv_reg_0x10_reg_n_0_[17]\,
      I1 => \slv_reg_0x14_reg_n_0_[17]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x1C_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_10_n_0\
    );
\axi_rdata[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBFFFBF"
    )
        port map (
      I0 => \axi_araddr__0\(2),
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \^cfg_phy_mem_map_control\(28),
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[17]\,
      I5 => \axi_rdata[17]_i_20_n_0\,
      O => \axi_rdata[17]_i_11_n_0\
    );
\axi_rdata[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \axi_rdata[17]_i_21_n_0\,
      I1 => \axi_rdata[17]_i_22_n_0\,
      I2 => \axi_rdata[17]_i_23_n_0\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_rdata[17]_i_24_n_0\,
      O => \axi_rdata[17]_i_12_n_0\
    );
\axi_rdata[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[17]\,
      I1 => \slv_reg_0x328_reg_n_0_[17]\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[17]\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x320_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_13_n_0\
    );
\axi_rdata[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[31]_i_27_n_0\,
      I1 => \slv_reg_0x330_reg_n_0_[17]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x334_reg_n_0_[17]\,
      I4 => \axi_araddr__0\(5),
      I5 => axi_araddr(9),
      O => \axi_rdata[17]_i_14_n_0\
    );
\axi_rdata[17]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[17]_i_25_n_0\,
      I1 => \axi_rdata[17]_i_26_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr__0\(5),
      O => \axi_rdata[17]_i_15_n_0\
    );
\axi_rdata[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(67),
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[17]\,
      I3 => \axi_araddr__0\(2),
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \axi_rdata[17]_i_27_n_0\,
      O => \axi_rdata[17]_i_16_n_0\
    );
\axi_rdata[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDFFCFCDCDFFFFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[17]\,
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x74_reg_n_0_[17]\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x70_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_17_n_0\
    );
\axi_rdata[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(85),
      I3 => \axi_araddr__0\(2),
      I4 => \^cfg_phy_mem_map_control\(185),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[17]_i_18_n_0\
    );
\axi_rdata[17]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(166),
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0xC_reg_n_0_[17]\,
      I4 => \slv_reg_0x10C_reg_n_0_[17]\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[17]_i_19_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAAAAAAAEAA"
    )
        port map (
      I0 => axi_araddr(9),
      I1 => \axi_araddr__0\(5),
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_rdata[17]_i_7_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \axi_rdata[17]_i_8_n_0\,
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[17]\,
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[17]\,
      I3 => \axi_araddr__0\(2),
      I4 => \slv_reg_0x134_reg_n_0_[17]\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[17]_i_20_n_0\
    );
\axi_rdata[17]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011100010"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr__0\(2),
      I2 => data49(17),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[17]\,
      I5 => \axi_araddr_reg[3]_rep__1_n_0\,
      O => \axi_rdata[17]_i_21_n_0\
    );
\axi_rdata[17]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[17]\,
      I1 => \cfg_phy_mem_map_status_reg[254]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x308_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(288),
      O => \axi_rdata[17]_i_22_n_0\
    );
\axi_rdata[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[17]\,
      I1 => \cfg_phy_mem_map_status_reg[318]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x318_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => b0_clkdet_rx_tmr(17),
      O => \axi_rdata[17]_i_23_n_0\
    );
\axi_rdata[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[17]\,
      I1 => b0_clkdet_tx_tmr(17),
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x310_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[286]\,
      O => \axi_rdata[17]_i_24_n_0\
    );
\axi_rdata[17]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[17]\,
      I1 => \^cfg_phy_mem_map_control\(69),
      I2 => \axi_araddr__0\(2),
      I3 => data42(17),
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \^cfg_phy_mem_map_control\(42),
      O => \axi_rdata[17]_i_25_n_0\
    );
\axi_rdata[17]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[17]\,
      I1 => \slv_reg_0x4C_reg_n_0_[17]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x148_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \^cfg_phy_mem_map_control\(96),
      O => \axi_rdata[17]_i_26_n_0\
    );
\axi_rdata[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[17]\,
      I1 => Q(49),
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x150_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => Q(31),
      O => \axi_rdata[17]_i_27_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA0FCA"
    )
        port map (
      I0 => \axi_rdata[17]_i_9_n_0\,
      I1 => \axi_rdata[17]_i_10_n_0\,
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_araddr__0\(5),
      I4 => \axi_rdata[17]_i_11_n_0\,
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05C50505"
    )
        port map (
      I0 => \axi_rdata[17]_i_12_n_0\,
      I1 => \axi_rdata[17]_i_13_n_0\,
      I2 => \axi_araddr__0\(5),
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \axi_rdata[17]_i_14_n_0\,
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A0E0A00000E000"
    )
        port map (
      I0 => \axi_rdata[17]_i_15_n_0\,
      I1 => \axi_rdata[17]_i_16_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[17]_i_17_n_0\,
      I5 => \axi_rdata[17]_i_18_n_0\,
      O => \axi_rdata[17]_i_5_n_0\
    );
\axi_rdata[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x80_reg_n_0_[17]\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      O => \axi_rdata[17]_i_6_n_0\
    );
\axi_rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(219),
      I1 => \slv_reg_0x24_reg_n_0_[17]\,
      I2 => \axi_araddr__0\(2),
      I3 => data35(17),
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => Q(7),
      O => \axi_rdata[17]_i_7_n_0\
    );
\axi_rdata[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[17]\,
      I1 => \slv_reg_0x2C_reg_n_0_[17]\,
      I2 => \axi_araddr__0\(2),
      I3 => \^cfg_phy_mem_map_control\(253),
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => Q(13),
      O => \axi_rdata[17]_i_8_n_0\
    );
\axi_rdata[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF47FFFF"
    )
        port map (
      I0 => Q(101),
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x100_reg_n_0_[17]\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \axi_rdata[17]_i_19_n_0\,
      O => \axi_rdata[17]_i_9_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[18]_i_3_n_0\,
      I3 => \axi_rdata[26]_i_4_n_0\,
      I4 => \axi_rdata[18]_i_4_n_0\,
      I5 => \axi_rdata[18]_i_5_n_0\,
      O => \reg_data_out__0\(18)
    );
\axi_rdata[18]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[18]\,
      I1 => \slv_reg_0x2C_reg_n_0_[18]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(254),
      O => \axi_rdata[18]_i_10_n_0\
    );
\axi_rdata[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545455555554555"
    )
        port map (
      I0 => \axi_rdata[18]_i_21_n_0\,
      I1 => \axi_araddr_reg[2]_rep__2_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \^cfg_phy_mem_map_control\(29),
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => \slv_reg_0x138_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_11_n_0\
    );
\axi_rdata[18]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \axi_rdata[18]_i_22_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[18]_i_23_n_0\,
      I3 => \axi_rdata[18]_i_24_n_0\,
      O => \axi_rdata[18]_i_12_n_0\
    );
\axi_rdata[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[18]\,
      I1 => \^cfg_phy_mem_map_control\(70),
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => data42(18),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(43),
      O => \axi_rdata[18]_i_13_n_0\
    );
\axi_rdata[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[18]\,
      I1 => \slv_reg_0x4C_reg_n_0_[18]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(97),
      O => \axi_rdata[18]_i_14_n_0\
    );
\axi_rdata[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \axi_rdata[18]_i_25_n_0\,
      I1 => \axi_rdata[31]_i_27_n_0\,
      I2 => \slv_reg_0x150_reg_n_0_[18]\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0x154_reg_n_0_[18]\,
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[18]_i_15_n_0\
    );
\axi_rdata[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[19]_i_15_n_0\,
      I1 => \^cfg_phy_mem_map_control\(186),
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[18]_i_26_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => \axi_rdata[18]_i_16_n_0\
    );
\axi_rdata[18]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[18]\,
      I1 => \cfg_phy_mem_map_status_reg[319]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => b0_clkdet_rx_tmr(18),
      O => \axi_rdata[18]_i_17_n_0\
    );
\axi_rdata[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[18]\,
      I1 => b0_clkdet_tx_tmr(18),
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[287]\,
      O => \axi_rdata[18]_i_18_n_0\
    );
\axi_rdata[18]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[18]\,
      I1 => \cfg_phy_mem_map_status_reg[255]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \^cfg_phy_mem_map_control\(289),
      O => \axi_rdata[18]_i_19_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1D111D1D1D1D1D1"
    )
        port map (
      I0 => \axi_rdata[18]_i_6_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_rdata[18]_i_7_n_0\,
      I3 => \axi_rdata[18]_i_8_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data49(18),
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \slv_reg_0x300_reg_n_0_[18]\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      O => \axi_rdata[18]_i_20_n_0\
    );
\axi_rdata[18]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[18]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[18]\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[18]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[18]_i_21_n_0\
    );
\axi_rdata[18]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[18]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x10_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x14_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_22_n_0\
    );
\axi_rdata[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F5F7FF57FFF7F"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \^cfg_phy_mem_map_control\(167),
      I2 => \axi_araddr_reg[8]_rep__0_n_0\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0xC_reg_n_0_[18]\,
      I5 => \slv_reg_0x10C_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_23_n_0\
    );
\axi_rdata[18]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \slv_reg_0x100_reg_n_0_[18]\,
      I1 => \axi_araddr_reg[2]_rep__2_n_0\,
      I2 => Q(102),
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[18]_i_24_n_0\
    );
\axi_rdata[18]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \slv_reg_0x158_reg_n_0_[18]\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[18]_i_25_n_0\
    );
\axi_rdata[18]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[18]\,
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \^cfg_phy_mem_map_control\(119),
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x74_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_26_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \axi_rdata[18]_i_9_n_0\,
      I1 => \axi_rdata[18]_i_10_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[18]_i_11_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[18]_i_12_n_0\,
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF3210"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[18]_i_13_n_0\,
      I3 => \axi_rdata[18]_i_14_n_0\,
      I4 => \axi_rdata[18]_i_15_n_0\,
      I5 => \axi_rdata[18]_i_16_n_0\,
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__2_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[18]\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[18]_i_5_n_0\
    );
\axi_rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[18]_i_17_n_0\,
      I1 => \axi_rdata[18]_i_18_n_0\,
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_rdata[18]_i_19_n_0\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[18]_i_20_n_0\,
      O => \axi_rdata[18]_i_6_n_0\
    );
\axi_rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__1_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__1_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_7_n_0\
    );
\axi_rdata[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[18]\,
      I1 => \slv_reg_0x328_reg_n_0_[18]\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_8_n_0\
    );
\axi_rdata[18]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(220),
      I1 => \slv_reg_0x24_reg_n_0_[18]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => data35(18),
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      O => \axi_rdata[18]_i_9_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => \axi_rdata[26]_i_4_n_0\,
      I1 => \axi_rdata[19]_i_2_n_0\,
      I2 => axi_araddr(9),
      I3 => \axi_rdata[19]_i_3_n_0\,
      I4 => \axi_rdata[19]_i_4_n_0\,
      I5 => \axi_rdata[19]_i_5_n_0\,
      O => \reg_data_out__0\(19)
    );
\axi_rdata[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[19]\,
      I1 => \slv_reg_0x2C_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(255),
      O => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__2_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[19]\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[19]\,
      I5 => \axi_rdata[19]_i_21_n_0\,
      O => \axi_rdata[19]_i_11_n_0\
    );
\axi_rdata[19]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \axi_rdata[19]_i_22_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[19]_i_23_n_0\,
      I3 => \axi_rdata[19]_i_24_n_0\,
      O => \axi_rdata[19]_i_12_n_0\
    );
\axi_rdata[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFEEFEFE"
    )
        port map (
      I0 => \axi_rdata[19]_i_25_n_0\,
      I1 => \axi_rdata[19]_i_26_n_0\,
      I2 => \axi_rdata[19]_i_27_n_0\,
      I3 => \axi_rdata[19]_i_28_n_0\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[19]_i_13_n_0\
    );
\axi_rdata[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FFFFFFFF"
    )
        port map (
      I0 => \slv_reg_0x74_reg_n_0_[19]\,
      I1 => \axi_araddr_reg[2]_rep__2_n_0\,
      I2 => \^cfg_phy_mem_map_control\(120),
      I3 => \axi_rdata[31]_i_16_n_0\,
      I4 => \axi_rdata[19]_i_29_n_0\,
      I5 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[19]_i_14_n_0\
    );
\axi_rdata[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__2_n_0\,
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => \axi_araddr_reg[8]_rep__1_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[19]_i_15_n_0\
    );
\axi_rdata[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \slv_reg_0x328_reg_n_0_[19]\,
      I1 => \axi_araddr_reg[2]_rep__2_n_0\,
      I2 => \slv_reg_0x32C_reg_n_0_[19]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[19]_i_16_n_0\
    );
\axi_rdata[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \slv_reg_0x324_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[19]_i_17_n_0\
    );
\axi_rdata[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[19]\,
      I1 => b0_clkdet_tx_tmr(19),
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[288]\,
      O => \axi_rdata[19]_i_18_n_0\
    );
\axi_rdata[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[19]\,
      I1 => \cfg_phy_mem_map_status_reg[320]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => b0_clkdet_rx_tmr(19),
      O => \axi_rdata[19]_i_19_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[19]_i_6_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_rdata_reg[19]_i_7_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_rdata[19]_i_8_n_0\,
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[19]\,
      I1 => \cfg_phy_mem_map_status_reg[256]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(290),
      O => \axi_rdata[19]_i_20_n_0\
    );
\axi_rdata[19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[19]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[19]\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[19]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[19]_i_21_n_0\
    );
\axi_rdata[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323030020200300"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[19]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x10_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x14_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_22_n_0\
    );
\axi_rdata[19]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(151),
      I1 => \axi_araddr_reg[2]_rep__2_n_0\,
      I2 => Q(103),
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[19]_i_23_n_0\
    );
\axi_rdata[19]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(168),
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0xC_reg_n_0_[19]\,
      I4 => \slv_reg_0x10C_reg_n_0_[19]\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[19]_i_24_n_0\
    );
\axi_rdata[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[8]_rep__1_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x154_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_25_n_0\
    );
\axi_rdata[19]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \slv_reg_0x158_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_26_n_0\
    );
\axi_rdata[19]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[19]\,
      I1 => \^cfg_phy_mem_map_control\(71),
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => data42(19),
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \^cfg_phy_mem_map_control\(44),
      O => \axi_rdata[19]_i_27_n_0\
    );
\axi_rdata[19]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[19]\,
      I1 => \slv_reg_0x4C_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \^cfg_phy_mem_map_control\(98),
      O => \axi_rdata[19]_i_28_n_0\
    );
\axi_rdata[19]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF47FFFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[19]\,
      I1 => \axi_araddr_reg[2]_rep__2_n_0\,
      I2 => Q(93),
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[19]_i_29_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[19]_i_9_n_0\,
      I1 => \axi_rdata[19]_i_10_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[19]_i_11_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[19]_i_12_n_0\,
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888088888880888"
    )
        port map (
      I0 => \axi_rdata[19]_i_13_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      I2 => \axi_rdata[19]_i_14_n_0\,
      I3 => \axi_araddr__0\(5),
      I4 => \^cfg_phy_mem_map_control\(187),
      I5 => \axi_rdata[19]_i_15_n_0\,
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \slv_reg_0x80_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[19]_i_5_n_0\
    );
\axi_rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \axi_rdata[19]_i_16_n_0\,
      I1 => \axi_rdata[19]_i_17_n_0\,
      I2 => \axi_rdata[31]_i_27_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_6_n_0\
    );
\axi_rdata[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[19]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => data49(19),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[19]\,
      I5 => \axi_araddr_reg[2]_rep__2_n_0\,
      O => \axi_rdata[19]_i_8_n_0\
    );
\axi_rdata[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(221),
      I1 => \slv_reg_0x24_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => data35(19),
      O => \axi_rdata[19]_i_9_n_0\
    );
\axi_rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(51),
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x158_reg_n_0_[1]\,
      I3 => \axi_araddr__0\(2),
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[1]_i_21_n_0\,
      O => \axi_rdata[1]_i_11_n_0\
    );
\axi_rdata[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[1]_i_22_n_0\,
      I1 => \axi_rdata[1]_i_23_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr__0\(5),
      O => \axi_rdata[1]_i_12_n_0\
    );
\axi_rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[1]\,
      I1 => \axi_araddr__0\(8),
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x70_reg_n_0_[1]\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x74_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_13_n_0\
    );
\axi_rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(69),
      I3 => \axi_araddr__0\(2),
      I4 => \^cfg_phy_mem_map_control\(171),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[1]_i_14_n_0\
    );
\axi_rdata[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAAAABAAA"
    )
        port map (
      I0 => \axi_rdata[1]_i_32_n_0\,
      I1 => \axi_araddr__0\(2),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \^cfg_phy_mem_map_control\(22),
      I4 => \axi_araddr__0\(8),
      I5 => \slv_reg_0x138_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_18_n_0\
    );
\axi_rdata[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(237),
      I1 => \^cfg_phy_mem_map_control\(269),
      I2 => \axi_araddr__0\(2),
      I3 => \^cfg_phy_mem_map_control\(245),
      I4 => \axi_araddr__0\(8),
      I5 => Q(9),
      O => \axi_rdata[1]_i_19_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC000040444044"
    )
        port map (
      I0 => \axi_rdata_reg[1]_i_6_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[23]_i_7_n_0\,
      I3 => \axi_rdata[1]_i_7_n_0\,
      I4 => \axi_rdata[1]_i_8_n_0\,
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(203),
      I1 => \slv_reg_0x24_reg_n_0_[1]\,
      I2 => \axi_araddr__0\(2),
      I3 => \^cfg_phy_mem_map_control_b0_reg[532]\(0),
      I4 => \axi_araddr__0\(8),
      I5 => Q(3),
      O => \axi_rdata[1]_i_20_n_0\
    );
\axi_rdata[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[1]\,
      I1 => Q(33),
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x150_reg_n_0_[1]\,
      I4 => \axi_araddr__0\(8),
      I5 => Q(15),
      O => \axi_rdata[1]_i_21_n_0\
    );
\axi_rdata[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[1]\,
      I1 => \^cfg_phy_mem_map_control\(58),
      I2 => \axi_araddr__0\(2),
      I3 => data42(1),
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(31),
      O => \axi_rdata[1]_i_22_n_0\
    );
\axi_rdata[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[1]\,
      I1 => \slv_reg_0x4C_reg_n_0_[1]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x148_reg_n_0_[1]\,
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(85),
      O => \axi_rdata[1]_i_23_n_0\
    );
\axi_rdata[1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => Q(114),
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x300_reg_n_0_[1]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \^cfg_phy_mem_map_control\(272),
      O => \axi_rdata[1]_i_24_n_0\
    );
\axi_rdata[1]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[1]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x308_reg_n_0_[1]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x208_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_25_n_0\
    );
\axi_rdata[1]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[1]\,
      I1 => b0_clkdet_tx_tmr(1),
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_26_n_0\
    );
\axi_rdata[1]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[1]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x318_reg_n_0_[1]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => b0_clkdet_rx_tmr(1),
      O => \axi_rdata[1]_i_27_n_0\
    );
\axi_rdata[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(1),
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x14_reg_n_0_[1]\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_araddr__0\(8),
      O => \axi_rdata[1]_i_29_n_0\
    );
\axi_rdata[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \slv_reg_0x100_reg_n_0_[1]\,
      I1 => \axi_araddr__0\(2),
      I2 => Q(95),
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr__0\(8),
      I5 => \axi_araddr_reg[4]_rep__0_n_0\,
      O => \axi_rdata[1]_i_30_n_0\
    );
\axi_rdata[1]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[1]\,
      I1 => \slv_reg_0xC_reg_n_0_[1]\,
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr__0\(8),
      I4 => \^cfg_phy_mem_map_control\(156),
      O => \axi_rdata[1]_i_31_n_0\
    );
\axi_rdata[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(19),
      I1 => \axi_araddr__0\(8),
      I2 => \^cfg_phy_mem_map_control\(229),
      I3 => \axi_araddr__0\(2),
      I4 => \^cfg_phy_mem_map_control\(264),
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[1]_i_32_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0E0C00000E000"
    )
        port map (
      I0 => \axi_rdata[1]_i_11_n_0\,
      I1 => \axi_rdata[1]_i_12_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[1]_i_13_n_0\,
      I5 => \axi_rdata[1]_i_14_n_0\,
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x80_reg_n_0_[1]\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr__0\(8),
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[1]\,
      I1 => \slv_reg_0x328_reg_n_0_[1]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[1]\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x320_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__2_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[1]\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x334_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_8_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[20]_i_3_n_0\,
      I3 => \axi_rdata[26]_i_4_n_0\,
      I4 => \axi_rdata[20]_i_4_n_0\,
      I5 => \axi_rdata[20]_i_5_n_0\,
      O => \reg_data_out__0\(20)
    );
\axi_rdata[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBFFFBF"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[20]\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[20]\,
      I5 => \axi_rdata[20]_i_23_n_0\,
      O => \axi_rdata[20]_i_10_n_0\
    );
\axi_rdata[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F5F7FF57FFF7F"
    )
        port map (
      I0 => \axi_rdata[20]_i_14_n_0\,
      I1 => \^cfg_phy_mem_map_control\(169),
      I2 => \axi_araddr_reg[8]_rep__0_n_0\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg_0xC_reg_n_0_[20]\,
      I5 => \slv_reg_0x10C_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_11_n_0\
    );
\axi_rdata[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[20]_i_24_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \^cfg_phy_mem_map_control\(152),
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => Q(106),
      I5 => \axi_rdata[26]_i_26_n_0\,
      O => \axi_rdata[20]_i_12_n_0\
    );
\axi_rdata[20]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__0_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[20]_i_14_n_0\
    );
\axi_rdata[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[20]\,
      I1 => \slv_reg_0x4C_reg_n_0_[20]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(99),
      O => \axi_rdata[20]_i_15_n_0\
    );
\axi_rdata[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \axi_rdata[20]_i_27_n_0\,
      I1 => \axi_rdata[20]_i_28_n_0\,
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[20]_i_29_n_0\,
      I4 => \slv_reg_0x158_reg_n_0_[20]\,
      I5 => \axi_rdata[20]_i_30_n_0\,
      O => \axi_rdata[20]_i_16_n_0\
    );
\axi_rdata[20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FFFFFFFF"
    )
        port map (
      I0 => \slv_reg_0x74_reg_n_0_[20]\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \^cfg_phy_mem_map_control\(121),
      I3 => \axi_rdata[31]_i_16_n_0\,
      I4 => \axi_rdata[20]_i_31_n_0\,
      I5 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[20]_i_17_n_0\
    );
\axi_rdata[20]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \^cfg_phy_mem_map_control\(188),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[20]_i_18_n_0\
    );
\axi_rdata[20]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[20]\,
      I1 => b0_clkdet_tx_tmr(20),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[289]\,
      O => \axi_rdata[20]_i_19_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F303F5050303"
    )
        port map (
      I0 => \axi_rdata_reg[20]_i_6_n_0\,
      I1 => \axi_rdata[20]_i_7_n_0\,
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[20]_i_8_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_rdata[20]_i_9_n_0\,
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[20]\,
      I1 => \cfg_phy_mem_map_status_reg[321]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => b0_clkdet_rx_tmr(20),
      O => \axi_rdata[20]_i_20_n_0\
    );
\axi_rdata[20]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[20]\,
      I1 => \cfg_phy_mem_map_status_reg[257]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(291),
      O => \axi_rdata[20]_i_21_n_0\
    );
\axi_rdata[20]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => \slv_reg_0x324_reg_n_0_[20]\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_22_n_0\
    );
\axi_rdata[20]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[20]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[20]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[20]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[20]_i_23_n_0\
    );
\axi_rdata[20]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320030323200000"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[20]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x14_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x10_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_24_n_0\
    );
\axi_rdata[20]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[20]\,
      I1 => \slv_reg_0x2C_reg_n_0_[20]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(256),
      O => \axi_rdata[20]_i_25_n_0\
    );
\axi_rdata[20]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(222),
      I1 => \slv_reg_0x24_reg_n_0_[20]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => data35(20),
      O => \axi_rdata[20]_i_26_n_0\
    );
\axi_rdata[20]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[20]_i_27_n_0\
    );
\axi_rdata[20]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[20]\,
      I1 => \^cfg_phy_mem_map_control\(72),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => data42(20),
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(45),
      O => \axi_rdata[20]_i_28_n_0\
    );
\axi_rdata[20]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__0_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[8]_rep__2_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x154_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_29_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088B8FFFF88B8"
    )
        port map (
      I0 => \axi_rdata[20]_i_10_n_0\,
      I1 => \axi_rdata[27]_i_11_n_0\,
      I2 => \axi_rdata[20]_i_11_n_0\,
      I3 => \axi_rdata[20]_i_12_n_0\,
      I4 => \axi_rdata[6]_i_4_n_0\,
      I5 => \axi_rdata_reg[20]_i_13_n_0\,
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[20]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__2_n_0\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[20]_i_30_n_0\
    );
\axi_rdata[20]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF47FFFF"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(131),
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => Q(94),
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[20]_i_31_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F8000000F800"
    )
        port map (
      I0 => \axi_rdata[20]_i_14_n_0\,
      I1 => \axi_rdata[20]_i_15_n_0\,
      I2 => \axi_rdata[20]_i_16_n_0\,
      I3 => \axi_rdata[16]_i_3_n_0\,
      I4 => \axi_rdata[20]_i_17_n_0\,
      I5 => \axi_rdata[20]_i_18_n_0\,
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[20]\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[20]_i_5_n_0\
    );
\axi_rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[20]_i_21_n_0\,
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => data49(20),
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[20]\,
      I5 => \axi_araddr_reg[2]_rep__0_n_0\,
      O => \axi_rdata[20]_i_7_n_0\
    );
\axi_rdata[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_8_n_0\
    );
\axi_rdata[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__3_n_0\,
      I1 => \slv_reg_0x328_reg_n_0_[20]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x32C_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[20]_i_22_n_0\,
      O => \axi_rdata[20]_i_9_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => \axi_rdata[26]_i_4_n_0\,
      I1 => \axi_rdata[21]_i_2_n_0\,
      I2 => axi_araddr(9),
      I3 => \axi_rdata[21]_i_3_n_0\,
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \axi_rdata[21]_i_5_n_0\,
      O => \reg_data_out__0\(21)
    );
\axi_rdata[21]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[21]\,
      I1 => \slv_reg_0x2C_reg_n_0_[21]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \^cfg_phy_mem_map_control\(257),
      O => \axi_rdata[21]_i_10_n_0\
    );
\axi_rdata[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[21]\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[21]\,
      I5 => \axi_rdata[21]_i_22_n_0\,
      O => \axi_rdata[21]_i_11_n_0\
    );
\axi_rdata[21]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[21]_i_23_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[21]_i_24_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_rdata[21]_i_25_n_0\,
      O => \axi_rdata[21]_i_12_n_0\
    );
\axi_rdata[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[21]\,
      I1 => \slv_reg_0x4C_reg_n_0_[21]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(100),
      O => \axi_rdata[21]_i_13_n_0\
    );
\axi_rdata[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[21]\,
      I1 => \^cfg_phy_mem_map_control\(73),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => data42(21),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(46),
      O => \axi_rdata[21]_i_14_n_0\
    );
\axi_rdata[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \axi_rdata[21]_i_26_n_0\,
      I1 => \axi_rdata[31]_i_27_n_0\,
      I2 => \slv_reg_0x150_reg_n_0_[21]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg_0x154_reg_n_0_[21]\,
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[21]_i_15_n_0\
    );
\axi_rdata[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10115555FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[21]_i_27_n_0\,
      I1 => \axi_rdata[21]_i_28_n_0\,
      I2 => \axi_rdata[29]_i_22_n_0\,
      I3 => \slv_reg_0x7C_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => \axi_rdata[21]_i_16_n_0\
    );
\axi_rdata[21]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \slv_reg_0x328_reg_n_0_[21]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x32C_reg_n_0_[21]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[21]_i_17_n_0\
    );
\axi_rdata[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \slv_reg_0x324_reg_n_0_[21]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[21]_i_18_n_0\
    );
\axi_rdata[21]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[21]\,
      I1 => b0_clkdet_tx_tmr(21),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[290]\,
      O => \axi_rdata[21]_i_19_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[21]_i_6_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_rdata_reg[21]_i_7_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_rdata[21]_i_8_n_0\,
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[21]\,
      I1 => \cfg_phy_mem_map_status_reg[322]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => b0_clkdet_rx_tmr(21),
      O => \axi_rdata[21]_i_20_n_0\
    );
\axi_rdata[21]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[21]\,
      I1 => \cfg_phy_mem_map_status_reg[258]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(292),
      O => \axi_rdata[21]_i_21_n_0\
    );
\axi_rdata[21]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[21]\,
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[21]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[21]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[21]_i_22_n_0\
    );
\axi_rdata[21]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323030020200300"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[21]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x10_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x14_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_23_n_0\
    );
\axi_rdata[21]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[21]\,
      I1 => \slv_reg_0xC_reg_n_0_[21]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x108_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_24_n_0\
    );
\axi_rdata[21]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \^cfg_phy_mem_map_control\(153),
      I2 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[21]_i_25_n_0\
    );
\axi_rdata[21]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \slv_reg_0x158_reg_n_0_[21]\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[21]_i_26_n_0\
    );
\axi_rdata[21]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \^cfg_phy_mem_map_control\(189),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[21]_i_27_n_0\
    );
\axi_rdata[21]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303232000002320"
    )
        port map (
      I0 => Q(112),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \^cfg_phy_mem_map_control\(122),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x74_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_28_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[21]_i_9_n_0\,
      I1 => \axi_rdata[21]_i_10_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[21]_i_11_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[21]_i_12_n_0\,
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5140"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \axi_rdata[21]_i_13_n_0\,
      I3 => \axi_rdata[21]_i_14_n_0\,
      I4 => \axi_rdata[21]_i_15_n_0\,
      I5 => \axi_rdata[21]_i_16_n_0\,
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[21]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \axi_rdata[21]_i_17_n_0\,
      I1 => \axi_rdata[21]_i_18_n_0\,
      I2 => \axi_rdata[31]_i_27_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_6_n_0\
    );
\axi_rdata[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[21]_i_21_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => data49(21),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[21]\,
      I5 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[21]_i_8_n_0\
    );
\axi_rdata[21]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(223),
      I1 => \slv_reg_0x24_reg_n_0_[21]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => data35(21),
      O => \axi_rdata[21]_i_9_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => \axi_araddr__0\(7),
      I2 => \axi_araddr__0\(6),
      I3 => axi_araddr(9),
      I4 => \axi_rdata[22]_i_3_n_0\,
      I5 => \axi_rdata[22]_i_4_n_0\,
      O => \reg_data_out__0\(22)
    );
\axi_rdata[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__2_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[22]\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x138_reg_n_0_[22]\,
      I5 => \axi_rdata[22]_i_18_n_0\,
      O => \axi_rdata[22]_i_10_n_0\
    );
\axi_rdata[22]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[22]_i_19_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[22]_i_20_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_rdata[22]_i_21_n_0\,
      O => \axi_rdata[22]_i_11_n_0\
    );
\axi_rdata[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[19]_i_15_n_0\,
      I1 => \^cfg_phy_mem_map_control\(190),
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[22]_i_22_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => \axi_rdata[22]_i_12_n_0\
    );
\axi_rdata[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFEEFEFE"
    )
        port map (
      I0 => \axi_rdata[22]_i_23_n_0\,
      I1 => \axi_rdata[22]_i_24_n_0\,
      I2 => \axi_rdata[22]_i_25_n_0\,
      I3 => \axi_rdata[22]_i_26_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[22]_i_13_n_0\
    );
\axi_rdata[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000101000000"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[22]\,
      I5 => data49(22),
      O => \axi_rdata[22]_i_14_n_0\
    );
\axi_rdata[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[22]\,
      I1 => \cfg_phy_mem_map_status_reg[259]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(293),
      O => \axi_rdata[22]_i_15_n_0\
    );
\axi_rdata[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[22]\,
      I1 => \cfg_phy_mem_map_status_reg[323]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => b0_clkdet_rx_tmr(22),
      O => \axi_rdata[22]_i_16_n_0\
    );
\axi_rdata[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[22]\,
      I1 => b0_clkdet_tx_tmr(22),
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[291]\,
      O => \axi_rdata[22]_i_17_n_0\
    );
\axi_rdata[22]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[22]\,
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x130_reg_n_0_[22]\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[22]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[22]_i_18_n_0\
    );
\axi_rdata[22]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323030020200300"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[22]\,
      I1 => \axi_araddr__0\(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x10_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x14_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_19_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC000080888088"
    )
        port map (
      I0 => \axi_rdata[22]_i_5_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[23]_i_7_n_0\,
      I3 => \axi_rdata[22]_i_6_n_0\,
      I4 => \axi_rdata[22]_i_7_n_0\,
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[22]\,
      I1 => \slv_reg_0xC_reg_n_0_[22]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x108_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_20_n_0\
    );
\axi_rdata[22]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__2_n_0\,
      I1 => \^cfg_phy_mem_map_control\(154),
      I2 => \axi_araddr__0\(8),
      O => \axi_rdata[22]_i_21_n_0\
    );
\axi_rdata[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[22]\,
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \^cfg_phy_mem_map_control\(309),
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x74_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_22_n_0\
    );
\axi_rdata[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x154_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_23_n_0\
    );
\axi_rdata[22]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \slv_reg_0x158_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_24_n_0\
    );
\axi_rdata[22]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[22]\,
      I1 => \^cfg_phy_mem_map_control\(74),
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => data42(22),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(47),
      O => \axi_rdata[22]_i_25_n_0\
    );
\axi_rdata[22]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[22]\,
      I1 => \slv_reg_0x4C_reg_n_0_[22]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(101),
      O => \axi_rdata[22]_i_26_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[22]_i_8_n_0\,
      I1 => \axi_rdata[22]_i_9_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[22]_i_10_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[22]_i_11_n_0\,
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \axi_rdata[31]_i_16_n_0\,
      I1 => \slv_reg_0x80_reg_n_0_[22]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_rdata[31]_i_15_n_0\,
      I4 => \axi_rdata[22]_i_12_n_0\,
      I5 => \axi_rdata[22]_i_13_n_0\,
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \axi_rdata[22]_i_14_n_0\,
      I1 => \axi_rdata[22]_i_15_n_0\,
      I2 => \axi_rdata[22]_i_16_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_rdata[22]_i_17_n_0\,
      O => \axi_rdata[22]_i_5_n_0\
    );
\axi_rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[22]\,
      I1 => \slv_reg_0x328_reg_n_0_[22]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_6_n_0\
    );
\axi_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__2_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_7_n_0\
    );
\axi_rdata[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(224),
      I1 => \slv_reg_0x24_reg_n_0_[22]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => data35(22),
      O => \axi_rdata[22]_i_8_n_0\
    );
\axi_rdata[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[22]\,
      I1 => \slv_reg_0x2C_reg_n_0_[22]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \^cfg_phy_mem_map_control\(258),
      O => \axi_rdata[22]_i_9_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata[26]_i_4_n_0\,
      I2 => axi_araddr(9),
      I3 => \axi_rdata[23]_i_3_n_0\,
      I4 => \axi_rdata[23]_i_4_n_0\,
      I5 => \axi_rdata[23]_i_5_n_0\,
      O => \reg_data_out__0\(23)
    );
\axi_rdata[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(225),
      I1 => \slv_reg_0x24_reg_n_0_[23]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => data35(23),
      O => \axi_rdata[23]_i_10_n_0\
    );
\axi_rdata[23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[23]\,
      I1 => \slv_reg_0x2C_reg_n_0_[23]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \^cfg_phy_mem_map_control\(259),
      O => \axi_rdata[23]_i_11_n_0\
    );
\axi_rdata[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__2_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[23]\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[23]\,
      I5 => \axi_rdata[23]_i_22_n_0\,
      O => \axi_rdata[23]_i_12_n_0\
    );
\axi_rdata[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[23]_i_23_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[23]_i_24_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_rdata[23]_i_25_n_0\,
      O => \axi_rdata[23]_i_13_n_0\
    );
\axi_rdata[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[23]\,
      I1 => \slv_reg_0x4C_reg_n_0_[23]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(102),
      O => \axi_rdata[23]_i_14_n_0\
    );
\axi_rdata[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[23]\,
      I1 => \^cfg_phy_mem_map_control\(75),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => data42(23),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(48),
      O => \axi_rdata[23]_i_15_n_0\
    );
\axi_rdata[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \axi_rdata[23]_i_26_n_0\,
      I1 => \axi_rdata[31]_i_27_n_0\,
      I2 => \slv_reg_0x150_reg_n_0_[23]\,
      I3 => \axi_araddr_reg[2]_rep__3_n_0\,
      I4 => \slv_reg_0x154_reg_n_0_[23]\,
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[23]_i_16_n_0\
    );
\axi_rdata[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[19]_i_15_n_0\,
      I1 => \^cfg_phy_mem_map_control\(191),
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[23]_i_27_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => \axi_rdata[23]_i_17_n_0\
    );
\axi_rdata[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => data49(23),
      I1 => \axi_araddr_reg[8]_rep__2_n_0\,
      I2 => \slv_reg_0x300_reg_n_0_[23]\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \axi_araddr_reg[2]_rep__3_n_0\,
      O => \axi_rdata[23]_i_18_n_0\
    );
\axi_rdata[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[23]\,
      I1 => \cfg_phy_mem_map_status_reg[260]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(294),
      O => \axi_rdata[23]_i_19_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC000080888088"
    )
        port map (
      I0 => \axi_rdata[23]_i_6_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[23]_i_7_n_0\,
      I3 => \axi_rdata[23]_i_8_n_0\,
      I4 => \axi_rdata[23]_i_9_n_0\,
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[23]\,
      I1 => \cfg_phy_mem_map_status_reg[324]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => b0_clkdet_rx_tmr(23),
      O => \axi_rdata[23]_i_20_n_0\
    );
\axi_rdata[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[23]\,
      I1 => b0_clkdet_tx_tmr(23),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[292]\,
      O => \axi_rdata[23]_i_21_n_0\
    );
\axi_rdata[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[23]\,
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[23]\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[23]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[23]_i_22_n_0\
    );
\axi_rdata[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC000A000C000A"
    )
        port map (
      I0 => \slv_reg_0x10_reg_n_0_[23]\,
      I1 => \slv_reg_0x14_reg_n_0_[23]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x1C_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_23_n_0\
    );
\axi_rdata[23]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[23]\,
      I1 => \slv_reg_0xC_reg_n_0_[23]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \slv_reg_0x108_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_24_n_0\
    );
\axi_rdata[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__2_n_0\,
      I1 => \^cfg_phy_mem_map_control\(306),
      I2 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[23]_i_25_n_0\
    );
\axi_rdata[23]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \slv_reg_0x158_reg_n_0_[23]\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \axi_araddr_reg[2]_rep__3_n_0\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[23]_i_26_n_0\
    );
\axi_rdata[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[23]\,
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x70_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x74_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_27_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[23]_i_10_n_0\,
      I1 => \axi_rdata[23]_i_11_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[23]_i_12_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[23]_i_13_n_0\,
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5140"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \axi_rdata[23]_i_14_n_0\,
      I3 => \axi_rdata[23]_i_15_n_0\,
      I4 => \axi_rdata[23]_i_16_n_0\,
      I5 => \axi_rdata[23]_i_17_n_0\,
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[23]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[23]_i_5_n_0\
    );
\axi_rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \axi_rdata[23]_i_18_n_0\,
      I1 => \axi_rdata[23]_i_19_n_0\,
      I2 => \axi_rdata[23]_i_20_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_rdata[23]_i_21_n_0\,
      O => \axi_rdata[23]_i_6_n_0\
    );
\axi_rdata[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr__0\(5),
      O => \axi_rdata[23]_i_7_n_0\
    );
\axi_rdata[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[23]\,
      I1 => \slv_reg_0x328_reg_n_0_[23]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_8_n_0\
    );
\axi_rdata[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__2_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_9_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => \axi_araddr__0\(7),
      I2 => \axi_araddr__0\(6),
      I3 => axi_araddr(9),
      I4 => \axi_rdata_reg[24]_i_3_n_0\,
      I5 => \axi_rdata[24]_i_4_n_0\,
      O => \reg_data_out__0\(24)
    );
\axi_rdata[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[19]_i_15_n_0\,
      I1 => \^cfg_phy_mem_map_control\(192),
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[24]_i_21_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => \axi_rdata[24]_i_11_n_0\
    );
\axi_rdata[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEFEEEEEFFEE"
    )
        port map (
      I0 => \axi_rdata[24]_i_22_n_0\,
      I1 => \axi_rdata[24]_i_23_n_0\,
      I2 => \axi_rdata[24]_i_24_n_0\,
      I3 => \axi_rdata[24]_i_25_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[24]_i_12_n_0\
    );
\axi_rdata[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[24]\,
      I1 => b0_clkdet_tx_tmr(24),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[293]\,
      O => \axi_rdata[24]_i_13_n_0\
    );
\axi_rdata[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[24]\,
      I1 => \cfg_phy_mem_map_status_reg[325]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => b0_clkdet_rx_tmr(24),
      O => \axi_rdata[24]_i_14_n_0\
    );
\axi_rdata[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[24]\,
      I1 => \cfg_phy_mem_map_status_reg[261]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(295),
      O => \axi_rdata[24]_i_15_n_0\
    );
\axi_rdata[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => \slv_reg_0x324_reg_n_0_[24]\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \axi_araddr_reg[8]_rep__2_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_16_n_0\
    );
\axi_rdata[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \axi_rdata[24]_i_26_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[26]_i_26_n_0\,
      I3 => \slv_reg_0x100_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \axi_rdata[24]_i_27_n_0\,
      O => \axi_rdata[24]_i_17_n_0\
    );
\axi_rdata[24]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__2_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[24]\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[24]\,
      I5 => \axi_rdata[24]_i_28_n_0\,
      O => \axi_rdata[24]_i_18_n_0\
    );
\axi_rdata[24]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[24]\,
      I1 => \slv_reg_0x2C_reg_n_0_[24]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(260),
      O => \axi_rdata[24]_i_19_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F05030F000503"
    )
        port map (
      I0 => \axi_rdata_reg[24]_i_5_n_0\,
      I1 => \axi_rdata[24]_i_6_n_0\,
      I2 => \axi_rdata[24]_i_7_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_araddr__0\(5),
      I5 => \axi_rdata[24]_i_8_n_0\,
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(226),
      I1 => \slv_reg_0x24_reg_n_0_[24]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => data35(24),
      O => \axi_rdata[24]_i_20_n_0\
    );
\axi_rdata[24]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF03FFF5FFF3FFF5"
    )
        port map (
      I0 => \slv_reg_0x70_reg_n_0_[24]\,
      I1 => \slv_reg_0x74_reg_n_0_[24]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x7C_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_21_n_0\
    );
\axi_rdata[24]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x154_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_22_n_0\
    );
\axi_rdata[24]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \slv_reg_0x158_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_23_n_0\
    );
\axi_rdata[24]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[24]\,
      I1 => \slv_reg_0x4C_reg_n_0_[24]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(103),
      O => \axi_rdata[24]_i_24_n_0\
    );
\axi_rdata[24]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[24]\,
      I1 => \^cfg_phy_mem_map_control\(76),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => data42(24),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(49),
      O => \axi_rdata[24]_i_25_n_0\
    );
\axi_rdata[24]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323030020200300"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[24]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \^cfg_phy_mem_map_control\(11),
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x14_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_26_n_0\
    );
\axi_rdata[24]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \slv_reg_0x108_reg_n_0_[24]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0xC_reg_n_0_[24]\,
      I4 => \slv_reg_0x10C_reg_n_0_[24]\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[24]_i_27_n_0\
    );
\axi_rdata[24]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[24]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[24]\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[24]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[24]_i_28_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \axi_rdata[31]_i_16_n_0\,
      I1 => \slv_reg_0x80_reg_n_0_[24]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_rdata[31]_i_15_n_0\,
      I4 => \axi_rdata[24]_i_11_n_0\,
      I5 => \axi_rdata[24]_i_12_n_0\,
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[24]_i_15_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => data49(24),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[24]\,
      I5 => \axi_araddr_reg[2]_rep__3_n_0\,
      O => \axi_rdata[24]_i_6_n_0\
    );
\axi_rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[31]_i_27_n_0\,
      I1 => \slv_reg_0x330_reg_n_0_[24]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x334_reg_n_0_[24]\,
      I4 => \axi_araddr__0\(5),
      I5 => axi_araddr(9),
      O => \axi_rdata[24]_i_7_n_0\
    );
\axi_rdata[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__2_n_0\,
      I1 => \slv_reg_0x328_reg_n_0_[24]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x32C_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[24]_i_16_n_0\,
      O => \axi_rdata[24]_i_8_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => \axi_araddr__0\(7),
      I2 => \axi_araddr__0\(6),
      I3 => \axi_rdata[25]_i_3_n_0\,
      I4 => \axi_rdata[25]_i_4_n_0\,
      I5 => \axi_rdata[25]_i_5_n_0\,
      O => \reg_data_out__0\(25)
    );
\axi_rdata[25]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \axi_rdata[25]_i_21_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x100_reg_n_0_[25]\,
      I4 => \axi_araddr__0\(8),
      O => \axi_rdata[25]_i_10_n_0\
    );
\axi_rdata[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF03FFF5FFF3FFF5"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(12),
      I1 => \slv_reg_0x14_reg_n_0_[25]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x1C_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_11_n_0\
    );
\axi_rdata[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBFFFBF"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__3_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[25]\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x138_reg_n_0_[25]\,
      I5 => \axi_rdata[25]_i_22_n_0\,
      O => \axi_rdata[25]_i_12_n_0\
    );
\axi_rdata[25]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(227),
      I1 => \slv_reg_0x24_reg_n_0_[25]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => data35(25),
      O => \axi_rdata[25]_i_13_n_0\
    );
\axi_rdata[25]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[25]\,
      I1 => \slv_reg_0x2C_reg_n_0_[25]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \^cfg_phy_mem_map_control\(261),
      O => \axi_rdata[25]_i_14_n_0\
    );
\axi_rdata[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[19]_i_15_n_0\,
      I1 => \^cfg_phy_mem_map_control\(193),
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[25]_i_23_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => \axi_rdata[25]_i_15_n_0\
    );
\axi_rdata[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEFEEEEEFFEE"
    )
        port map (
      I0 => \axi_rdata[25]_i_24_n_0\,
      I1 => \axi_rdata[25]_i_25_n_0\,
      I2 => \axi_rdata[25]_i_26_n_0\,
      I3 => \axi_rdata[25]_i_27_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[25]_i_16_n_0\
    );
\axi_rdata[25]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[25]\,
      I1 => b0_clkdet_tx_tmr(25),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[25]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[294]\,
      O => \axi_rdata[25]_i_17_n_0\
    );
\axi_rdata[25]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[25]\,
      I1 => \cfg_phy_mem_map_status_reg[326]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[25]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => b0_clkdet_rx_tmr(25),
      O => \axi_rdata[25]_i_18_n_0\
    );
\axi_rdata[25]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[25]\,
      I1 => \cfg_phy_mem_map_status_reg[262]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[25]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(296),
      O => \axi_rdata[25]_i_19_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F05030F000503"
    )
        port map (
      I0 => \axi_rdata_reg[25]_i_6_n_0\,
      I1 => \axi_rdata[25]_i_7_n_0\,
      I2 => \axi_rdata[25]_i_8_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_araddr__0\(5),
      I5 => \axi_rdata[25]_i_9_n_0\,
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => \slv_reg_0x324_reg_n_0_[25]\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \axi_araddr_reg[8]_rep__2_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_20_n_0\
    );
\axi_rdata[25]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D331DFF"
    )
        port map (
      I0 => \slv_reg_0x108_reg_n_0_[25]\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \slv_reg_0x10C_reg_n_0_[25]\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0xC_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_21_n_0\
    );
\axi_rdata[25]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[25]\,
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x130_reg_n_0_[25]\,
      I3 => \axi_araddr_reg[2]_rep__3_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[25]\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[25]_i_22_n_0\
    );
\axi_rdata[25]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF03FFF5FFF3FFF5"
    )
        port map (
      I0 => \slv_reg_0x70_reg_n_0_[25]\,
      I1 => \slv_reg_0x74_reg_n_0_[25]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x7C_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_23_n_0\
    );
\axi_rdata[25]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[25]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x154_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_24_n_0\
    );
\axi_rdata[25]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \slv_reg_0x158_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_25_n_0\
    );
\axi_rdata[25]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[25]\,
      I1 => \slv_reg_0x4C_reg_n_0_[25]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[25]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(104),
      O => \axi_rdata[25]_i_26_n_0\
    );
\axi_rdata[25]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[25]\,
      I1 => \^cfg_phy_mem_map_control\(77),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => data42(25),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(50),
      O => \axi_rdata[25]_i_27_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035F035"
    )
        port map (
      I0 => \axi_rdata[25]_i_10_n_0\,
      I1 => \axi_rdata[25]_i_11_n_0\,
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_araddr__0\(5),
      I4 => \axi_rdata[25]_i_12_n_0\,
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAAAAAAAEAA"
    )
        port map (
      I0 => axi_araddr(9),
      I1 => \axi_araddr__0\(5),
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_rdata[25]_i_13_n_0\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[25]_i_14_n_0\,
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \axi_rdata[31]_i_16_n_0\,
      I1 => \slv_reg_0x80_reg_n_0_[25]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_rdata[31]_i_15_n_0\,
      I4 => \axi_rdata[25]_i_15_n_0\,
      I5 => \axi_rdata[25]_i_16_n_0\,
      O => \axi_rdata[25]_i_5_n_0\
    );
\axi_rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[25]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => data49(25),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[25]\,
      I5 => \axi_araddr_reg[2]_rep__3_n_0\,
      O => \axi_rdata[25]_i_7_n_0\
    );
\axi_rdata[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[31]_i_27_n_0\,
      I1 => \slv_reg_0x330_reg_n_0_[25]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x334_reg_n_0_[25]\,
      I4 => \axi_araddr__0\(5),
      I5 => axi_araddr(9),
      O => \axi_rdata[25]_i_8_n_0\
    );
\axi_rdata[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__2_n_0\,
      I1 => \slv_reg_0x328_reg_n_0_[25]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x32C_reg_n_0_[25]\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[25]_i_20_n_0\,
      O => \axi_rdata[25]_i_9_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[26]_i_3_n_0\,
      I3 => \axi_rdata[26]_i_4_n_0\,
      I4 => \axi_rdata[26]_i_5_n_0\,
      I5 => \axi_rdata[26]_i_6_n_0\,
      O => \reg_data_out__0\(26)
    );
\axi_rdata[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__1_n_0\,
      I1 => \slv_reg_0x328_reg_n_0_[26]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x32C_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[26]_i_22_n_0\,
      O => \axi_rdata[26]_i_10_n_0\
    );
\axi_rdata[26]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[26]\,
      I1 => \slv_reg_0x2C_reg_n_0_[26]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x128_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_11_n_0\
    );
\axi_rdata[26]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x124_reg_n_0_[26]\,
      I1 => \slv_reg_0x24_reg_n_0_[26]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => data35(26),
      O => \axi_rdata[26]_i_12_n_0\
    );
\axi_rdata[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBFFFBF"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__2_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[26]\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[26]\,
      I5 => \axi_rdata[26]_i_23_n_0\,
      O => \axi_rdata[26]_i_13_n_0\
    );
\axi_rdata[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B888B8B8"
    )
        port map (
      I0 => \axi_rdata[26]_i_24_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[26]_i_25_n_0\,
      I3 => \axi_rdata[26]_i_26_n_0\,
      I4 => \slv_reg_0x100_reg_n_0_[26]\,
      I5 => \axi_araddr_reg[2]_rep__2_n_0\,
      O => \axi_rdata[26]_i_14_n_0\
    );
\axi_rdata[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[26]\,
      I1 => \slv_reg_0x4C_reg_n_0_[26]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(105),
      O => \axi_rdata[26]_i_15_n_0\
    );
\axi_rdata[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[26]\,
      I1 => \^cfg_phy_mem_map_control\(78),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => data42(26),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(51),
      O => \axi_rdata[26]_i_16_n_0\
    );
\axi_rdata[26]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \axi_rdata[26]_i_27_n_0\,
      I1 => \axi_rdata[31]_i_27_n_0\,
      I2 => \slv_reg_0x150_reg_n_0_[26]\,
      I3 => \axi_araddr_reg[2]_rep__3_n_0\,
      I4 => \slv_reg_0x154_reg_n_0_[26]\,
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[26]_i_17_n_0\
    );
\axi_rdata[26]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[19]_i_15_n_0\,
      I1 => \^cfg_phy_mem_map_control\(194),
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[26]_i_28_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => \axi_rdata[26]_i_18_n_0\
    );
\axi_rdata[26]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[26]\,
      I1 => b0_clkdet_tx_tmr(26),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[295]\,
      O => \axi_rdata[26]_i_19_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F303F5050303"
    )
        port map (
      I0 => \axi_rdata_reg[26]_i_7_n_0\,
      I1 => \axi_rdata[26]_i_8_n_0\,
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[26]_i_9_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_rdata[26]_i_10_n_0\,
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[26]\,
      I1 => \cfg_phy_mem_map_status_reg[327]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => b0_clkdet_rx_tmr(26),
      O => \axi_rdata[26]_i_20_n_0\
    );
\axi_rdata[26]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[26]\,
      I1 => \cfg_phy_mem_map_status_reg[263]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \^cfg_phy_mem_map_control\(297),
      O => \axi_rdata[26]_i_21_n_0\
    );
\axi_rdata[26]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => \slv_reg_0x324_reg_n_0_[26]\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \axi_araddr_reg[8]_rep__1_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_22_n_0\
    );
\axi_rdata[26]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[26]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[26]\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[26]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[26]_i_23_n_0\
    );
\axi_rdata[26]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[26]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \^cfg_phy_mem_map_control\(9),
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x14_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_24_n_0\
    );
\axi_rdata[26]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0737C7F7FFFFFFFF"
    )
        port map (
      I0 => \slv_reg_0x108_reg_n_0_[26]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0xC_reg_n_0_[26]\,
      I4 => \slv_reg_0x10C_reg_n_0_[26]\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[26]_i_25_n_0\
    );
\axi_rdata[26]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      O => \axi_rdata[26]_i_26_n_0\
    );
\axi_rdata[26]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \slv_reg_0x158_reg_n_0_[26]\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \axi_araddr_reg[2]_rep__3_n_0\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[26]_i_27_n_0\
    );
\axi_rdata[26]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[26]\,
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x70_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x74_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_28_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F305F5F3F305050"
    )
        port map (
      I0 => \axi_rdata[26]_i_11_n_0\,
      I1 => \axi_rdata[26]_i_12_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[26]_i_13_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[26]_i_14_n_0\,
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_araddr__0\(6),
      I1 => \axi_araddr__0\(7),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5140"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \axi_rdata[26]_i_15_n_0\,
      I3 => \axi_rdata[26]_i_16_n_0\,
      I4 => \axi_rdata[26]_i_17_n_0\,
      I5 => \axi_rdata[26]_i_18_n_0\,
      O => \axi_rdata[26]_i_5_n_0\
    );
\axi_rdata[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[26]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[26]_i_6_n_0\
    );
\axi_rdata[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[26]_i_21_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => data49(26),
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[26]\,
      I5 => \axi_araddr_reg[2]_rep__3_n_0\,
      O => \axi_rdata[26]_i_8_n_0\
    );
\axi_rdata[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__1_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__1_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_9_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF54"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[27]_i_3_n_0\,
      I3 => \axi_rdata[27]_i_4_n_0\,
      I4 => \axi_rdata[27]_i_5_n_0\,
      O => \reg_data_out__0\(27)
    );
\axi_rdata[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__2_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[27]\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[27]\,
      I5 => \axi_rdata[27]_i_25_n_0\,
      O => \axi_rdata[27]_i_10_n_0\
    );
\axi_rdata[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \axi_rdata[20]_i_14_n_0\,
      I1 => \slv_reg_0x108_reg_n_0_[27]\,
      I2 => \axi_araddr_reg[8]_rep__1_n_0\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0xC_reg_n_0_[27]\,
      I5 => \slv_reg_0x10C_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_12_n_0\
    );
\axi_rdata[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888B888888"
    )
        port map (
      I0 => \axi_rdata[27]_i_26_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \slv_reg_0x100_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[27]_i_13_n_0\
    );
\axi_rdata[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[27]\,
      I1 => \slv_reg_0x4C_reg_n_0_[27]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(106),
      O => \axi_rdata[27]_i_14_n_0\
    );
\axi_rdata[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[27]\,
      I1 => \^cfg_phy_mem_map_control\(79),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => data42(27),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(52),
      O => \axi_rdata[27]_i_15_n_0\
    );
\axi_rdata[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \axi_rdata[27]_i_27_n_0\,
      I1 => \axi_rdata[31]_i_27_n_0\,
      I2 => \slv_reg_0x150_reg_n_0_[27]\,
      I3 => \axi_araddr_reg[2]_rep__3_n_0\,
      I4 => \slv_reg_0x154_reg_n_0_[27]\,
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[27]_i_16_n_0\
    );
\axi_rdata[27]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[19]_i_15_n_0\,
      I1 => \^cfg_phy_mem_map_control\(195),
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[27]_i_28_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => \axi_rdata[27]_i_17_n_0\
    );
\axi_rdata[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__1_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__1_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_18_n_0\
    );
\axi_rdata[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[27]\,
      I1 => \slv_reg_0x328_reg_n_0_[27]\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_19_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44455545FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[27]_i_6_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_rdata[27]_i_7_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_rdata_reg[27]_i_8_n_0\,
      I5 => \axi_rdata[26]_i_4_n_0\,
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[27]\,
      I1 => \cfg_phy_mem_map_status_reg[264]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \^cfg_phy_mem_map_control\(298),
      O => \axi_rdata[27]_i_20_n_0\
    );
\axi_rdata[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[27]\,
      I1 => b0_clkdet_tx_tmr(27),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[296]\,
      O => \axi_rdata[27]_i_21_n_0\
    );
\axi_rdata[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[27]\,
      I1 => \cfg_phy_mem_map_status_reg[328]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => b0_clkdet_rx_tmr(27),
      O => \axi_rdata[27]_i_22_n_0\
    );
\axi_rdata[27]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[27]\,
      I1 => \slv_reg_0x2C_reg_n_0_[27]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \slv_reg_0x128_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_23_n_0\
    );
\axi_rdata[27]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x124_reg_n_0_[27]\,
      I1 => \slv_reg_0x24_reg_n_0_[27]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => data35(27),
      O => \axi_rdata[27]_i_24_n_0\
    );
\axi_rdata[27]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[27]\,
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[27]\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[27]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[27]_i_25_n_0\
    );
\axi_rdata[27]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC000A000C000A"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(10),
      I1 => \slv_reg_0x14_reg_n_0_[27]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x1C_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_26_n_0\
    );
\axi_rdata[27]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \slv_reg_0x158_reg_n_0_[27]\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \axi_araddr_reg[2]_rep__3_n_0\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[27]_i_27_n_0\
    );
\axi_rdata[27]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF05FFF3FFF5FFF3"
    )
        port map (
      I0 => \slv_reg_0x74_reg_n_0_[27]\,
      I1 => \slv_reg_0x70_reg_n_0_[27]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(132),
      O => \axi_rdata[27]_i_28_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \axi_rdata_reg[27]_i_9_n_0\,
      I1 => \axi_rdata[6]_i_4_n_0\,
      I2 => \axi_rdata[27]_i_10_n_0\,
      I3 => \axi_rdata[27]_i_11_n_0\,
      I4 => \axi_rdata[27]_i_12_n_0\,
      I5 => \axi_rdata[27]_i_13_n_0\,
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5140"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \axi_rdata[27]_i_14_n_0\,
      I3 => \axi_rdata[27]_i_15_n_0\,
      I4 => \axi_rdata[27]_i_16_n_0\,
      I5 => \axi_rdata[27]_i_17_n_0\,
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[27]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[27]_i_5_n_0\
    );
\axi_rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A22222FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_rdata[27]_i_18_n_0\,
      I2 => \axi_rdata[27]_i_19_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => axi_araddr(9),
      O => \axi_rdata[27]_i_6_n_0\
    );
\axi_rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[27]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => data49(27),
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[27]\,
      I5 => \axi_araddr_reg[2]_rep__3_n_0\,
      O => \axi_rdata[27]_i_7_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
        port map (
      I0 => \axi_araddr__0\(6),
      I1 => \axi_araddr__0\(7),
      I2 => \axi_rdata[28]_i_2_n_0\,
      I3 => axi_araddr(9),
      I4 => \axi_rdata_reg[28]_i_3_n_0\,
      I5 => \axi_rdata[28]_i_4_n_0\,
      O => \reg_data_out__0\(28)
    );
\axi_rdata[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[19]_i_15_n_0\,
      I1 => \^cfg_phy_mem_map_control\(196),
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[28]_i_21_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => \axi_rdata[28]_i_11_n_0\
    );
\axi_rdata[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEFEEEEEFFEE"
    )
        port map (
      I0 => \axi_rdata[28]_i_22_n_0\,
      I1 => \axi_rdata[28]_i_23_n_0\,
      I2 => \axi_rdata[28]_i_24_n_0\,
      I3 => \axi_rdata[28]_i_25_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[28]_i_12_n_0\
    );
\axi_rdata[28]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => \slv_reg_0x324_reg_n_0_[28]\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \axi_araddr_reg[8]_rep__0_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_13_n_0\
    );
\axi_rdata[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[28]\,
      I1 => b0_clkdet_tx_tmr(28),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x310_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => \cfg_phy_mem_map_status_reg[297]_0\,
      O => \axi_rdata[28]_i_14_n_0\
    );
\axi_rdata[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[28]\,
      I1 => \cfg_phy_mem_map_status_reg[329]_0\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x318_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => b0_clkdet_rx_tmr(28),
      O => \axi_rdata[28]_i_15_n_0\
    );
\axi_rdata[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[28]\,
      I1 => \cfg_phy_mem_map_status_reg[265]_0\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x308_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => \^cfg_phy_mem_map_control\(299),
      O => \axi_rdata[28]_i_16_n_0\
    );
\axi_rdata[28]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \axi_rdata[28]_i_26_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[26]_i_26_n_0\,
      I3 => \slv_reg_0x100_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \axi_rdata[28]_i_27_n_0\,
      O => \axi_rdata[28]_i_17_n_0\
    );
\axi_rdata[28]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__2_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[28]\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[28]\,
      I5 => \axi_rdata[28]_i_28_n_0\,
      O => \axi_rdata[28]_i_18_n_0\
    );
\axi_rdata[28]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[28]\,
      I1 => \slv_reg_0x2C_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x128_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_19_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F507F7F5F507070"
    )
        port map (
      I0 => \axi_rdata[28]_i_5_n_0\,
      I1 => \axi_rdata[28]_i_6_n_0\,
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata_reg[28]_i_7_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_rdata[28]_i_8_n_0\,
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x124_reg_n_0_[28]\,
      I1 => \slv_reg_0x24_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[2]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => data35(28),
      O => \axi_rdata[28]_i_20_n_0\
    );
\axi_rdata[28]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(133),
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x70_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x74_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_21_n_0\
    );
\axi_rdata[28]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x154_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_22_n_0\
    );
\axi_rdata[28]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \slv_reg_0x158_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_23_n_0\
    );
\axi_rdata[28]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[28]\,
      I1 => \slv_reg_0x4C_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(107),
      O => \axi_rdata[28]_i_24_n_0\
    );
\axi_rdata[28]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[28]\,
      I1 => \^cfg_phy_mem_map_control\(80),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => data42(28),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(53),
      O => \axi_rdata[28]_i_25_n_0\
    );
\axi_rdata[28]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC000A000C000A"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(15),
      I1 => \slv_reg_0x14_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x1C_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_26_n_0\
    );
\axi_rdata[28]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \slv_reg_0x108_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[8]_rep__0_n_0\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0xC_reg_n_0_[28]\,
      I5 => \slv_reg_0x10C_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_27_n_0\
    );
\axi_rdata[28]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[28]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[28]\,
      I3 => \axi_araddr_reg[2]_rep__2_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[28]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[28]_i_28_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \axi_rdata[31]_i_16_n_0\,
      I1 => \slv_reg_0x80_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_rdata[31]_i_15_n_0\,
      I4 => \axi_rdata[28]_i_11_n_0\,
      I5 => \axi_rdata[28]_i_12_n_0\,
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__0_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_5_n_0\
    );
\axi_rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__0_n_0\,
      I1 => \slv_reg_0x328_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x32C_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[28]_i_13_n_0\,
      O => \axi_rdata[28]_i_6_n_0\
    );
\axi_rdata[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[28]_i_16_n_0\,
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => data49(28),
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x300_reg_n_0_[28]\,
      I5 => \axi_araddr_reg[2]_rep__3_n_0\,
      O => \axi_rdata[28]_i_8_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
        port map (
      I0 => \axi_araddr__0\(6),
      I1 => \axi_araddr__0\(7),
      I2 => \axi_rdata[29]_i_2_n_0\,
      I3 => axi_araddr(9),
      I4 => \axi_rdata_reg[29]_i_3_n_0\,
      I5 => \axi_rdata[29]_i_4_n_0\,
      O => \reg_data_out__0\(29)
    );
\axi_rdata[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10115555FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[29]_i_20_n_0\,
      I1 => \axi_rdata[29]_i_21_n_0\,
      I2 => \axi_rdata[29]_i_22_n_0\,
      I3 => \^cfg_phy_mem_map_control\(134),
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => \axi_rdata[29]_i_10_n_0\
    );
\axi_rdata[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFEEFEFE"
    )
        port map (
      I0 => \axi_rdata[29]_i_23_n_0\,
      I1 => \axi_rdata[29]_i_24_n_0\,
      I2 => \axi_rdata[29]_i_25_n_0\,
      I3 => \axi_rdata[29]_i_26_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[29]_i_11_n_0\
    );
\axi_rdata[29]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[29]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x318_reg_n_0_[29]\,
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => b0_clkdet_rx_tmr(29),
      O => \axi_rdata[29]_i_12_n_0\
    );
\axi_rdata[29]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[29]\,
      I1 => b0_clkdet_tx_tmr(29),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_13_n_0\
    );
\axi_rdata[29]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[29]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x308_reg_n_0_[29]\,
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => \^cfg_phy_mem_map_control\(300),
      O => \axi_rdata[29]_i_14_n_0\
    );
\axi_rdata[29]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data49(29),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \slv_reg_0x300_reg_n_0_[29]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[29]_i_15_n_0\
    );
\axi_rdata[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A303A3F3A303A30"
    )
        port map (
      I0 => \axi_rdata[29]_i_27_n_0\,
      I1 => \axi_rdata[29]_i_28_n_0\,
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_rdata[8]_i_24_n_0\,
      I5 => \slv_reg_0x100_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_16_n_0\
    );
\axi_rdata[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[29]\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[29]\,
      I5 => \axi_rdata[29]_i_29_n_0\,
      O => \axi_rdata[29]_i_17_n_0\
    );
\axi_rdata[29]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[29]\,
      I1 => \slv_reg_0x2C_reg_n_0_[29]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x128_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_18_n_0\
    );
\axi_rdata[29]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x124_reg_n_0_[29]\,
      I1 => \slv_reg_0x24_reg_n_0_[29]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => data35(29),
      O => \axi_rdata[29]_i_19_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5FFFF55D50000"
    )
        port map (
      I0 => \axi_rdata[29]_i_5_n_0\,
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \axi_rdata[29]_i_6_n_0\,
      I3 => \axi_araddr_reg[4]_rep__0_n_0\,
      I4 => \axi_araddr__0\(5),
      I5 => \axi_rdata[29]_i_7_n_0\,
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \^cfg_phy_mem_map_control\(197),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[29]_i_20_n_0\
    );
\axi_rdata[29]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0F0C000A000C"
    )
        port map (
      I0 => \slv_reg_0x74_reg_n_0_[29]\,
      I1 => \slv_reg_0x70_reg_n_0_[29]\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => Q(112),
      O => \axi_rdata[29]_i_21_n_0\
    );
\axi_rdata[29]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__0_n_0\,
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[29]_i_22_n_0\
    );
\axi_rdata[29]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[29]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x154_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_23_n_0\
    );
\axi_rdata[29]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \slv_reg_0x158_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_24_n_0\
    );
\axi_rdata[29]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[29]\,
      I1 => \^cfg_phy_mem_map_control\(81),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => data42(29),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(54),
      O => \axi_rdata[29]_i_25_n_0\
    );
\axi_rdata[29]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[29]\,
      I1 => \slv_reg_0x4C_reg_n_0_[29]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[29]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(108),
      O => \axi_rdata[29]_i_26_n_0\
    );
\axi_rdata[29]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2CCE200"
    )
        port map (
      I0 => \slv_reg_0x108_reg_n_0_[29]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x10C_reg_n_0_[29]\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0xC_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_27_n_0\
    );
\axi_rdata[29]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[29]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \^cfg_phy_mem_map_control\(16),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x14_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_28_n_0\
    );
\axi_rdata[29]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[29]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[29]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[29]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[29]_i_29_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => \axi_rdata[29]_i_10_n_0\,
      I1 => \axi_rdata[29]_i_11_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[29]\,
      I3 => \axi_rdata[31]_i_16_n_0\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \axi_rdata[31]_i_15_n_0\,
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[29]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_5_n_0\
    );
\axi_rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[29]\,
      I1 => \slv_reg_0x328_reg_n_0_[29]\,
      I2 => \axi_araddr__0\(3),
      I3 => \slv_reg_0x324_reg_n_0_[29]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_6_n_0\
    );
\axi_rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[29]_i_12_n_0\,
      I1 => \axi_rdata[29]_i_13_n_0\,
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_rdata[29]_i_14_n_0\,
      I4 => \axi_araddr__0\(3),
      I5 => \axi_rdata[29]_i_15_n_0\,
      O => \axi_rdata[29]_i_7_n_0\
    );
\axi_rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(52),
      I1 => \axi_araddr_reg[8]_rep__2_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[2]\,
      I3 => \axi_araddr__0\(2),
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \axi_rdata[2]_i_25_n_0\,
      O => \axi_rdata[2]_i_12_n_0\
    );
\axi_rdata[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[2]_i_26_n_0\,
      I1 => \axi_rdata[2]_i_27_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr__0\(5),
      O => \axi_rdata[2]_i_13_n_0\
    );
\axi_rdata[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[2]\,
      I1 => \axi_araddr_reg[8]_rep__2_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \^cfg_phy_mem_map_control\(111),
      I4 => \axi_araddr__0\(2),
      I5 => \^cfg_phy_mem_map_control\(124),
      O => \axi_rdata[2]_i_14_n_0\
    );
\axi_rdata[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(70),
      I3 => \axi_araddr__0\(2),
      I4 => \^cfg_phy_mem_map_control\(172),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[2]_i_15_n_0\
    );
\axi_rdata[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[2]\,
      I1 => b0_clkdet_tx_tmr(2),
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_16_n_0\
    );
\axi_rdata[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[2]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x318_reg_n_0_[2]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => b0_clkdet_rx_tmr(2),
      O => \axi_rdata[2]_i_17_n_0\
    );
\axi_rdata[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => Q(115),
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x300_reg_n_0_[2]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \^cfg_phy_mem_map_control\(273),
      O => \axi_rdata[2]_i_18_n_0\
    );
\axi_rdata[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[2]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x308_reg_n_0_[2]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x208_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_19_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF53F053"
    )
        port map (
      I0 => \axi_rdata_reg[2]_i_6_n_0\,
      I1 => \axi_rdata_reg[2]_i_7_n_0\,
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_araddr__0\(5),
      I4 => \axi_rdata[2]_i_8_n_0\,
      I5 => \axi_rdata[2]_i_9_n_0\,
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => \slv_reg_0x324_reg_n_0_[2]\,
      I1 => \axi_araddr__0\(2),
      I2 => \axi_araddr_reg[8]_rep__2_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_20_n_0\
    );
\axi_rdata[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAAAABAAA"
    )
        port map (
      I0 => \axi_rdata[2]_i_32_n_0\,
      I1 => \axi_araddr__0\(2),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \^cfg_phy_mem_map_control\(23),
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \slv_reg_0x138_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_22_n_0\
    );
\axi_rdata[2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(238),
      I1 => \slv_reg_0x2C_reg_n_0_[2]\,
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \^cfg_phy_mem_map_control\(246),
      O => \axi_rdata[2]_i_23_n_0\
    );
\axi_rdata[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(204),
      I1 => \slv_reg_0x24_reg_n_0_[2]\,
      I2 => \axi_araddr__0\(2),
      I3 => data35(2),
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[2]_i_24_n_0\
    );
\axi_rdata[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[2]\,
      I1 => Q(34),
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x150_reg_n_0_[2]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => Q(16),
      O => \axi_rdata[2]_i_25_n_0\
    );
\axi_rdata[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[2]\,
      I1 => \^cfg_phy_mem_map_control\(59),
      I2 => \axi_araddr__0\(2),
      I3 => data42(2),
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(32),
      O => \axi_rdata[2]_i_26_n_0\
    );
\axi_rdata[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[2]\,
      I1 => \slv_reg_0x4C_reg_n_0_[2]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x148_reg_n_0_[2]\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \^cfg_phy_mem_map_control\(86),
      O => \axi_rdata[2]_i_27_n_0\
    );
\axi_rdata[2]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[2]\,
      I1 => \slv_reg_0xC_reg_n_0_[2]\,
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \^cfg_phy_mem_map_control\(157),
      O => \axi_rdata[2]_i_28_n_0\
    );
\axi_rdata[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(2),
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x14_reg_n_0_[2]\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[2]_i_29_n_0\
    );
\axi_rdata[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \slv_reg_0x100_reg_n_0_[2]\,
      I1 => \axi_araddr__0\(2),
      I2 => Q(96),
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \axi_araddr_reg[4]_rep__0_n_0\,
      O => \axi_rdata[2]_i_30_n_0\
    );
\axi_rdata[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(20),
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \^cfg_phy_mem_map_control\(230),
      I3 => \axi_araddr__0\(2),
      I4 => \^cfg_phy_mem_map_control\(265),
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[2]_i_32_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0E0C00000E000"
    )
        port map (
      I0 => \axi_rdata[2]_i_12_n_0\,
      I1 => \axi_rdata[2]_i_13_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[2]_i_14_n_0\,
      I5 => \axi_rdata[2]_i_15_n_0\,
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x80_reg_n_0_[2]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__2_n_0\,
      I1 => \slv_reg_0x328_reg_n_0_[2]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x32C_reg_n_0_[2]\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[2]_i_20_n_0\,
      O => \axi_rdata[2]_i_8_n_0\
    );
\axi_rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[31]_i_27_n_0\,
      I1 => \slv_reg_0x330_reg_n_0_[2]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x334_reg_n_0_[2]\,
      I4 => \axi_araddr__0\(5),
      I5 => axi_araddr(9),
      O => \axi_rdata[2]_i_9_n_0\
    );
\axi_rdata[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[30]\,
      I1 => \^cfg_phy_mem_map_control\(82),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => data42(30),
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(55),
      O => \axi_rdata[30]_i_10_n_0\
    );
\axi_rdata[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[30]\,
      I1 => \slv_reg_0x4C_reg_n_0_[30]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[30]\,
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(109),
      O => \axi_rdata[30]_i_11_n_0\
    );
\axi_rdata[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(135),
      I1 => \axi_araddr__0\(8),
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x70_reg_n_0_[30]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x74_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_12_n_0\
    );
\axi_rdata[30]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x124_reg_n_0_[30]\,
      I1 => \slv_reg_0x24_reg_n_0_[30]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => data35(30),
      O => \axi_rdata[30]_i_13_n_0\
    );
\axi_rdata[30]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[30]\,
      I1 => \slv_reg_0x2C_reg_n_0_[30]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x128_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_14_n_0\
    );
\axi_rdata[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAAAAAAAEAA"
    )
        port map (
      I0 => \axi_rdata[30]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x38_reg_n_0_[30]\,
      I4 => \axi_araddr__0\(8),
      I5 => \slv_reg_0x138_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_15_n_0\
    );
\axi_rdata[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D5"
    )
        port map (
      I0 => \axi_rdata[30]_i_23_n_0\,
      I1 => \axi_araddr__0\(8),
      I2 => \axi_rdata[30]_i_24_n_0\,
      I3 => \axi_araddr__0\(4),
      O => \axi_rdata[30]_i_17_n_0\
    );
\axi_rdata[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0040"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x300_reg_n_0_[30]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \axi_rdata[30]_i_27_n_0\,
      I5 => \axi_rdata[30]_i_28_n_0\,
      O => \axi_rdata[30]_i_19_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \axi_rdata[31]_i_16_n_0\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[30]\,
      I3 => \axi_araddr__0\(4),
      I4 => \axi_araddr__0\(5),
      I5 => axi_araddr(9),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[30]\,
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x130_reg_n_0_[30]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[30]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[30]_i_20_n_0\
    );
\axi_rdata[30]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr__0\(4),
      I2 => \axi_araddr__0\(8),
      I3 => \slv_reg_0x330_reg_n_0_[30]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_23_n_0\
    );
\axi_rdata[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[30]\,
      I1 => \slv_reg_0x328_reg_n_0_[30]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[30]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_24_n_0\
    );
\axi_rdata[30]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[30]\,
      I1 => b0_clkdet_tx_tmr(30),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x310_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_25_n_0\
    );
\axi_rdata[30]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[30]\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \slv_reg_0x318_reg_n_0_[30]\,
      I3 => \axi_araddr__0\(8),
      I4 => b0_clkdet_rx_tmr(30),
      O => \axi_rdata[30]_i_26_n_0\
    );
\axi_rdata[30]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A008000"
    )
        port map (
      I0 => \axi_araddr__0\(8),
      I1 => \slv_reg_0x30C_reg_n_0_[30]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \slv_reg_0x308_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_27_n_0\
    );
\axi_rdata[30]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101100"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \axi_araddr__0\(8),
      I2 => \^cfg_phy_mem_map_control\(301),
      I3 => data49(30),
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      O => \axi_rdata[30]_i_28_n_0\
    );
\axi_rdata[30]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \slv_reg_0x100_reg_n_0_[30]\,
      I2 => \axi_araddr__0\(8),
      O => \axi_rdata[30]_i_29_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \axi_rdata_reg[30]_i_5_n_0\,
      I1 => \axi_araddr__0\(4),
      I2 => \axi_rdata[30]_i_6_n_0\,
      I3 => \axi_araddr__0\(5),
      I4 => \axi_rdata[30]_i_7_n_0\,
      I5 => axi_araddr(9),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[30]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[30]\,
      I1 => \slv_reg_0xC_reg_n_0_[30]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x108_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_30_n_0\
    );
\axi_rdata[30]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg_0x14_reg_n_0_[30]\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \^cfg_phy_mem_map_control\(13),
      I3 => \axi_araddr__0\(8),
      O => \axi_rdata[30]_i_31_n_0\
    );
\axi_rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0ACFC000000000"
    )
        port map (
      I0 => \slv_reg_0x158_reg_n_0_[30]\,
      I1 => \slv_reg_0x154_reg_n_0_[30]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[30]\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_araddr__0\(8),
      O => \axi_rdata[30]_i_6_n_0\
    );
\axi_rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100FFFF0100"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => \axi_araddr__0\(8),
      I3 => \^cfg_phy_mem_map_control\(198),
      I4 => \axi_araddr__0\(4),
      I5 => \axi_rdata[30]_i_12_n_0\,
      O => \axi_rdata[30]_i_7_n_0\
    );
\axi_rdata[30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[30]_i_17_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_rdata_reg[30]_i_18_n_0\,
      I3 => \axi_araddr__0\(4),
      I4 => \axi_rdata[30]_i_19_n_0\,
      O => \axi_rdata[30]_i_9_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^vid_phy_axi4lite_rvalid\,
      I1 => \^s_axi_arready\,
      I2 => vid_phy_axi4lite_arvalid,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAAAABAAA"
    )
        port map (
      I0 => \axi_rdata[31]_i_22_n_0\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \slv_reg_0x38_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \slv_reg_0x138_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_11_n_0\
    );
\axi_rdata[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[31]_i_23_n_0\,
      I1 => \axi_rdata[31]_i_24_n_0\,
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_rdata[31]_i_25_n_0\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[31]_i_26_n_0\,
      O => \axi_rdata[31]_i_12_n_0\
    );
\axi_rdata[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000FFFFFFFF"
    )
        port map (
      I0 => \slv_reg_0x330_reg_n_0_[31]\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \slv_reg_0x334_reg_n_0_[31]\,
      I3 => \axi_rdata[31]_i_27_n_0\,
      I4 => \axi_araddr__0\(5),
      I5 => axi_araddr(9),
      O => \axi_rdata[31]_i_13_n_0\
    );
\axi_rdata[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[31]\,
      I1 => \slv_reg_0x328_reg_n_0_[31]\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_14_n_0\
    );
\axi_rdata[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr__0\(6),
      I2 => \axi_araddr__0\(7),
      I3 => \axi_araddr__0\(5),
      I4 => axi_araddr(9),
      O => \axi_rdata[31]_i_15_n_0\
    );
\axi_rdata[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[31]_i_16_n_0\
    );
\axi_rdata[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[19]_i_15_n_0\,
      I1 => \^cfg_phy_mem_map_control\(199),
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[31]_i_28_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => \axi_rdata[31]_i_17_n_0\
    );
\axi_rdata[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFFFCFCFCFEFE"
    )
        port map (
      I0 => \axi_rdata[31]_i_29_n_0\,
      I1 => \axi_rdata[31]_i_30_n_0\,
      I2 => \axi_rdata[31]_i_31_n_0\,
      I3 => \axi_rdata[31]_i_32_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[31]_i_18_n_0\
    );
\axi_rdata[31]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[31]\,
      I1 => \slv_reg_0xC_reg_n_0_[31]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \slv_reg_0x108_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_19_n_0\
    );
\axi_rdata[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__1_n_0\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[31]_i_20_n_0\
    );
\axi_rdata[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(14),
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \slv_reg_0x14_reg_n_0_[31]\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[31]_i_21_n_0\
    );
\axi_rdata[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[31]\,
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[31]\,
      I3 => \axi_araddr_reg[2]_rep__3_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[31]\,
      I5 => \axi_araddr_reg[3]_rep__1_n_0\,
      O => \axi_rdata[31]_i_22_n_0\
    );
\axi_rdata[31]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[31]\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \slv_reg_0x318_reg_n_0_[31]\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => b0_clkdet_rx_tmr(31),
      O => \axi_rdata[31]_i_23_n_0\
    );
\axi_rdata[31]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[31]\,
      I1 => b0_clkdet_tx_tmr(31),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_24_n_0\
    );
\axi_rdata[31]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[31]\,
      I1 => \axi_araddr_reg[2]_rep__3_n_0\,
      I2 => \slv_reg_0x308_reg_n_0_[31]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \^cfg_phy_mem_map_control\(302),
      O => \axi_rdata[31]_i_25_n_0\
    );
\axi_rdata[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data49(31),
      I1 => \axi_araddr_reg[8]_rep__2_n_0\,
      I2 => \slv_reg_0x300_reg_n_0_[31]\,
      I3 => \axi_araddr_reg[2]_rep__3_n_0\,
      O => \axi_rdata[31]_i_26_n_0\
    );
\axi_rdata[31]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__1_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      O => \axi_rdata[31]_i_27_n_0\
    );
\axi_rdata[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(136),
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x70_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[2]_rep__2_n_0\,
      I5 => \slv_reg_0x74_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_28_n_0\
    );
\axi_rdata[31]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[31]\,
      I1 => \^cfg_phy_mem_map_control\(83),
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => data42(31),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(56),
      O => \axi_rdata[31]_i_29_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAAAAAAAEAA"
    )
        port map (
      I0 => axi_araddr(9),
      I1 => \axi_araddr__0\(5),
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_rdata[31]_i_7_n_0\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[31]_i_8_n_0\,
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[2]_rep__3_n_0\,
      I5 => \slv_reg_0x154_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_30_n_0\
    );
\axi_rdata[31]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x158_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[31]_i_31_n_0\
    );
\axi_rdata[31]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[31]\,
      I1 => \slv_reg_0x4C_reg_n_0_[31]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(110),
      O => \axi_rdata[31]_i_32_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCEEFCEECCEECCEE"
    )
        port map (
      I0 => \axi_rdata[31]_i_12_n_0\,
      I1 => \axi_rdata[31]_i_13_n_0\,
      I2 => \axi_rdata[31]_i_14_n_0\,
      I3 => \axi_araddr__0\(5),
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_araddr_reg[8]_rep__2_n_0\,
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__3_n_0\,
      I1 => \axi_rdata[31]_i_15_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[31]\,
      I3 => \axi_rdata[31]_i_16_n_0\,
      I4 => \axi_rdata[31]_i_17_n_0\,
      I5 => \axi_rdata[31]_i_18_n_0\,
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x124_reg_n_0_[31]\,
      I1 => \slv_reg_0x24_reg_n_0_[31]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => data35(31),
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[31]\,
      I1 => \slv_reg_0x2C_reg_n_0_[31]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \axi_araddr_reg[8]_rep__1_n_0\,
      I4 => \slv_reg_0x128_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_8_n_0\
    );
\axi_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8FFB8B8"
    )
        port map (
      I0 => \axi_rdata[31]_i_19_n_0\,
      I1 => \axi_rdata[20]_i_14_n_0\,
      I2 => \axi_araddr__0\(5),
      I3 => \axi_rdata[31]_i_20_n_0\,
      I4 => \slv_reg_0x100_reg_n_0_[31]\,
      I5 => \axi_rdata[31]_i_21_n_0\,
      O => \axi_rdata[31]_i_9_n_0\
    );
\axi_rdata[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(239),
      I1 => \slv_reg_0x2C_reg_n_0_[3]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \^cfg_phy_mem_map_control\(247),
      O => \axi_rdata[3]_i_10_n_0\
    );
\axi_rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAAAABAAA"
    )
        port map (
      I0 => \axi_rdata[3]_i_19_n_0\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg_0x38_reg_n_0_[3]\,
      I4 => \axi_araddr__0\(8),
      I5 => \slv_reg_0x138_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_11_n_0\
    );
\axi_rdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(53),
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x158_reg_n_0_[3]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[3]_i_24_n_0\,
      O => \axi_rdata[3]_i_13_n_0\
    );
\axi_rdata[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[3]_i_25_n_0\,
      I1 => \axi_rdata[3]_i_26_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr__0\(5),
      O => \axi_rdata[3]_i_14_n_0\
    );
\axi_rdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \axi_araddr__0\(8),
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => \slv_reg_0x74_reg_n_0_[3]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(112),
      I5 => \axi_rdata[3]_i_27_n_0\,
      O => \axi_rdata[3]_i_15_n_0\
    );
\axi_rdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(71),
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(173),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[3]_i_16_n_0\
    );
\axi_rdata[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[3]\,
      I1 => \axi_araddr__0\(8),
      I2 => \^cfg_phy_mem_map_control\(231),
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(266),
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[3]_i_19_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC000040444044"
    )
        port map (
      I0 => \axi_rdata_reg[3]_i_6_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_rdata[23]_i_7_n_0\,
      I3 => \axi_rdata[3]_i_7_n_0\,
      I4 => \axi_rdata[3]_i_8_n_0\,
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(143),
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => Q(97),
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr__0\(8),
      I5 => \axi_araddr_reg[4]_rep__0_n_0\,
      O => \axi_rdata[3]_i_21_n_0\
    );
\axi_rdata[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \slv_reg_0x10_reg_n_0_[3]\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \slv_reg_0x14_reg_n_0_[3]\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_araddr__0\(8),
      O => \axi_rdata[3]_i_22_n_0\
    );
\axi_rdata[3]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[3]\,
      I1 => \slv_reg_0xC_reg_n_0_[3]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => \^cfg_phy_mem_map_control\(158),
      O => \axi_rdata[3]_i_23_n_0\
    );
\axi_rdata[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[3]\,
      I1 => Q(35),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[3]\,
      I4 => \axi_araddr__0\(8),
      I5 => Q(17),
      O => \axi_rdata[3]_i_24_n_0\
    );
\axi_rdata[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[3]\,
      I1 => \^cfg_phy_mem_map_control\(60),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => data42(3),
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(33),
      O => \axi_rdata[3]_i_25_n_0\
    );
\axi_rdata[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[3]\,
      I1 => \slv_reg_0x4C_reg_n_0_[3]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[3]\,
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(87),
      O => \axi_rdata[3]_i_26_n_0\
    );
\axi_rdata[3]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[3]\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => Q(87),
      I3 => \axi_araddr__0\(8),
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      O => \axi_rdata[3]_i_27_n_0\
    );
\axi_rdata[3]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => Q(116),
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \slv_reg_0x300_reg_n_0_[3]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \^b0_clkdet_ctrl_tx_freq_rst\,
      O => \axi_rdata[3]_i_28_n_0\
    );
\axi_rdata[3]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[3]\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \slv_reg_0x308_reg_n_0_[3]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x208_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_29_n_0\
    );
\axi_rdata[3]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[3]\,
      I1 => b0_clkdet_tx_tmr(3),
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_30_n_0\
    );
\axi_rdata[3]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[3]\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \slv_reg_0x318_reg_n_0_[3]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => b0_clkdet_rx_tmr(3),
      O => \axi_rdata[3]_i_31_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0E0C00000E000"
    )
        port map (
      I0 => \axi_rdata[3]_i_13_n_0\,
      I1 => \axi_rdata[3]_i_14_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[3]_i_15_n_0\,
      I5 => \axi_rdata[3]_i_16_n_0\,
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__0_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[3]\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr__0\(8),
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[3]\,
      I1 => \slv_reg_0x328_reg_n_0_[3]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[3]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_araddr_reg[8]_rep__2_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[3]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_8_n_0\
    );
\axi_rdata[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(205),
      I1 => \slv_reg_0x24_reg_n_0_[3]\,
      I2 => \axi_araddr_reg[2]_rep__0_n_0\,
      I3 => \axi_araddr__0\(8),
      I4 => data35(3),
      O => \axi_rdata[3]_i_9_n_0\
    );
\axi_rdata[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(54),
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x158_reg_n_0_[4]\,
      I3 => \axi_araddr__0\(2),
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[4]_i_23_n_0\,
      O => \axi_rdata[4]_i_11_n_0\
    );
\axi_rdata[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[4]_i_24_n_0\,
      I1 => \axi_rdata[4]_i_25_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr__0\(5),
      O => \axi_rdata[4]_i_12_n_0\
    );
\axi_rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEFFFEF"
    )
        port map (
      I0 => \axi_araddr__0\(8),
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => \^cfg_phy_mem_map_control\(113),
      I3 => \axi_araddr__0\(2),
      I4 => \slv_reg_0x74_reg_n_0_[4]\,
      I5 => \axi_rdata[4]_i_26_n_0\,
      O => \axi_rdata[4]_i_13_n_0\
    );
\axi_rdata[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(72),
      I3 => \axi_araddr__0\(2),
      I4 => \^cfg_phy_mem_map_control\(174),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[4]_i_14_n_0\
    );
\axi_rdata[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[4]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x318_reg_n_0_[4]\,
      I3 => \axi_araddr__0\(8),
      I4 => b0_clkdet_rx_tmr(4),
      O => \axi_rdata[4]_i_15_n_0\
    );
\axi_rdata[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[4]\,
      I1 => b0_clkdet_tx_tmr(4),
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x310_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_16_n_0\
    );
\axi_rdata[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000010000"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr__0\(8),
      I4 => \^b0_clkdet_ctrl_rx_freq_rst\,
      I5 => \slv_reg_0x300_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_17_n_0\
    );
\axi_rdata[4]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[4]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x308_reg_n_0_[4]\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x208_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_18_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5FFFF55D50000"
    )
        port map (
      I0 => \axi_rdata[4]_i_6_n_0\,
      I1 => \axi_araddr__0\(8),
      I2 => \axi_rdata[4]_i_7_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_araddr__0\(5),
      I5 => \axi_rdata[4]_i_8_n_0\,
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAAAABAAA"
    )
        port map (
      I0 => \axi_rdata[4]_i_31_n_0\,
      I1 => \axi_araddr__0\(2),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg_0x38_reg_n_0_[4]\,
      I4 => \axi_araddr__0\(8),
      I5 => \slv_reg_0x138_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_20_n_0\
    );
\axi_rdata[4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(240),
      I1 => \slv_reg_0x2C_reg_n_0_[4]\,
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr__0\(8),
      I4 => \^cfg_phy_mem_map_control\(248),
      O => \axi_rdata[4]_i_21_n_0\
    );
\axi_rdata[4]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(206),
      I1 => \slv_reg_0x24_reg_n_0_[4]\,
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr__0\(8),
      I4 => data35(4),
      O => \axi_rdata[4]_i_22_n_0\
    );
\axi_rdata[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[4]\,
      I1 => Q(36),
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x150_reg_n_0_[4]\,
      I4 => \axi_araddr__0\(8),
      I5 => Q(18),
      O => \axi_rdata[4]_i_23_n_0\
    );
\axi_rdata[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[4]\,
      I1 => \^cfg_phy_mem_map_control\(61),
      I2 => \axi_araddr__0\(2),
      I3 => data42(4),
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(34),
      O => \axi_rdata[4]_i_24_n_0\
    );
\axi_rdata[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[4]\,
      I1 => \slv_reg_0x4C_reg_n_0_[4]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x148_reg_n_0_[4]\,
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(88),
      O => \axi_rdata[4]_i_25_n_0\
    );
\axi_rdata[4]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(125),
      I1 => \axi_araddr__0\(2),
      I2 => Q(88),
      I3 => \axi_araddr__0\(8),
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      O => \axi_rdata[4]_i_26_n_0\
    );
\axi_rdata[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(144),
      I1 => \axi_araddr__0\(2),
      I2 => Q(104),
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr__0\(8),
      I5 => \axi_araddr_reg[4]_rep__0_n_0\,
      O => \axi_rdata[4]_i_28_n_0\
    );
\axi_rdata[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(3),
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x14_reg_n_0_[4]\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_araddr__0\(8),
      O => \axi_rdata[4]_i_29_n_0\
    );
\axi_rdata[4]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[4]\,
      I1 => \slv_reg_0xC_reg_n_0_[4]\,
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr__0\(8),
      I4 => \^cfg_phy_mem_map_control\(159),
      O => \axi_rdata[4]_i_30_n_0\
    );
\axi_rdata[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[4]\,
      I1 => \axi_araddr__0\(8),
      I2 => \^cfg_phy_mem_map_control\(232),
      I3 => \axi_araddr__0\(2),
      I4 => \slv_reg_0x134_reg_n_0_[4]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[4]_i_31_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0E0C00000E000"
    )
        port map (
      I0 => \axi_rdata[4]_i_11_n_0\,
      I1 => \axi_rdata[4]_i_12_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[4]_i_13_n_0\,
      I5 => \axi_rdata[4]_i_14_n_0\,
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr__0\(2),
      I2 => \^cfg_phy_mem_map_control\(137),
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr__0\(8),
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr__0\(8),
      I3 => \slv_reg_0x330_reg_n_0_[4]\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x334_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[4]\,
      I1 => \slv_reg_0x328_reg_n_0_[4]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[4]\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x320_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFCF0FAF0FCF0"
    )
        port map (
      I0 => \axi_rdata[4]_i_15_n_0\,
      I1 => \axi_rdata[4]_i_16_n_0\,
      I2 => \axi_rdata[4]_i_17_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[4]_i_18_n_0\,
      O => \axi_rdata[4]_i_8_n_0\
    );
\axi_rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \slv_reg_0x108_reg_n_0_[5]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0xC_reg_n_0_[5]\,
      I4 => \slv_reg_0x10C_reg_n_0_[5]\,
      I5 => \axi_rdata[20]_i_14_n_0\,
      O => \axi_rdata[5]_i_10_n_0\
    );
\axi_rdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(55),
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[5]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \axi_araddr_reg[3]_rep__2_n_0\,
      I5 => \axi_rdata[5]_i_26_n_0\,
      O => \axi_rdata[5]_i_13_n_0\
    );
\axi_rdata[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFECCCE"
    )
        port map (
      I0 => \axi_rdata[5]_i_27_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[5]_i_28_n_0\,
      O => \axi_rdata[5]_i_14_n_0\
    );
\axi_rdata[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555155FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[5]_i_29_n_0\,
      I1 => Q(112),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[5]_i_15_n_0\
    );
\axi_rdata[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(73),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \^cfg_phy_mem_map_control\(175),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[5]_i_16_n_0\
    );
\axi_rdata[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000010000"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_araddr_reg[3]_rep__2_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(274),
      I5 => \slv_reg_0x300_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_17_n_0\
    );
\axi_rdata[5]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[5]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x308_reg_n_0_[5]\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x208_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_18_n_0\
    );
\axi_rdata[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[5]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x318_reg_n_0_[5]\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => b0_clkdet_rx_tmr(5),
      O => \axi_rdata[5]_i_19_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AFFFFAA2A0000"
    )
        port map (
      I0 => \axi_rdata[5]_i_6_n_0\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_rdata[5]_i_7_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_araddr__0\(5),
      I5 => \axi_rdata[5]_i_8_n_0\,
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[5]\,
      I1 => b0_clkdet_tx_tmr(5),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_20_n_0\
    );
\axi_rdata[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[5]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \^cfg_phy_mem_map_control\(233),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[5]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[5]_i_21_n_0\
    );
\axi_rdata[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(4),
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x14_reg_n_0_[5]\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_araddr_reg[8]_rep__0_n_0\,
      O => \axi_rdata[5]_i_23_n_0\
    );
\axi_rdata[5]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(241),
      I1 => \slv_reg_0x2C_reg_n_0_[5]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(249),
      O => \axi_rdata[5]_i_24_n_0\
    );
\axi_rdata[5]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(207),
      I1 => \slv_reg_0x24_reg_n_0_[5]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => data35(5),
      O => \axi_rdata[5]_i_25_n_0\
    );
\axi_rdata[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[5]\,
      I1 => Q(37),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[5]\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => Q(19),
      O => \axi_rdata[5]_i_26_n_0\
    );
\axi_rdata[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[5]\,
      I1 => \^cfg_phy_mem_map_control\(62),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => data42(5),
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => \^cfg_phy_mem_map_control\(35),
      O => \axi_rdata[5]_i_27_n_0\
    );
\axi_rdata[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[5]\,
      I1 => \slv_reg_0x4C_reg_n_0_[5]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[5]\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => \^cfg_phy_mem_map_control\(89),
      O => \axi_rdata[5]_i_28_n_0\
    );
\axi_rdata[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC000A000C000A"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(114),
      I1 => \slv_reg_0x74_reg_n_0_[5]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x7C_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_29_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F8000000F800"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[5]_i_13_n_0\,
      I2 => \axi_rdata[5]_i_14_n_0\,
      I3 => \axi_rdata[16]_i_3_n_0\,
      I4 => \axi_rdata[5]_i_15_n_0\,
      I5 => \axi_rdata[5]_i_16_n_0\,
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \slv_reg_0x80_reg_n_0_[5]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[8]_rep__0_n_0\,
      I3 => \slv_reg_0x330_reg_n_0_[5]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x334_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[5]\,
      I1 => \slv_reg_0x328_reg_n_0_[5]\,
      I2 => \axi_araddr_reg[3]_rep__2_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[5]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \axi_rdata[5]_i_17_n_0\,
      I1 => \axi_rdata[5]_i_18_n_0\,
      I2 => \axi_rdata[5]_i_19_n_0\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_rdata[5]_i_20_n_0\,
      O => \axi_rdata[5]_i_8_n_0\
    );
\axi_rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAAAABAAA"
    )
        port map (
      I0 => \axi_rdata[5]_i_21_n_0\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg_0x38_reg_n_0_[5]\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => \slv_reg_0x138_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_9_n_0\
    );
\axi_rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \axi_rdata[6]_i_19_n_0\,
      I1 => \axi_rdata[6]_i_20_n_0\,
      I2 => \axi_rdata[6]_i_21_n_0\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_rdata[6]_i_22_n_0\,
      O => \axi_rdata[6]_i_10_n_0\
    );
\axi_rdata[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(208),
      I1 => \slv_reg_0x24_reg_n_0_[6]\,
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr__0\(8),
      I4 => data35(6),
      O => \axi_rdata[6]_i_11_n_0\
    );
\axi_rdata[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(242),
      I1 => \slv_reg_0x2C_reg_n_0_[6]\,
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr__0\(8),
      I4 => \^cfg_phy_mem_map_control\(250),
      O => \axi_rdata[6]_i_12_n_0\
    );
\axi_rdata[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr__0\(2),
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg_0x38_reg_n_0_[6]\,
      I3 => \axi_araddr__0\(8),
      I4 => \slv_reg_0x138_reg_n_0_[6]\,
      I5 => \axi_rdata[6]_i_26_n_0\,
      O => \axi_rdata[6]_i_14_n_0\
    );
\axi_rdata[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[6]_i_27_n_0\,
      I1 => \axi_rdata[6]_i_28_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr__0\(5),
      O => \axi_rdata[6]_i_15_n_0\
    );
\axi_rdata[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(56),
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x158_reg_n_0_[6]\,
      I3 => \axi_araddr__0\(2),
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \axi_rdata[6]_i_29_n_0\,
      O => \axi_rdata[6]_i_16_n_0\
    );
\axi_rdata[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[6]\,
      I1 => \axi_araddr__0\(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \^cfg_phy_mem_map_control\(307),
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x74_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_17_n_0\
    );
\axi_rdata[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(74),
      I3 => \axi_araddr__0\(2),
      I4 => \^cfg_phy_mem_map_control\(176),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[6]_i_18_n_0\
    );
\axi_rdata[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000010000"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \^cfg_phy_mem_map_control\(275),
      I5 => \slv_reg_0x300_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_19_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B00FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[23]_i_7_n_0\,
      I1 => \axi_rdata[6]_i_8_n_0\,
      I2 => \axi_rdata[6]_i_9_n_0\,
      I3 => \axi_araddr__0\(5),
      I4 => \axi_rdata[6]_i_10_n_0\,
      I5 => \axi_rdata[26]_i_4_n_0\,
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[6]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x308_reg_n_0_[6]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x208_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_20_n_0\
    );
\axi_rdata[6]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[6]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x318_reg_n_0_[6]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => b0_clkdet_rx_tmr(6),
      O => \axi_rdata[6]_i_21_n_0\
    );
\axi_rdata[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[6]\,
      I1 => b0_clkdet_tx_tmr(6),
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_22_n_0\
    );
\axi_rdata[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \slv_reg_0x108_reg_n_0_[6]\,
      I1 => \axi_araddr_reg[8]_rep__2_n_0\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \slv_reg_0xC_reg_n_0_[6]\,
      I4 => \slv_reg_0x10C_reg_n_0_[6]\,
      I5 => \axi_rdata[20]_i_14_n_0\,
      O => \axi_rdata[6]_i_23_n_0\
    );
\axi_rdata[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \axi_rdata[6]_i_30_n_0\,
      I1 => \slv_reg_0x14_reg_n_0_[6]\,
      I2 => \axi_araddr_reg[2]_rep__3_n_0\,
      I3 => \^cfg_phy_mem_map_control\(5),
      I4 => \axi_rdata[31]_i_20_n_0\,
      I5 => \^cfg_phy_mem_map_control\(146),
      O => \axi_rdata[6]_i_24_n_0\
    );
\axi_rdata[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[6]\,
      I1 => \axi_araddr__0\(8),
      I2 => \^cfg_phy_mem_map_control\(234),
      I3 => \axi_araddr__0\(2),
      I4 => \slv_reg_0x134_reg_n_0_[6]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[6]_i_26_n_0\
    );
\axi_rdata[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[6]\,
      I1 => \^cfg_phy_mem_map_control\(63),
      I2 => \axi_araddr__0\(2),
      I3 => data42(6),
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(36),
      O => \axi_rdata[6]_i_27_n_0\
    );
\axi_rdata[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[6]\,
      I1 => \slv_reg_0x4C_reg_n_0_[6]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x148_reg_n_0_[6]\,
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(90),
      O => \axi_rdata[6]_i_28_n_0\
    );
\axi_rdata[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[6]\,
      I1 => Q(38),
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x150_reg_n_0_[6]\,
      I4 => \axi_araddr__0\(8),
      I5 => Q(20),
      O => \axi_rdata[6]_i_29_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAAAAAAAEAA"
    )
        port map (
      I0 => axi_araddr(9),
      I1 => \axi_araddr__0\(5),
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_rdata[6]_i_11_n_0\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[6]_i_12_n_0\,
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__1_n_0\,
      I1 => \axi_araddr_reg[4]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[6]_i_30_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A0E0A00000E000"
    )
        port map (
      I0 => \axi_rdata[6]_i_15_n_0\,
      I1 => \axi_rdata[6]_i_16_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[6]_i_17_n_0\,
      I5 => \axi_rdata[6]_i_18_n_0\,
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x80_reg_n_0_[6]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr__0\(8),
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[6]\,
      I1 => \slv_reg_0x328_reg_n_0_[6]\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[6]\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x320_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_8_n_0\
    );
\axi_rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[31]_i_27_n_0\,
      I1 => \slv_reg_0x330_reg_n_0_[6]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x334_reg_n_0_[6]\,
      I4 => \axi_araddr__0\(5),
      I5 => axi_araddr(9),
      O => \axi_rdata[6]_i_9_n_0\
    );
\axi_rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200022202"
    )
        port map (
      I0 => \axi_rdata[27]_i_11_n_0\,
      I1 => \axi_rdata[7]_i_21_n_0\,
      I2 => \slv_reg_0x138_reg_n_0_[7]\,
      I3 => \axi_rdata[16]_i_25_n_0\,
      I4 => \slv_reg_0x38_reg_n_0_[7]\,
      I5 => \axi_rdata[16]_i_26_n_0\,
      O => \axi_rdata[7]_i_10_n_0\
    );
\axi_rdata[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(57),
      I1 => \axi_araddr__0\(8),
      I2 => \slv_reg_0x158_reg_n_0_[7]\,
      I3 => \axi_araddr__0\(2),
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \axi_rdata[7]_i_26_n_0\,
      O => \axi_rdata[7]_i_12_n_0\
    );
\axi_rdata[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0C0A"
    )
        port map (
      I0 => \axi_rdata[7]_i_27_n_0\,
      I1 => \axi_rdata[7]_i_28_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr__0\(5),
      O => \axi_rdata[7]_i_13_n_0\
    );
\axi_rdata[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[7]\,
      I1 => \axi_araddr__0\(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x70_reg_n_0_[7]\,
      I4 => \axi_araddr__0\(2),
      I5 => \slv_reg_0x74_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_14_n_0\
    );
\axi_rdata[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      I2 => Q(75),
      I3 => \axi_araddr__0\(2),
      I4 => \^cfg_phy_mem_map_control\(177),
      I5 => \axi_araddr__0\(5),
      O => \axi_rdata[7]_i_15_n_0\
    );
\axi_rdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \axi_araddr__0\(2),
      I3 => \^cfg_phy_mem_map_control\(276),
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      I5 => \slv_reg_0x300_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_16_n_0\
    );
\axi_rdata[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[7]\,
      I1 => b0_clkdet_tx_tmr(7),
      I2 => \axi_araddr__0\(2),
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_17_n_0\
    );
\axi_rdata[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[7]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x318_reg_n_0_[7]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => b0_clkdet_rx_tmr(7),
      O => \axi_rdata[7]_i_18_n_0\
    );
\axi_rdata[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[7]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x308_reg_n_0_[7]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x208_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_19_n_0\
    );
\axi_rdata[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \axi_araddr_reg[8]_rep__1_n_0\,
      I1 => \slv_reg_0x328_reg_n_0_[7]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x32C_reg_n_0_[7]\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[7]_i_29_n_0\,
      O => \axi_rdata[7]_i_20_n_0\
    );
\axi_rdata[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[7]\,
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \^cfg_phy_mem_map_control\(235),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[7]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[7]_i_21_n_0\
    );
\axi_rdata[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[7]\,
      I1 => \slv_reg_0xC_reg_n_0_[7]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => \slv_reg_0x108_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_22_n_0\
    );
\axi_rdata[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \slv_reg_0x10_reg_n_0_[7]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x14_reg_n_0_[7]\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[7]_i_23_n_0\
    );
\axi_rdata[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00000800000008"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(304),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[3]_rep__0_n_0\,
      I4 => \axi_araddr_reg[4]_rep_n_0\,
      I5 => imr_reg(7),
      O => \axi_rdata[7]_i_24_n_0\
    );
\axi_rdata[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[7]\,
      I1 => Q(39),
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x150_reg_n_0_[7]\,
      I4 => \axi_araddr__0\(8),
      I5 => Q(21),
      O => \axi_rdata[7]_i_26_n_0\
    );
\axi_rdata[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[7]\,
      I1 => \^cfg_phy_mem_map_control\(64),
      I2 => \axi_araddr__0\(2),
      I3 => data42(7),
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(37),
      O => \axi_rdata[7]_i_27_n_0\
    );
\axi_rdata[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[7]\,
      I1 => \slv_reg_0x4C_reg_n_0_[7]\,
      I2 => \axi_araddr__0\(2),
      I3 => \slv_reg_0x148_reg_n_0_[7]\,
      I4 => \axi_araddr__0\(8),
      I5 => \^cfg_phy_mem_map_control\(91),
      O => \axi_rdata[7]_i_28_n_0\
    );
\axi_rdata[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => \slv_reg_0x324_reg_n_0_[7]\,
      I1 => \axi_araddr__0\(2),
      I2 => \axi_araddr_reg[8]_rep__1_n_0\,
      I3 => \slv_reg_0x320_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_29_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0E0C00000E000"
    )
        port map (
      I0 => \axi_rdata[7]_i_12_n_0\,
      I1 => \axi_rdata[7]_i_13_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_araddr_reg[4]_rep_n_0\,
      I4 => \axi_rdata[7]_i_14_n_0\,
      I5 => \axi_rdata[7]_i_15_n_0\,
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x80_reg_n_0_[7]\,
      I3 => \axi_araddr_reg[3]_rep__2_n_0\,
      I4 => \axi_araddr__0\(8),
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEFFAAFAEEAAAA"
    )
        port map (
      I0 => \axi_rdata[7]_i_16_n_0\,
      I1 => \axi_rdata[7]_i_17_n_0\,
      I2 => \axi_rdata[7]_i_18_n_0\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr__0\(4),
      I5 => \axi_rdata[7]_i_19_n_0\,
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800FFFF"
    )
        port map (
      I0 => \slv_reg_0x334_reg_n_0_[7]\,
      I1 => \axi_araddr__0\(2),
      I2 => \slv_reg_0x330_reg_n_0_[7]\,
      I3 => \axi_rdata[31]_i_27_n_0\,
      I4 => \axi_rdata[7]_i_20_n_0\,
      I5 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5DDFF55F5DD5555"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__2_n_0\,
      I1 => \slv_reg_0x2C_reg_n_0_[7]\,
      I2 => \^cfg_phy_mem_map_control\(243),
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \^cfg_phy_mem_map_control\(251),
      O => \axi_rdata[7]_i_8_n_0\
    );
\axi_rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"530F53FF00000000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(209),
      I1 => \^cfg_phy_mem_map_control\(201),
      I2 => \axi_araddr_reg[8]_rep__3_n_0\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => data35(7),
      I5 => \axi_rdata[27]_i_11_n_0\,
      O => \axi_rdata[7]_i_9_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => \axi_rdata[8]_i_3_n_0\,
      I2 => \axi_rdata[8]_i_4_n_0\,
      I3 => \axi_rdata[16]_i_3_n_0\,
      I4 => \axi_rdata[8]_i_5_n_0\,
      I5 => \axi_rdata[8]_i_6_n_0\,
      O => \reg_data_out__0\(8)
    );
\axi_rdata[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFDFFFDF"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(24),
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[8]\,
      I5 => \axi_rdata[8]_i_21_n_0\,
      O => \axi_rdata[8]_i_10_n_0\
    );
\axi_rdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5CFC5C0C5CFC5CF"
    )
        port map (
      I0 => \axi_rdata[8]_i_22_n_0\,
      I1 => \axi_rdata[8]_i_23_n_0\,
      I2 => \axi_araddr_reg[4]_rep__0_n_0\,
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_rdata[8]_i_24_n_0\,
      I5 => \slv_reg_0x100_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_11_n_0\
    );
\axi_rdata[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[8]\,
      I1 => \slv_reg_0x4C_reg_n_0_[8]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[8]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => \^cfg_phy_mem_map_control\(92),
      O => \axi_rdata[8]_i_13_n_0\
    );
\axi_rdata[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[8]\,
      I1 => \^cfg_phy_mem_map_control\(65),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \^cfg_phy_mem_map_control\(38),
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[8]_i_14_n_0\
    );
\axi_rdata[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(58),
      I1 => \axi_araddr_reg[8]_rep__3_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[8]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \axi_araddr_reg[3]_rep__1_n_0\,
      I5 => \axi_rdata[8]_i_27_n_0\,
      O => \axi_rdata[8]_i_15_n_0\
    );
\axi_rdata[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FFFFFFFF"
    )
        port map (
      I0 => \slv_reg_0x74_reg_n_0_[8]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x70_reg_n_0_[8]\,
      I3 => \axi_rdata[31]_i_16_n_0\,
      I4 => \axi_rdata[8]_i_28_n_0\,
      I5 => \axi_araddr_reg[4]_rep__0_n_0\,
      O => \axi_rdata[8]_i_16_n_0\
    );
\axi_rdata[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000010000"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \^cfg_phy_mem_map_control\(277),
      I5 => \slv_reg_0x300_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_17_n_0\
    );
\axi_rdata[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[8]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x308_reg_n_0_[8]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x208_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_18_n_0\
    );
\axi_rdata[8]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[8]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x318_reg_n_0_[8]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => b0_clkdet_rx_tmr(8),
      O => \axi_rdata[8]_i_19_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B00FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[23]_i_7_n_0\,
      I1 => \axi_rdata[8]_i_7_n_0\,
      I2 => \axi_rdata[8]_i_8_n_0\,
      I3 => \axi_araddr__0\(5),
      I4 => \axi_rdata[8]_i_9_n_0\,
      I5 => \axi_rdata[26]_i_4_n_0\,
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[8]\,
      I1 => b0_clkdet_tx_tmr(8),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_20_n_0\
    );
\axi_rdata[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[8]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[8]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[8]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[8]_i_21_n_0\
    );
\axi_rdata[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x10C_reg_n_0_[8]\,
      I1 => \slv_reg_0xC_reg_n_0_[8]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \^cfg_phy_mem_map_control\(160),
      O => \axi_rdata[8]_i_22_n_0\
    );
\axi_rdata[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[8]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \^cfg_phy_mem_map_control\(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x14_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_23_n_0\
    );
\axi_rdata[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      O => \axi_rdata[8]_i_24_n_0\
    );
\axi_rdata[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[8]\,
      I1 => \slv_reg_0x2C_reg_n_0_[8]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x128_reg_n_0_[8]\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => Q(10),
      O => \axi_rdata[8]_i_25_n_0\
    );
\axi_rdata[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(210),
      I1 => \slv_reg_0x24_reg_n_0_[8]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => i_mmcm_txusrclk_config_done_sticky,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => Q(4),
      O => \axi_rdata[8]_i_26_n_0\
    );
\axi_rdata[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[8]\,
      I1 => Q(40),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[8]\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      I5 => Q(22),
      O => \axi_rdata[8]_i_27_n_0\
    );
\axi_rdata[8]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF47FFFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[8]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => Q(89),
      I3 => \axi_araddr_reg[8]_rep__3_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[8]_i_28_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF004747"
    )
        port map (
      I0 => \axi_rdata[8]_i_10_n_0\,
      I1 => \axi_rdata[27]_i_11_n_0\,
      I2 => \axi_rdata[8]_i_11_n_0\,
      I3 => \axi_rdata_reg[8]_i_12_n_0\,
      I4 => \axi_rdata[6]_i_4_n_0\,
      I5 => axi_araddr(9),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFBEAFBEA"
    )
        port map (
      I0 => \axi_araddr__0\(5),
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \axi_rdata[8]_i_13_n_0\,
      I3 => \axi_rdata[8]_i_14_n_0\,
      I4 => \axi_rdata[8]_i_15_n_0\,
      I5 => \axi_araddr_reg[4]_rep__0_n_0\,
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800088808"
    )
        port map (
      I0 => \axi_rdata[8]_i_16_n_0\,
      I1 => \axi_araddr__0\(5),
      I2 => \^cfg_phy_mem_map_control\(178),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => Q(76),
      I5 => \axi_rdata[16]_i_12_n_0\,
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[8]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep__3_n_0\,
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[8]\,
      I1 => \slv_reg_0x328_reg_n_0_[8]\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[8]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[31]_i_27_n_0\,
      I1 => \slv_reg_0x330_reg_n_0_[8]\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \slv_reg_0x334_reg_n_0_[8]\,
      I4 => \axi_araddr__0\(5),
      I5 => axi_araddr(9),
      O => \axi_rdata[8]_i_8_n_0\
    );
\axi_rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \axi_rdata[8]_i_17_n_0\,
      I1 => \axi_rdata[8]_i_18_n_0\,
      I2 => \axi_rdata[8]_i_19_n_0\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_rdata[8]_i_20_n_0\,
      O => \axi_rdata[8]_i_9_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => \axi_rdata[26]_i_4_n_0\,
      I2 => axi_araddr(9),
      I3 => \axi_rdata[9]_i_3_n_0\,
      I4 => \axi_rdata[9]_i_4_n_0\,
      I5 => \axi_rdata[9]_i_5_n_0\,
      O => \reg_data_out__0\(9)
    );
\axi_rdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x12C_reg_n_0_[9]\,
      I1 => \slv_reg_0x2C_reg_n_0_[9]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x128_reg_n_0_[9]\,
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => Q(11),
      O => \axi_rdata[9]_i_10_n_0\
    );
\axi_rdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__1_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \^cfg_phy_mem_map_control\(25),
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \slv_reg_0x138_reg_n_0_[9]\,
      I5 => \axi_rdata[9]_i_20_n_0\,
      O => \axi_rdata[9]_i_11_n_0\
    );
\axi_rdata[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \axi_rdata[9]_i_21_n_0\,
      I1 => \axi_araddr_reg[4]_rep__0_n_0\,
      I2 => \axi_rdata[9]_i_22_n_0\,
      I3 => \axi_rdata[9]_i_23_n_0\,
      O => \axi_rdata[9]_i_12_n_0\
    );
\axi_rdata[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[9]_i_24_n_0\,
      I1 => \axi_rdata[9]_i_25_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_rdata[9]_i_26_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \axi_rdata[9]_i_27_n_0\,
      O => \axi_rdata[9]_i_13_n_0\
    );
\axi_rdata[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCFFDFDFFCFF"
    )
        port map (
      I0 => \slv_reg_0x7C_reg_n_0_[9]\,
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg_0x70_reg_n_0_[9]\,
      I4 => \axi_araddr_reg[2]_rep__1_n_0\,
      I5 => \slv_reg_0x74_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_14_n_0\
    );
\axi_rdata[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(179),
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => Q(77),
      I3 => \axi_araddr_reg[3]_rep_n_0\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \axi_araddr_reg[4]_rep_n_0\,
      O => \axi_rdata[9]_i_15_n_0\
    );
\axi_rdata[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000010000"
    )
        port map (
      I0 => \axi_araddr_reg[4]_rep__0_n_0\,
      I1 => \axi_araddr_reg[3]_rep__1_n_0\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \^cfg_phy_mem_map_control\(278),
      I5 => \slv_reg_0x300_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_16_n_0\
    );
\axi_rdata[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x30C_reg_n_0_[9]\,
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => \slv_reg_0x308_reg_n_0_[9]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x208_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_17_n_0\
    );
\axi_rdata[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \slv_reg_0x31C_reg_n_0_[9]\,
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => \slv_reg_0x318_reg_n_0_[9]\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => b0_clkdet_rx_tmr(9),
      O => \axi_rdata[9]_i_18_n_0\
    );
\axi_rdata[9]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg_0x314_reg_n_0_[9]\,
      I1 => b0_clkdet_tx_tmr(9),
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \axi_araddr_reg[8]_rep__2_n_0\,
      I4 => \slv_reg_0x310_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_19_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322032233223322"
    )
        port map (
      I0 => \axi_rdata[9]_i_6_n_0\,
      I1 => \axi_rdata[9]_i_7_n_0\,
      I2 => \axi_rdata[9]_i_8_n_0\,
      I3 => \axi_araddr__0\(5),
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_araddr_reg[8]_rep__2_n_0\,
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \slv_reg_0x30_reg_n_0_[9]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \slv_reg_0x130_reg_n_0_[9]\,
      I3 => \axi_araddr_reg[2]_rep__1_n_0\,
      I4 => \slv_reg_0x134_reg_n_0_[9]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[9]_i_20_n_0\
    );
\axi_rdata[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323030020200300"
    )
        port map (
      I0 => \slv_reg_0x1C_reg_n_0_[9]\,
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \^cfg_phy_mem_map_control\(7),
      I4 => \axi_araddr_reg[2]_rep__1_n_0\,
      I5 => \slv_reg_0x14_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_21_n_0\
    );
\axi_rdata[9]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \slv_reg_0x100_reg_n_0_[9]\,
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => Q(98),
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[9]_i_22_n_0\
    );
\axi_rdata[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(161),
      I1 => \axi_araddr_reg[8]_rep__0_n_0\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0xC_reg_n_0_[9]\,
      I4 => \slv_reg_0x10C_reg_n_0_[9]\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[9]_i_23_n_0\
    );
\axi_rdata[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(59),
      I1 => \axi_araddr_reg[8]_rep__1_n_0\,
      I2 => \slv_reg_0x158_reg_n_0_[9]\,
      I3 => \axi_araddr_reg[2]_rep__1_n_0\,
      O => \axi_rdata[9]_i_24_n_0\
    );
\axi_rdata[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x154_reg_n_0_[9]\,
      I1 => Q(41),
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x150_reg_n_0_[9]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => Q(23),
      O => \axi_rdata[9]_i_25_n_0\
    );
\axi_rdata[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x14C_reg_n_0_[9]\,
      I1 => \slv_reg_0x4C_reg_n_0_[9]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x148_reg_n_0_[9]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      I5 => \slv_reg_0x48_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_26_n_0\
    );
\axi_rdata[9]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg_0x144_reg_n_0_[9]\,
      I1 => \slv_reg_0x44_reg_n_0_[9]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x40_reg_n_0_[9]\,
      I4 => \axi_araddr_reg[8]_rep__1_n_0\,
      O => \axi_rdata[9]_i_27_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[9]_i_9_n_0\,
      I1 => \axi_rdata[9]_i_10_n_0\,
      I2 => \axi_rdata[6]_i_4_n_0\,
      I3 => \axi_rdata[9]_i_11_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[9]_i_12_n_0\,
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC888800C08888"
    )
        port map (
      I0 => \axi_rdata[9]_i_13_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      I2 => \axi_araddr_reg[4]_rep_n_0\,
      I3 => \axi_rdata[9]_i_14_n_0\,
      I4 => \axi_araddr__0\(5),
      I5 => \axi_rdata[9]_i_15_n_0\,
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_araddr_reg[2]_rep__1_n_0\,
      I2 => \slv_reg_0x80_reg_n_0_[9]\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[8]_rep__2_n_0\,
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \axi_rdata[9]_i_16_n_0\,
      I1 => \axi_rdata[9]_i_17_n_0\,
      I2 => \axi_rdata[9]_i_18_n_0\,
      I3 => \axi_araddr_reg[3]_rep__1_n_0\,
      I4 => \axi_araddr_reg[4]_rep__0_n_0\,
      I5 => \axi_rdata[9]_i_19_n_0\,
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000FFFFFFFF"
    )
        port map (
      I0 => \axi_rdata[31]_i_27_n_0\,
      I1 => \slv_reg_0x330_reg_n_0_[9]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => \slv_reg_0x334_reg_n_0_[9]\,
      I4 => \axi_araddr__0\(5),
      I5 => axi_araddr(9),
      O => \axi_rdata[9]_i_7_n_0\
    );
\axi_rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg_0x32C_reg_n_0_[9]\,
      I1 => \slv_reg_0x328_reg_n_0_[9]\,
      I2 => \axi_araddr_reg[3]_rep__1_n_0\,
      I3 => \slv_reg_0x324_reg_n_0_[9]\,
      I4 => \axi_araddr_reg[2]_rep__1_n_0\,
      I5 => \slv_reg_0x320_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_8_n_0\
    );
\axi_rdata[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(211),
      I1 => \slv_reg_0x24_reg_n_0_[9]\,
      I2 => \axi_araddr_reg[2]_rep__1_n_0\,
      I3 => Q(108),
      I4 => \axi_araddr_reg[8]_rep__0_n_0\,
      I5 => Q(5),
      O => \axi_rdata[9]_i_9_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(0),
      Q => vid_phy_axi4lite_rdata(0),
      R => \^p_0_in\
    );
\axi_rdata_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_23_n_0\,
      I1 => \axi_rdata[0]_i_24_n_0\,
      O => \axi_rdata_reg[0]_i_10_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_18_n_0\,
      I1 => \axi_rdata[0]_i_19_n_0\,
      O => \axi_rdata_reg[0]_i_6_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_20_n_0\,
      I1 => \axi_rdata[0]_i_21_n_0\,
      O => \axi_rdata_reg[0]_i_7_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(10),
      Q => vid_phy_axi4lite_rdata(10),
      R => \^p_0_in\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(11),
      Q => vid_phy_axi4lite_rdata(11),
      R => \^p_0_in\
    );
\axi_rdata_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_22_n_0\,
      I1 => \axi_rdata[11]_i_23_n_0\,
      O => \axi_rdata_reg[11]_i_9_n_0\,
      S => \axi_araddr__0\(3)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(12),
      Q => vid_phy_axi4lite_rdata(12),
      R => \^p_0_in\
    );
\axi_rdata_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_19_n_0\,
      I1 => \axi_rdata[12]_i_20_n_0\,
      O => \axi_rdata_reg[12]_i_7_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(13),
      Q => vid_phy_axi4lite_rdata(13),
      R => \^p_0_in\
    );
\axi_rdata_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_19_n_0\,
      I1 => \axi_rdata[13]_i_20_n_0\,
      O => \axi_rdata_reg[13]_i_7_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(14),
      Q => vid_phy_axi4lite_rdata(14),
      R => \^p_0_in\
    );
\axi_rdata_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_22_n_0\,
      I1 => \axi_rdata[14]_i_23_n_0\,
      O => \axi_rdata_reg[14]_i_9_n_0\,
      S => \axi_araddr_reg[3]_rep__2_n_0\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(15),
      Q => vid_phy_axi4lite_rdata(15),
      R => \^p_0_in\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => vid_phy_axi4lite_rdata(16),
      R => \^p_0_in\
    );
\axi_rdata_reg[16]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_22_n_0\,
      I1 => \axi_rdata[16]_i_23_n_0\,
      O => \axi_rdata_reg[16]_i_13_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[16]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_33_n_0\,
      I1 => \axi_rdata[16]_i_34_n_0\,
      O => \axi_rdata_reg[16]_i_19_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(17),
      Q => vid_phy_axi4lite_rdata(17),
      R => \^p_0_in\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(18),
      Q => vid_phy_axi4lite_rdata(18),
      R => \^p_0_in\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(19),
      Q => vid_phy_axi4lite_rdata(19),
      R => \^p_0_in\
    );
\axi_rdata_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_18_n_0\,
      I1 => \axi_rdata[19]_i_19_n_0\,
      O => \axi_rdata_reg[19]_i_7_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(1),
      Q => vid_phy_axi4lite_rdata(1),
      R => \^p_0_in\
    );
\axi_rdata_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_19_n_0\,
      I1 => \axi_rdata[1]_i_20_n_0\,
      O => \axi_rdata_reg[1]_i_10_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_24_n_0\,
      I1 => \axi_rdata[1]_i_25_n_0\,
      O => \axi_rdata_reg[1]_i_15_n_0\,
      S => \axi_araddr_reg[3]_rep__2_n_0\
    );
\axi_rdata_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_26_n_0\,
      I1 => \axi_rdata[1]_i_27_n_0\,
      O => \axi_rdata_reg[1]_i_16_n_0\,
      S => \axi_araddr_reg[3]_rep__2_n_0\
    );
\axi_rdata_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[1]_i_15_n_0\,
      I1 => \axi_rdata_reg[1]_i_16_n_0\,
      O => \axi_rdata_reg[1]_i_6_n_0\,
      S => \axi_araddr_reg[4]_rep__0_n_0\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(20),
      Q => vid_phy_axi4lite_rdata(20),
      R => \^p_0_in\
    );
\axi_rdata_reg[20]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_25_n_0\,
      I1 => \axi_rdata[20]_i_26_n_0\,
      O => \axi_rdata_reg[20]_i_13_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[20]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_19_n_0\,
      I1 => \axi_rdata[20]_i_20_n_0\,
      O => \axi_rdata_reg[20]_i_6_n_0\,
      S => \axi_araddr_reg[3]_rep__2_n_0\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(21),
      Q => vid_phy_axi4lite_rdata(21),
      R => \^p_0_in\
    );
\axi_rdata_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_19_n_0\,
      I1 => \axi_rdata[21]_i_20_n_0\,
      O => \axi_rdata_reg[21]_i_7_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(22),
      Q => vid_phy_axi4lite_rdata(22),
      R => \^p_0_in\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(23),
      Q => vid_phy_axi4lite_rdata(23),
      R => \^p_0_in\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(24),
      Q => vid_phy_axi4lite_rdata(24),
      R => \^p_0_in\
    );
\axi_rdata_reg[24]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_19_n_0\,
      I1 => \axi_rdata[24]_i_20_n_0\,
      O => \axi_rdata_reg[24]_i_10_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[24]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[24]_i_9_n_0\,
      I1 => \axi_rdata_reg[24]_i_10_n_0\,
      O => \axi_rdata_reg[24]_i_3_n_0\,
      S => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_13_n_0\,
      I1 => \axi_rdata[24]_i_14_n_0\,
      O => \axi_rdata_reg[24]_i_5_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[24]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_17_n_0\,
      I1 => \axi_rdata[24]_i_18_n_0\,
      O => \axi_rdata_reg[24]_i_9_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(25),
      Q => vid_phy_axi4lite_rdata(25),
      R => \^p_0_in\
    );
\axi_rdata_reg[25]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_17_n_0\,
      I1 => \axi_rdata[25]_i_18_n_0\,
      O => \axi_rdata_reg[25]_i_6_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(26),
      Q => vid_phy_axi4lite_rdata(26),
      R => \^p_0_in\
    );
\axi_rdata_reg[26]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_19_n_0\,
      I1 => \axi_rdata[26]_i_20_n_0\,
      O => \axi_rdata_reg[26]_i_7_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(27),
      Q => vid_phy_axi4lite_rdata(27),
      R => \^p_0_in\
    );
\axi_rdata_reg[27]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_21_n_0\,
      I1 => \axi_rdata[27]_i_22_n_0\,
      O => \axi_rdata_reg[27]_i_8_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[27]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_23_n_0\,
      I1 => \axi_rdata[27]_i_24_n_0\,
      O => \axi_rdata_reg[27]_i_9_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(28),
      Q => vid_phy_axi4lite_rdata(28),
      R => \^p_0_in\
    );
\axi_rdata_reg[28]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_19_n_0\,
      I1 => \axi_rdata[28]_i_20_n_0\,
      O => \axi_rdata_reg[28]_i_10_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[28]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[28]_i_9_n_0\,
      I1 => \axi_rdata_reg[28]_i_10_n_0\,
      O => \axi_rdata_reg[28]_i_3_n_0\,
      S => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata_reg[28]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_14_n_0\,
      I1 => \axi_rdata[28]_i_15_n_0\,
      O => \axi_rdata_reg[28]_i_7_n_0\,
      S => \axi_araddr_reg[3]_rep__2_n_0\
    );
\axi_rdata_reg[28]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_17_n_0\,
      I1 => \axi_rdata[28]_i_18_n_0\,
      O => \axi_rdata_reg[28]_i_9_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(29),
      Q => vid_phy_axi4lite_rdata(29),
      R => \^p_0_in\
    );
\axi_rdata_reg[29]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[29]_i_8_n_0\,
      I1 => \axi_rdata_reg[29]_i_9_n_0\,
      O => \axi_rdata_reg[29]_i_3_n_0\,
      S => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata_reg[29]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_16_n_0\,
      I1 => \axi_rdata[29]_i_17_n_0\,
      O => \axi_rdata_reg[29]_i_8_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[29]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_18_n_0\,
      I1 => \axi_rdata[29]_i_19_n_0\,
      O => \axi_rdata_reg[29]_i_9_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(2),
      Q => vid_phy_axi4lite_rdata(2),
      R => \^p_0_in\
    );
\axi_rdata_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_23_n_0\,
      I1 => \axi_rdata[2]_i_24_n_0\,
      O => \axi_rdata_reg[2]_i_11_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_16_n_0\,
      I1 => \axi_rdata[2]_i_17_n_0\,
      O => \axi_rdata_reg[2]_i_6_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_18_n_0\,
      I1 => \axi_rdata[2]_i_19_n_0\,
      O => \axi_rdata_reg[2]_i_7_n_0\,
      S => \axi_araddr_reg[3]_rep__1_n_0\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(30),
      Q => vid_phy_axi4lite_rdata(30),
      R => \^p_0_in\
    );
\axi_rdata_reg[30]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_25_n_0\,
      I1 => \axi_rdata[30]_i_26_n_0\,
      O => \axi_rdata_reg[30]_i_18_n_0\,
      S => \axi_araddr_reg[3]_rep__2_n_0\
    );
\axi_rdata_reg[30]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_29_n_0\,
      I1 => \axi_rdata[30]_i_30_n_0\,
      O => \axi_rdata_reg[30]_i_21_n_0\,
      S => \axi_araddr_reg[3]_rep__0_n_0\
    );
\axi_rdata_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_10_n_0\,
      I1 => \axi_rdata[30]_i_11_n_0\,
      O => \axi_rdata_reg[30]_i_5_n_0\,
      S => \axi_araddr_reg[3]_rep__2_n_0\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(31),
      Q => vid_phy_axi4lite_rdata(31),
      R => \^p_0_in\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(3),
      Q => vid_phy_axi4lite_rdata(3),
      R => \^p_0_in\
    );
\axi_rdata_reg[3]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_28_n_0\,
      I1 => \axi_rdata[3]_i_29_n_0\,
      O => \axi_rdata_reg[3]_i_17_n_0\,
      S => \axi_araddr_reg[3]_rep__2_n_0\
    );
\axi_rdata_reg[3]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_30_n_0\,
      I1 => \axi_rdata[3]_i_31_n_0\,
      O => \axi_rdata_reg[3]_i_18_n_0\,
      S => \axi_araddr_reg[3]_rep__2_n_0\
    );
\axi_rdata_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[3]_i_17_n_0\,
      I1 => \axi_rdata_reg[3]_i_18_n_0\,
      O => \axi_rdata_reg[3]_i_6_n_0\,
      S => \axi_araddr_reg[4]_rep__0_n_0\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(4),
      Q => vid_phy_axi4lite_rdata(4),
      R => \^p_0_in\
    );
\axi_rdata_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_21_n_0\,
      I1 => \axi_rdata[4]_i_22_n_0\,
      O => \axi_rdata_reg[4]_i_10_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(5),
      Q => vid_phy_axi4lite_rdata(5),
      R => \^p_0_in\
    );
\axi_rdata_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_24_n_0\,
      I1 => \axi_rdata[5]_i_25_n_0\,
      O => \axi_rdata_reg[5]_i_12_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(6),
      Q => vid_phy_axi4lite_rdata(6),
      R => \^p_0_in\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(7),
      Q => vid_phy_axi4lite_rdata(7),
      R => \^p_0_in\
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_6_n_0\,
      I1 => \axi_rdata[7]_i_7_n_0\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => \axi_araddr__0\(5)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(8),
      Q => vid_phy_axi4lite_rdata(8),
      R => \^p_0_in\
    );
\axi_rdata_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_25_n_0\,
      I1 => \axi_rdata[8]_i_26_n_0\,
      O => \axi_rdata_reg[8]_i_12_n_0\,
      S => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(9),
      Q => vid_phy_axi4lite_rdata(9),
      R => \^p_0_in\
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55C0"
    )
        port map (
      I0 => vid_phy_axi4lite_rready,
      I1 => vid_phy_axi4lite_arvalid,
      I2 => \^s_axi_arready\,
      I3 => \^vid_phy_axi4lite_rvalid\,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^vid_phy_axi4lite_rvalid\,
      R => \^p_0_in\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => vid_phy_axi4lite_awvalid,
      I1 => vid_phy_axi4lite_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => \^p_0_in\
    );
\cfg_phy_mem_map_control_b0[948]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \slv_reg_0xC_reg_n_0_[3]\,
      I1 => \slv_reg_0xC_reg_n_0_[1]\,
      I2 => \slv_reg_0xC_reg_n_0_[0]\,
      I3 => \slv_reg_0xC_reg_n_0_[4]\,
      I4 => \slv_reg_0xC_reg_n_0_[2]\,
      O => cfg_phy_mem_map_status
    );
\cfg_phy_mem_map_status[265]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \slv_reg_0xC_reg_n_0_[3]\,
      I1 => \slv_reg_0xC_reg_n_0_[1]\,
      I2 => \slv_reg_0xC_reg_n_0_[0]\,
      I3 => \slv_reg_0xC_reg_n_0_[4]\,
      I4 => \slv_reg_0xC_reg_n_0_[2]\,
      I5 => D(0),
      O => \cfg_phy_mem_map_status_reg[265]\
    );
\cfg_phy_mem_map_status[297]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \slv_reg_0xC_reg_n_0_[3]\,
      I1 => \slv_reg_0xC_reg_n_0_[1]\,
      I2 => \slv_reg_0xC_reg_n_0_[0]\,
      I3 => \slv_reg_0xC_reg_n_0_[4]\,
      I4 => \slv_reg_0xC_reg_n_0_[2]\,
      I5 => clk_rx_freq_lock,
      O => \cfg_phy_mem_map_status_reg[297]\
    );
\cfg_phy_mem_map_status[329]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \slv_reg_0xC_reg_n_0_[3]\,
      I1 => \slv_reg_0xC_reg_n_0_[1]\,
      I2 => \slv_reg_0xC_reg_n_0_[0]\,
      I3 => \slv_reg_0xC_reg_n_0_[4]\,
      I4 => \slv_reg_0xC_reg_n_0_[2]\,
      I5 => clk_dru_freq_lock_reg,
      O => \cfg_phy_mem_map_status_reg[329]\
    );
\clk_rx_flt_b[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cfg_phy_mem_map_control_b0_reg[604]\(0),
      I1 => \^b0_clkdet_ctrl_run\,
      O => \clk_rx_flt_b_reg[35]\
    );
clk_rx_freq_lock_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(281),
      I1 => \clk_rx_flt_lock_cnt_reg[7]\(7),
      I2 => \^cfg_phy_mem_map_control\(280),
      I3 => \clk_rx_flt_lock_cnt_reg[7]\(6),
      O => S(3)
    );
clk_rx_freq_lock_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(279),
      I1 => \clk_rx_flt_lock_cnt_reg[7]\(5),
      I2 => \^cfg_phy_mem_map_control\(278),
      I3 => \clk_rx_flt_lock_cnt_reg[7]\(4),
      O => S(2)
    );
clk_rx_freq_lock_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(277),
      I1 => \clk_rx_flt_lock_cnt_reg[7]\(3),
      I2 => \^cfg_phy_mem_map_control\(276),
      I3 => \clk_rx_flt_lock_cnt_reg[7]\(2),
      O => S(1)
    );
clk_rx_freq_lock_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_control\(275),
      I1 => \clk_rx_flt_lock_cnt_reg[7]\(1),
      I2 => \^cfg_phy_mem_map_control\(274),
      I3 => \clk_rx_flt_lock_cnt_reg[7]\(0),
      O => S(0)
    );
\clk_rx_tmr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A300"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(0),
      I1 => \clk_rx_tmr_reg[0]\(0),
      I2 => b0_clkdet_rx_tmr_ld,
      I3 => \^b0_clkdet_ctrl_run\,
      O => \clk_rx_tmr_reg[31]_1\(0)
    );
\clk_rx_tmr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(10),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(9),
      O => \clk_rx_tmr_reg[31]_1\(10)
    );
\clk_rx_tmr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(11),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(10),
      O => \clk_rx_tmr_reg[31]_1\(11)
    );
\clk_rx_tmr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(12),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(11),
      O => \clk_rx_tmr_reg[31]_1\(12)
    );
\clk_rx_tmr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(13),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(12),
      O => \clk_rx_tmr_reg[31]_1\(13)
    );
\clk_rx_tmr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(14),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(13),
      O => \clk_rx_tmr_reg[31]_1\(14)
    );
\clk_rx_tmr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(15),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(14),
      O => \clk_rx_tmr_reg[31]_1\(15)
    );
\clk_rx_tmr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(16),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(15),
      O => \clk_rx_tmr_reg[31]_1\(16)
    );
\clk_rx_tmr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(17),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(16),
      O => \clk_rx_tmr_reg[31]_1\(17)
    );
\clk_rx_tmr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(18),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(17),
      O => \clk_rx_tmr_reg[31]_1\(18)
    );
\clk_rx_tmr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(19),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(18),
      O => \clk_rx_tmr_reg[31]_1\(19)
    );
\clk_rx_tmr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(1),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(0),
      O => \clk_rx_tmr_reg[31]_1\(1)
    );
\clk_rx_tmr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(20),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(19),
      O => \clk_rx_tmr_reg[31]_1\(20)
    );
\clk_rx_tmr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(21),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(20),
      O => \clk_rx_tmr_reg[31]_1\(21)
    );
\clk_rx_tmr[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(22),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(21),
      O => \clk_rx_tmr_reg[31]_1\(22)
    );
\clk_rx_tmr[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(23),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(22),
      O => \clk_rx_tmr_reg[31]_1\(23)
    );
\clk_rx_tmr[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(24),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(23),
      O => \clk_rx_tmr_reg[31]_1\(24)
    );
\clk_rx_tmr[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(25),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(24),
      O => \clk_rx_tmr_reg[31]_1\(25)
    );
\clk_rx_tmr[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(26),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(25),
      O => \clk_rx_tmr_reg[31]_1\(26)
    );
\clk_rx_tmr[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(27),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(26),
      O => \clk_rx_tmr_reg[31]_1\(27)
    );
\clk_rx_tmr[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(28),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(27),
      O => \clk_rx_tmr_reg[31]_1\(28)
    );
\clk_rx_tmr[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(29),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(28),
      O => \clk_rx_tmr_reg[31]_1\(29)
    );
\clk_rx_tmr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(2),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(1),
      O => \clk_rx_tmr_reg[31]_1\(2)
    );
\clk_rx_tmr[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(30),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(29),
      O => \clk_rx_tmr_reg[31]_1\(30)
    );
\clk_rx_tmr[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^b0_clkdet_ctrl_run\,
      I1 => \^cfg_phy_mem_map_control\(273),
      O => \clk_rx_tmr_reg[31]_0\(0)
    );
\clk_rx_tmr[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^b0_clkdet_ctrl_run\,
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => clk_rx_tmr_end,
      O => \clk_rx_tmr_reg[31]\(0)
    );
\clk_rx_tmr[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(31),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(30),
      O => \clk_rx_tmr_reg[31]_1\(31)
    );
\clk_rx_tmr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(3),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(2),
      O => \clk_rx_tmr_reg[31]_1\(3)
    );
\clk_rx_tmr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(4),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(3),
      O => \clk_rx_tmr_reg[31]_1\(4)
    );
\clk_rx_tmr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(5),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(4),
      O => \clk_rx_tmr_reg[31]_1\(5)
    );
\clk_rx_tmr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(6),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(5),
      O => \clk_rx_tmr_reg[31]_1\(6)
    );
\clk_rx_tmr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(7),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(6),
      O => \clk_rx_tmr_reg[31]_1\(7)
    );
\clk_rx_tmr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(8),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(7),
      O => \clk_rx_tmr_reg[31]_1\(8)
    );
\clk_rx_tmr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_rx_tmr(9),
      I1 => b0_clkdet_rx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_rx_tmr0(8),
      O => \clk_rx_tmr_reg[31]_1\(9)
    );
clk_rx_tmr_evt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wr_en_2_isr\,
      I1 => p_0_in19_in,
      O => b0_clkdet_rx_tmr_evt_clr
    );
\clk_sm_cur[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b0_clkdet_ctrl_run\,
      O => \clk_cnt_reg[0]\
    );
\clk_tx_freq[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cfg_phy_mem_map_control_b0_reg[604]\(1),
      I1 => \^b0_clkdet_ctrl_run\,
      O => clk_tx_freq_lock_reg
    );
\clk_tx_tmr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A300"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(0),
      I1 => \clk_tx_tmr_reg[0]\(0),
      I2 => b0_clkdet_tx_tmr_ld,
      I3 => \^b0_clkdet_ctrl_run\,
      O => \clk_tx_tmr_reg[31]\(0)
    );
\clk_tx_tmr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(10),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(9),
      O => \clk_tx_tmr_reg[31]\(10)
    );
\clk_tx_tmr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(11),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(10),
      O => \clk_tx_tmr_reg[31]\(11)
    );
\clk_tx_tmr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(12),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(11),
      O => \clk_tx_tmr_reg[31]\(12)
    );
\clk_tx_tmr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(13),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(12),
      O => \clk_tx_tmr_reg[31]\(13)
    );
\clk_tx_tmr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(14),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(13),
      O => \clk_tx_tmr_reg[31]\(14)
    );
\clk_tx_tmr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(15),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(14),
      O => \clk_tx_tmr_reg[31]\(15)
    );
\clk_tx_tmr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(16),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(15),
      O => \clk_tx_tmr_reg[31]\(16)
    );
\clk_tx_tmr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(17),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(16),
      O => \clk_tx_tmr_reg[31]\(17)
    );
\clk_tx_tmr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(18),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(17),
      O => \clk_tx_tmr_reg[31]\(18)
    );
\clk_tx_tmr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(19),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(18),
      O => \clk_tx_tmr_reg[31]\(19)
    );
\clk_tx_tmr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(1),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(0),
      O => \clk_tx_tmr_reg[31]\(1)
    );
\clk_tx_tmr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(20),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(19),
      O => \clk_tx_tmr_reg[31]\(20)
    );
\clk_tx_tmr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(21),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(20),
      O => \clk_tx_tmr_reg[31]\(21)
    );
\clk_tx_tmr[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(22),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(21),
      O => \clk_tx_tmr_reg[31]\(22)
    );
\clk_tx_tmr[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(23),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(22),
      O => \clk_tx_tmr_reg[31]\(23)
    );
\clk_tx_tmr[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(24),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(23),
      O => \clk_tx_tmr_reg[31]\(24)
    );
\clk_tx_tmr[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(25),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(24),
      O => \clk_tx_tmr_reg[31]\(25)
    );
\clk_tx_tmr[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(26),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(25),
      O => \clk_tx_tmr_reg[31]\(26)
    );
\clk_tx_tmr[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(27),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(26),
      O => \clk_tx_tmr_reg[31]\(27)
    );
\clk_tx_tmr[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(28),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(27),
      O => \clk_tx_tmr_reg[31]\(28)
    );
\clk_tx_tmr[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(29),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(28),
      O => \clk_tx_tmr_reg[31]\(29)
    );
\clk_tx_tmr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(2),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(1),
      O => \clk_tx_tmr_reg[31]\(2)
    );
\clk_tx_tmr[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(30),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(29),
      O => \clk_tx_tmr_reg[31]\(30)
    );
\clk_tx_tmr[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^b0_clkdet_ctrl_run\,
      I1 => \^cfg_phy_mem_map_control\(272),
      O => SR(0)
    );
\clk_tx_tmr[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^b0_clkdet_ctrl_run\,
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => clk_tx_tmr_end,
      O => E(0)
    );
\clk_tx_tmr[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(31),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(30),
      O => \clk_tx_tmr_reg[31]\(31)
    );
\clk_tx_tmr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(3),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(2),
      O => \clk_tx_tmr_reg[31]\(3)
    );
\clk_tx_tmr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(4),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(3),
      O => \clk_tx_tmr_reg[31]\(4)
    );
\clk_tx_tmr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(5),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(4),
      O => \clk_tx_tmr_reg[31]\(5)
    );
\clk_tx_tmr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(6),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(5),
      O => \clk_tx_tmr_reg[31]\(6)
    );
\clk_tx_tmr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(7),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(6),
      O => \clk_tx_tmr_reg[31]\(7)
    );
\clk_tx_tmr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(8),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(7),
      O => \clk_tx_tmr_reg[31]\(8)
    );
\clk_tx_tmr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => b0_clkdet_tx_tmr(9),
      I1 => b0_clkdet_tx_tmr_ld,
      I2 => \^b0_clkdet_ctrl_run\,
      I3 => clk_tx_tmr0(8),
      O => \clk_tx_tmr_reg[31]\(9)
    );
clk_tx_tmr_evt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wr_en_2_isr\,
      I1 => p_0_in17_in,
      O => b0_clkdet_tx_tmr_evt_clr
    );
clkdet_rx_freq_event_updated_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => Q(120),
      Q => clkdet_rx_freq_event_updated_q,
      R => '0'
    );
clkdet_rx_timer_event_updated_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => Q(119),
      Q => clkdet_rx_timer_event_updated_q,
      R => '0'
    );
clkdet_tx_freq_event_updated_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => Q(118),
      Q => clkdet_tx_freq_event_updated_q,
      R => '0'
    );
clkdet_tx_timer_event_updated_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => Q(117),
      Q => clkdet_tx_timer_event_updated_q,
      R => '0'
    );
\drp_txn_available_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \slv_reg_0x40[31]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      O => \drp_txn_available_q[0]_i_1_n_0\
    );
\drp_txn_available_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(7),
      I2 => \slv_reg_0x80[31]_i_3_n_0\,
      I3 => \slv_reg_0x144[31]_i_2_n_0\,
      I4 => sel0(0),
      I5 => sel0(4),
      O => drp_txn_available_q(1)
    );
\drp_txn_available_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \slv_reg_0x40[31]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      O => drp_txn_available_q(2)
    );
\drp_txn_available_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(6),
      I3 => sel0(7),
      I4 => \slv_reg_0x60[31]_i_2_n_0\,
      O => drp_txn_available_q(4)
    );
\drp_txn_available_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => \drp_txn_available_q[0]_i_1_n_0\,
      Q => drp_txn_available(0),
      R => i_reg_clkdet_rx_tmr_ld
    );
\drp_txn_available_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => drp_txn_available_q(1),
      Q => drp_txn_available(1),
      R => i_reg_clkdet_rx_tmr_ld
    );
\drp_txn_available_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => drp_txn_available_q(2),
      Q => drp_txn_available(2),
      R => i_reg_clkdet_rx_tmr_ld
    );
\drp_txn_available_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => drp_txn_available_q(4),
      Q => drp_txn_available(3),
      R => i_reg_clkdet_rx_tmr_ld
    );
gt_status_cpll_lock_updated_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(111),
      I1 => Q(110),
      I2 => Q(109),
      O => gt_allch_cpll_lock
    );
gt_status_cpll_lock_updated_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => gt_allch_cpll_lock,
      Q => gt_status_cpll_lock_updated_q,
      R => '0'
    );
gt_status_qpll1_lock_updated_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => Q(1),
      Q => gt_status_qpll1_lock_updated_q,
      R => '0'
    );
gt_status_qpll_lock_updated_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => Q(0),
      Q => gt_status_qpll_lock_updated_q,
      R => '0'
    );
gt_status_rx_resetdone_updated_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      I2 => Q(12),
      O => gt_status_rx_resetdone_updated_w
    );
gt_status_rx_resetdone_updated_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => gt_status_rx_resetdone_updated_w,
      Q => gt_status_rx_resetdone_updated_q,
      R => '0'
    );
gt_status_tx_alignment_updated_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(86),
      I1 => Q(92),
      I2 => Q(89),
      O => gt_allch_txalign_done
    );
gt_status_tx_alignment_updated_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => gt_allch_txalign_done,
      Q => gt_status_tx_alignment_updated_q,
      R => '0'
    );
gt_status_tx_resetdone_updated_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => Q(4),
      O => gt_status_tx_resetdone_updated_w
    );
gt_status_tx_resetdone_updated_q_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => gt_status_tx_resetdone_updated_w,
      Q => gt_status_tx_resetdone_updated_q,
      R => '0'
    );
i_1748: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b0_clkdet_ctrl_run\,
      O => n_0_1748
    );
i_mmcm_txusrclk_config_done_sticky_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFAAAAAAAA"
    )
        port map (
      I0 => Q(107),
      I1 => i_mmcm_txusrclk_config_done_sticky_i_2_n_0,
      I2 => \^vid_phy_axi4lite_rvalid\,
      I3 => \^s_axi_arready\,
      I4 => vid_phy_axi4lite_arvalid,
      I5 => i_mmcm_txusrclk_config_done_sticky,
      O => i_mmcm_txusrclk_config_done_sticky_i_1_n_0
    );
i_mmcm_txusrclk_config_done_sticky_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => axi_araddr(9),
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => \axi_araddr_reg[8]_rep__0_n_0\,
      I4 => \axi_rdata[26]_i_4_n_0\,
      I5 => \axi_rdata[6]_i_4_n_0\,
      O => i_mmcm_txusrclk_config_done_sticky_i_2_n_0
    );
i_mmcm_txusrclk_config_done_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => i_mmcm_txusrclk_config_done_sticky_i_1_n_0,
      Q => i_mmcm_txusrclk_config_done_sticky,
      R => \^p_0_in\
    );
i_reg_clkdet_run_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vid_phy_axi4lite_wdata(0),
      I1 => i_reg_clkdet_run9_out,
      I2 => \^b0_clkdet_ctrl_run\,
      O => i_reg_clkdet_run_i_1_n_0
    );
i_reg_clkdet_run_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => i_reg_clkdet_run_i_1_n_0,
      Q => \^b0_clkdet_ctrl_run\,
      R => \^p_0_in\
    );
i_reg_clkdet_rx_freq_rst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => vid_phy_axi4lite_wdata(4),
      I1 => Q(114),
      I2 => i_reg_clkdet_run9_out,
      I3 => \^b0_clkdet_ctrl_rx_freq_rst\,
      O => i_reg_clkdet_rx_freq_rst_i_1_n_0
    );
i_reg_clkdet_rx_freq_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => i_reg_clkdet_rx_freq_rst_i_1_n_0,
      Q => \^b0_clkdet_ctrl_rx_freq_rst\,
      R => \^p_0_in\
    );
i_reg_clkdet_rx_tmr_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => vid_phy_axi4lite_wdata(2),
      I1 => \slv_reg_0x200[31]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(4),
      O => i_reg_clkdet_rx_tmr_clr
    );
i_reg_clkdet_rx_tmr_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => i_reg_clkdet_rx_tmr_clr,
      Q => \^cfg_phy_mem_map_control\(273),
      R => i_reg_clkdet_rx_tmr_ld
    );
i_reg_clkdet_rx_tmr_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(1),
      I2 => i_reg_clkdet_rx_tmr_ld_i_2_n_0,
      I3 => i_reg_clkdet_rx_tmr_ld_i_3_n_0,
      I4 => sel0(6),
      I5 => sel0(5),
      O => slv_reg_0x218
    );
i_reg_clkdet_rx_tmr_ld_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      O => i_reg_clkdet_rx_tmr_ld_i_2_n_0
    );
i_reg_clkdet_rx_tmr_ld_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      O => i_reg_clkdet_rx_tmr_ld_i_3_n_0
    );
i_reg_clkdet_rx_tmr_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => slv_reg_0x218,
      Q => b0_clkdet_rx_tmr_ld,
      R => i_reg_clkdet_rx_tmr_ld
    );
i_reg_clkdet_tx_freq_rst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => vid_phy_axi4lite_wdata(3),
      I1 => Q(113),
      I2 => i_reg_clkdet_run9_out,
      I3 => \^b0_clkdet_ctrl_tx_freq_rst\,
      O => i_reg_clkdet_tx_freq_rst_i_1_n_0
    );
i_reg_clkdet_tx_freq_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => i_reg_clkdet_tx_freq_rst_i_1_n_0,
      Q => \^b0_clkdet_ctrl_tx_freq_rst\,
      R => \^p_0_in\
    );
i_reg_clkdet_tx_tmr_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => vid_phy_axi4lite_wdata(1),
      I1 => \slv_reg_0x200[31]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(4),
      O => i_reg_clkdet_tx_tmr_clr
    );
i_reg_clkdet_tx_tmr_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => i_reg_clkdet_tx_tmr_clr,
      Q => \^cfg_phy_mem_map_control\(272),
      R => i_reg_clkdet_rx_tmr_ld
    );
i_reg_clkdet_tx_tmr_ld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \slv_reg_0x214[31]_i_2_n_0\,
      I1 => sel0(4),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(7),
      O => slv_reg_0x214
    );
i_reg_clkdet_tx_tmr_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => slv_reg_0x214,
      Q => b0_clkdet_tx_tmr_ld,
      R => i_reg_clkdet_rx_tmr_ld
    );
i_reg_rx_mmcm_config_pulse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \slv_reg_0x148[31]_i_2_n_0\,
      I1 => sel0(6),
      I2 => sel0(1),
      I3 => vid_phy_axi4lite_wdata(0),
      I4 => sel0(3),
      I5 => sel0(4),
      O => i_reg_rx_mmcm_config_pulse
    );
i_reg_rx_mmcm_config_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => i_reg_rx_mmcm_config_pulse,
      Q => i_reg_rx_mmcm_config_pulse_reg_n_0,
      R => i_reg_clkdet_rx_tmr_ld
    );
i_reg_tx_mmcm_config_pulse_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => vid_phy_axi4lite_aresetn,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => vid_phy_axi4lite_wvalid,
      I4 => vid_phy_axi4lite_awvalid,
      O => i_reg_clkdet_rx_tmr_ld
    );
i_reg_tx_mmcm_config_pulse_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg_0x148[31]_i_2_n_0\,
      I1 => vid_phy_axi4lite_wdata(0),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => sel0(6),
      O => i_reg_tx_mmcm_config_pulse
    );
i_reg_tx_mmcm_config_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => i_reg_tx_mmcm_config_pulse,
      Q => \^cfg_phy_mem_map_control\(262),
      R => i_reg_clkdet_rx_tmr_ld
    );
\imr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => imr(0),
      Q => imr_reg(0),
      R => '0'
    );
\imr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => imr(1),
      Q => imr_reg(1),
      R => '0'
    );
\imr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => imr(2),
      Q => imr_reg(2),
      R => '0'
    );
\imr_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => imr(30),
      Q => imr_reg(30),
      R => '0'
    );
\imr_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => imr(31),
      Q => imr_reg(31),
      R => '0'
    );
\imr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => imr(3),
      Q => imr_reg(3),
      R => '0'
    );
\imr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => imr(4),
      Q => imr_reg(4),
      R => '0'
    );
\imr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => imr(5),
      Q => imr_reg(5),
      R => '0'
    );
\imr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => imr(6),
      Q => imr_reg(6),
      R => '0'
    );
\imr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => imr(7),
      Q => imr_reg(7),
      R => '0'
    );
\slv_reg_0x100[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_0x24[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(7),
      I3 => sel0(3),
      I4 => \slv_reg_0xC[31]_i_3_n_0\,
      I5 => sel0(6),
      O => \slv_reg_0x100[31]_i_1_n_0\
    );
\slv_reg_0x100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x100_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x100_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \^cfg_phy_mem_map_control\(147),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(148),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \^cfg_phy_mem_map_control\(149),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \^cfg_phy_mem_map_control\(150),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \^cfg_phy_mem_map_control\(305),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x100_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x100_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x100_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \^cfg_phy_mem_map_control\(151),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x100_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \^cfg_phy_mem_map_control\(152),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \^cfg_phy_mem_map_control\(153),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \^cfg_phy_mem_map_control\(154),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \^cfg_phy_mem_map_control\(306),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x100_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x100_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x100_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x100_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x100_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x100_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x100_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x100_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x100_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(143),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(144),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(145),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(146),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(304),
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x100_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x100[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x100_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x108[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(7),
      I2 => \slv_reg_0x108[31]_i_2_n_0\,
      I3 => \slv_reg_0x108[31]_i_3_n_0\,
      I4 => sel0(2),
      I5 => sel0(1),
      O => \slv_reg_0x108[31]_i_1_n_0\
    );
\slv_reg_0x108[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => sel0(3),
      I1 => vid_phy_axi4lite_awvalid,
      I2 => vid_phy_axi4lite_wvalid,
      I3 => \^s_axi_wready\,
      I4 => \^s_axi_awready\,
      I5 => sel0(6),
      O => \slv_reg_0x108[31]_i_2_n_0\
    );
\slv_reg_0x108[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(5),
      O => \slv_reg_0x108[31]_i_3_n_0\
    );
\slv_reg_0x108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(155),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \^cfg_phy_mem_map_control\(162),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \^cfg_phy_mem_map_control\(163),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(164),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x108_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x108_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x108_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \^cfg_phy_mem_map_control\(165),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \^cfg_phy_mem_map_control\(166),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \^cfg_phy_mem_map_control\(167),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \^cfg_phy_mem_map_control\(168),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(156),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \^cfg_phy_mem_map_control\(169),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x108_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x108_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x108_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x108_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x108_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x108_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x108_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x108_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x108_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(157),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x108_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x108_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(158),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(159),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x108_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x108_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x108_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \^cfg_phy_mem_map_control\(160),
      R => \^p_0_in\
    );
\slv_reg_0x108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x108[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \^cfg_phy_mem_map_control\(161),
      R => \^p_0_in\
    );
\slv_reg_0x10C[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => sel0(6),
      I1 => \slv_reg_0xC[31]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => sel0(7),
      I5 => \slv_reg_0x1C[31]_i_2_n_0\,
      O => \slv_reg_0x10C[31]_i_1_n_0\
    );
\slv_reg_0x10C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x10C_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x10C_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x10C_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x10C_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x10C_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x10C_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x10C_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x10C_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x10C_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x10C_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x10C_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x10C_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x10C_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x10C_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x10C_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x10C_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x10C_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x10C_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x10C_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x10C_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x10C_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x10C_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x10C_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x10C_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x10C_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x10C_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x10C_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x10C_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x10C_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x10C_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x10C_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x10C_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x10C_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x10[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \slv_reg_0x10[31]_i_2_n_0\,
      I1 => \slv_reg_0xC[31]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => sel0(6),
      I5 => sel0(7),
      O => \slv_reg_0x10[31]_i_1_n_0\
    );
\slv_reg_0x10[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(5),
      I2 => sel0(4),
      I3 => sel0(0),
      O => \slv_reg_0x10[31]_i_2_n_0\
    );
\slv_reg_0x10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(0),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \^cfg_phy_mem_map_control\(8),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x10_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x10_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x10_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x10_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x10_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x10_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x10_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x10_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x10_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(1),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x10_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x10_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x10_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x10_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \^cfg_phy_mem_map_control\(11),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \^cfg_phy_mem_map_control\(12),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \^cfg_phy_mem_map_control\(9),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \^cfg_phy_mem_map_control\(10),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \^cfg_phy_mem_map_control\(15),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \^cfg_phy_mem_map_control\(16),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(2),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \^cfg_phy_mem_map_control\(13),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \^cfg_phy_mem_map_control\(14),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x10_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(3),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(4),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(5),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x10_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \^cfg_phy_mem_map_control\(6),
      R => \^p_0_in\
    );
\slv_reg_0x10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x10[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \^cfg_phy_mem_map_control\(7),
      R => \^p_0_in\
    );
\slv_reg_0x110[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \slv_reg_0x120[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => sel0(0),
      I4 => sel0(6),
      O => \slv_reg_0x110[31]_i_1_n_0\
    );
\slv_reg_0x110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x110[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x110_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x110[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x110_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x110[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x110_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x110_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x110[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x110_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x110_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x110[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x110_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x110[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x110_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x110[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x110_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x110[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x110_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x110[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x110_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x110[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x110_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x114[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(6),
      I1 => \slv_reg_0xC[31]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \slv_reg_0x134[31]_i_2_n_0\,
      O => \slv_reg_0x114[31]_i_1_n_0\
    );
\slv_reg_0x114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x114[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x114_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x114[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x114_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x114[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x114_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x114_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x114[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x114_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x114_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x114[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x114_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x114[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x114_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x114[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x114_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x114[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x114_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x114[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x114_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x114[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x114_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x11C[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(3),
      I2 => sel0(7),
      I3 => sel0(2),
      I4 => \slv_reg_0x1C[31]_i_2_n_0\,
      I5 => \slv_reg_0xC[31]_i_3_n_0\,
      O => \slv_reg_0x11C[31]_i_1_n_0\
    );
\slv_reg_0x11C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x11C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x11C_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x11C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x11C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x11C_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x11C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x11C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x11C_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x11C_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x11C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => p_0_in17_in,
      R => \^p_0_in\
    );
\slv_reg_0x11C_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x11C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => p_0_in19_in,
      R => \^p_0_in\
    );
\slv_reg_0x11C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x11C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x11C_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x11C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x11C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x11C_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x11C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x11C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x11C_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x11C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x11C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^r_clkdet_status_rx_freq_event_updated_sticky_reg\(0),
      R => \^p_0_in\
    );
\slv_reg_0x11C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x11C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^r_clkdet_status_rx_freq_event_updated_sticky_reg\(1),
      R => \^p_0_in\
    );
\slv_reg_0x120[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(6),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => \slv_reg_0x120[31]_i_2_n_0\,
      O => \slv_reg_0x120[31]_i_1_n_0\
    );
\slv_reg_0x120[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \slv_reg_0xC[31]_i_3_n_0\,
      I1 => sel0(4),
      I2 => sel0(5),
      I3 => sel0(7),
      I4 => sel0(1),
      O => \slv_reg_0x120[31]_i_2_n_0\
    );
\slv_reg_0x120_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \^cfg_phy_mem_map_control\(270),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \^cfg_phy_mem_map_control\(303),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => data35(12),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => data35(13),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => data35(14),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => data35(15),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => data35(16),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => data35(17),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => data35(18),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => data35(19),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control_b0_reg[532]\(0),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => data35(20),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => data35(21),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => data35(22),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => data35(23),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => data35(24),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => data35(25),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => data35(26),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => data35(27),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => data35(28),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => data35(29),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => data35(2),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => data35(30),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => data35(31),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => data35(3),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => data35(4),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => data35(5),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => data35(6),
      R => \^p_0_in\
    );
\slv_reg_0x120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x120[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => data35(7),
      R => \^p_0_in\
    );
\slv_reg_0x124[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \slv_reg_0x334[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => \slv_reg_0x124[31]_i_2_n_0\,
      I4 => sel0(1),
      I5 => sel0(6),
      O => \slv_reg_0x124[31]_i_1_n_0\
    );
\slv_reg_0x124[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(7),
      O => \slv_reg_0x124[31]_i_2_n_0\
    );
\slv_reg_0x124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(202),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \^cfg_phy_mem_map_control\(212),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \^cfg_phy_mem_map_control\(213),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(214),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \^cfg_phy_mem_map_control\(215),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \^cfg_phy_mem_map_control\(216),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \^cfg_phy_mem_map_control\(217),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \^cfg_phy_mem_map_control\(218),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \^cfg_phy_mem_map_control\(219),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \^cfg_phy_mem_map_control\(220),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \^cfg_phy_mem_map_control\(221),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(203),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \^cfg_phy_mem_map_control\(222),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \^cfg_phy_mem_map_control\(223),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \^cfg_phy_mem_map_control\(224),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \^cfg_phy_mem_map_control\(225),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \^cfg_phy_mem_map_control\(226),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \^cfg_phy_mem_map_control\(227),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x124_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x124_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x124_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x124_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(204),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x124_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x124_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(205),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(206),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(207),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(208),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(209),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \^cfg_phy_mem_map_control\(210),
      R => \^p_0_in\
    );
\slv_reg_0x124_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x124[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \^cfg_phy_mem_map_control\(211),
      R => \^p_0_in\
    );
\slv_reg_0x128[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(2),
      I2 => \slv_reg_0x128[31]_i_2_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \slv_reg_0x108[31]_i_3_n_0\,
      O => \slv_reg_0x128[31]_i_1_n_0\
    );
\slv_reg_0x128[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sel0(3),
      I1 => vid_phy_axi4lite_awvalid,
      I2 => vid_phy_axi4lite_wvalid,
      I3 => \^s_axi_wready\,
      I4 => \^s_axi_awready\,
      I5 => sel0(6),
      O => \slv_reg_0x128[31]_i_2_n_0\
    );
\slv_reg_0x128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(244),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x128_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x128_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x128_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x128_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x128_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x128_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \^cfg_phy_mem_map_control\(252),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \^cfg_phy_mem_map_control\(253),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \^cfg_phy_mem_map_control\(254),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \^cfg_phy_mem_map_control\(255),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(245),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \^cfg_phy_mem_map_control\(256),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \^cfg_phy_mem_map_control\(257),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \^cfg_phy_mem_map_control\(258),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \^cfg_phy_mem_map_control\(259),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \^cfg_phy_mem_map_control\(260),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \^cfg_phy_mem_map_control\(261),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x128_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x128_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x128_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x128_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(246),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x128_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x128_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(247),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(248),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(249),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(250),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(251),
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x128_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x128_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x128[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x128_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(7),
      I2 => \slv_reg_0x1C[31]_i_2_n_0\,
      I3 => sel0(6),
      I4 => \slv_reg_0xC[31]_i_3_n_0\,
      I5 => sel0(3),
      O => \slv_reg_0x12C[31]_i_1_n_0\
    );
\slv_reg_0x12C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(236),
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x12C_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x12C_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x12C_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x12C_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x12C_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x12C_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x12C_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x12C_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x12C_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x12C_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(237),
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x12C_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x12C_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x12C_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x12C_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x12C_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x12C_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x12C_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x12C_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x12C_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x12C_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(238),
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x12C_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x12C_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(239),
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(240),
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(241),
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(242),
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(243),
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x12C_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x12C_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x12C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x12C_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x130[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \slv_reg_0x120[31]_i_2_n_0\,
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => sel0(6),
      O => \slv_reg_0x130[31]_i_1_n_0\
    );
\slv_reg_0x130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(228),
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x130_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x130_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x130_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x130_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x130_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x130_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x130_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x130_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x130_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x130_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(229),
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x130_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x130_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x130_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x130_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x130_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x130_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x130_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x130_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x130_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x130_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(230),
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x130_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x130_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(231),
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(232),
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(233),
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(234),
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(235),
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x130_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x130_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x130[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x130_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x134[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(6),
      I1 => \slv_reg_0xC[31]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \slv_reg_0x134[31]_i_2_n_0\,
      O => \slv_reg_0x134[31]_i_1_n_0\
    );
\slv_reg_0x134[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(4),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => sel0(1),
      O => \slv_reg_0x134[31]_i_2_n_0\
    );
\slv_reg_0x134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(263),
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x134_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x134_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x134_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x134_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x134_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x134_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x134_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x134_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x134_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x134_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(264),
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x134_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x134_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x134_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x134_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x134_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x134_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x134_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x134_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x134_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x134_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(265),
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x134_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x134_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(266),
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x134_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x134_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x134_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x134_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x134_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x134_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x134[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x134_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x138[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(2),
      I2 => \slv_reg_0x128[31]_i_2_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \slv_reg_0x108[31]_i_3_n_0\,
      O => \slv_reg_0x138[31]_i_1_n_0\
    );
\slv_reg_0x138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(271),
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x138_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x138_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x138_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x138_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x138_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x138_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x138_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x138_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x138_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x138_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x138_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x138_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x138_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x138_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x138_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x138_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x138_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x138_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x138_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x138_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x138_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x138_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x138_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x138_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x138_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x138_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x138_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x138_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x138_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x138_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x138[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x138_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x140[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \slv_reg_0xC[31]_i_3_n_0\,
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(6),
      I5 => \slv_reg_0x140[31]_i_2_n_0\,
      O => \slv_reg_0x140[31]_i_1_n_0\
    );
\slv_reg_0x140[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(5),
      I2 => sel0(7),
      I3 => sel0(0),
      O => \slv_reg_0x140[31]_i_2_n_0\
    );
\slv_reg_0x140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x140_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x140_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => data42(12),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => data42(13),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => data42(14),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => data42(15),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => data42(16),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => data42(17),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => data42(18),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => data42(19),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => data42(1),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => data42(20),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => data42(21),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => data42(22),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => data42(23),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => data42(24),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => data42(25),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => data42(26),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => data42(27),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => data42(28),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => data42(29),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => data42(2),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => data42(30),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => data42(31),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => data42(3),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => data42(4),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => data42(5),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => data42(6),
      R => \^p_0_in\
    );
\slv_reg_0x140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x140[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => data42(7),
      R => \^p_0_in\
    );
\slv_reg_0x144[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_0xC[31]_i_3_n_0\,
      I1 => \slv_reg_0x144[31]_i_2_n_0\,
      I2 => \slv_reg_0x124[31]_i_2_n_0\,
      I3 => sel0(4),
      I4 => sel0(0),
      I5 => \slv_reg_0x144[31]_i_3_n_0\,
      O => \slv_reg_0x144[31]_i_1_n_0\
    );
\slv_reg_0x144[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(1),
      O => \slv_reg_0x144[31]_i_2_n_0\
    );
\slv_reg_0x144[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(6),
      O => \slv_reg_0x144[31]_i_3_n_0\
    );
\slv_reg_0x144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x144_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x144_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x144_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x144_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x144_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x144_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x144_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x144_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x144_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x144_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x144_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x144_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x144_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x144_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x144_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x144_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x144_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x144_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x144_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x144_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x144_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x144_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x144_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x144_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x144_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x144_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x144_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x144_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x144_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x144_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x144_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x144_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x144[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x144_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x148[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => sel0(6),
      I1 => \slv_reg_0xC[31]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \slv_reg_0x148[31]_i_2_n_0\,
      I4 => sel0(4),
      I5 => sel0(1),
      O => \slv_reg_0x148[31]_i_1_n_0\
    );
\slv_reg_0x148[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => sel0(2),
      O => \slv_reg_0x148[31]_i_2_n_0\
    );
\slv_reg_0x148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x148_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x148_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x148_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x148_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x148_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x148_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x148_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x148_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x148_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x148_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x148_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x148_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x148_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x148_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x148_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x148_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x148_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x148_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x148_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x148_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x148_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x148_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x148_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x148_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x148_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x148_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x148_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x148_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x148_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x148_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x148_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x148[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x148_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \slv_reg_0x14C[31]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(2),
      I5 => \slv_reg_0xC[31]_i_3_n_0\,
      O => \slv_reg_0x14C[31]_i_1_n_0\
    );
\slv_reg_0x14C[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(6),
      I2 => sel0(7),
      I3 => sel0(3),
      O => \slv_reg_0x14C[31]_i_2_n_0\
    );
\slv_reg_0x14C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x14C_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x14C_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x14C_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x14C_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x14C_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x14C_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x14C_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x14C_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x14C_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x14C_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x14C_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x14C_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x14C_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x14C_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x14C_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x14C_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x14C_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x14C_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x14C_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x14C_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x14C_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x14C_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x14C_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x14C_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x14C_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x14C_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x14C_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x14C_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x14C_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x14C_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x14C_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x14C_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x14C_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x14[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_0x14[31]_i_2_n_0\,
      I1 => sel0(6),
      I2 => sel0(7),
      I3 => \slv_reg_0xC[31]_i_3_n_0\,
      O => \slv_reg_0x14[31]_i_1_n_0\
    );
\slv_reg_0x14[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => sel0(3),
      I5 => sel0(5),
      O => \slv_reg_0x14[31]_i_2_n_0\
    );
\slv_reg_0x14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x14_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x14_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x14_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x14_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x14_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x14_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x14_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x14_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x14_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x14_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x14_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x14_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x14_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x14_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x14_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x14_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x14_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x14_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x14_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x14_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x14_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x14_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x14_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x14_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x14_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x14_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x14_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x14_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x14_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x14_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x14_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x14[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x14_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x150[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => \slv_reg_0xC[31]_i_3_n_0\,
      I3 => sel0(6),
      I4 => sel0(4),
      I5 => \slv_reg_0x140[31]_i_2_n_0\,
      O => \slv_reg_0x150[31]_i_1_n_0\
    );
\slv_reg_0x150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x150_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x150_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x150_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x150_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x150_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x150_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x150_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x150_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x150_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x150_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x150_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x150_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x150_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x150_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x150_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x150_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x150_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x150_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x150_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x150_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x150_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x150_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x150_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x150_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x150_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x150_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x150_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x150_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x150_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x150_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x150_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x150[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x150_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x154[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \slv_reg_0x14C[31]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \slv_reg_0xC[31]_i_3_n_0\,
      O => \slv_reg_0x154[31]_i_1_n_0\
    );
\slv_reg_0x154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(267),
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x154_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x154_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x154_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x154_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x154_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x154_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x154_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x154_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x154_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x154_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x154_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x154_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x154_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x154_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x154_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x154_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x154_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x154_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x154_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x154_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x154_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x154_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x154_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x154_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x154_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x154_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x154_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x154_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x154_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x154_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x154_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x154[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x154_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x158[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \slv_reg_0xC[31]_i_3_n_0\,
      I1 => \slv_reg_0x158[31]_i_2_n_0\,
      I2 => sel0(4),
      I3 => sel0(3),
      I4 => sel0(7),
      I5 => sel0(2),
      O => \slv_reg_0x158[31]_i_1_n_0\
    );
\slv_reg_0x158[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(6),
      I3 => sel0(5),
      O => \slv_reg_0x158[31]_i_2_n_0\
    );
\slv_reg_0x158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x158_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x158_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x158_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x158_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x158_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x158_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x158_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x158_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x158_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x158_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x158_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x158_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x158_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x158_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x158_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x158_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x158_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x158_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x158_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x158_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x158_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x158_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x158_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x158_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x158_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x158_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x158_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x158_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x158_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x158_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x158_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x158[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x158_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \slv_reg_0x1C[31]_i_2_n_0\,
      I1 => \slv_reg_0xC[31]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => sel0(6),
      I5 => sel0(7),
      O => \slv_reg_0x1C[31]_i_1_n_0\
    );
\slv_reg_0x1C[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => sel0(4),
      O => \slv_reg_0x1C[31]_i_2_n_0\
    );
\slv_reg_0x1C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(17),
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x1C_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x1C_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x1C_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x1C_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x1C_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x1C_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x1C_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x1C_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x1C_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x1C_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x1C_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x1C_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x1C_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x1C_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x1C_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x1C_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x1C_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x1C_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x1C_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x1C_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x1C_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x1C_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x1C_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x1C_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x1C_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x1C_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x1C_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x1C_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(200),
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x1C_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x1C_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x1C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x1C_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x200[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => \slv_reg_0xC[31]_i_3_n_0\,
      I3 => \slv_reg_0x200[31]_i_2_n_0\,
      O => i_reg_clkdet_run9_out
    );
\slv_reg_0x200[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(7),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(1),
      I5 => sel0(2),
      O => \slv_reg_0x200[31]_i_2_n_0\
    );
\slv_reg_0x200_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(10),
      Q => \^cfg_phy_mem_map_control\(279),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(11),
      Q => \^cfg_phy_mem_map_control\(280),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(281),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(13),
      Q => data49(13),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(14),
      Q => data49(14),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(15),
      Q => data49(15),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(16),
      Q => data49(16),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(17),
      Q => data49(17),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(18),
      Q => data49(18),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(19),
      Q => data49(19),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(20),
      Q => data49(20),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(21),
      Q => data49(21),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(22),
      Q => data49(22),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(23),
      Q => data49(23),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(24),
      Q => data49(24),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(25),
      Q => data49(25),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(26),
      Q => data49(26),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(27),
      Q => data49(27),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(28),
      Q => data49(28),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(29),
      Q => data49(29),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(30),
      Q => data49(30),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(31),
      Q => data49(31),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(274),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(275),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(276),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(8),
      Q => \^cfg_phy_mem_map_control\(277),
      R => \^p_0_in\
    );
\slv_reg_0x200_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run9_out,
      D => vid_phy_axi4lite_wdata(9),
      Q => \^cfg_phy_mem_map_control\(278),
      R => \^p_0_in\
    );
\slv_reg_0x208[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => \slv_reg_0xC[31]_i_3_n_0\,
      I3 => \slv_reg_0x208[31]_i_2_n_0\,
      O => \slv_reg_0x208[31]_i_1_n_0\
    );
\slv_reg_0x208[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(7),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(4),
      O => \slv_reg_0x208[31]_i_2_n_0\
    );
\slv_reg_0x208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x208_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x208_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \^cfg_phy_mem_map_control\(282),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(283),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \^cfg_phy_mem_map_control\(284),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \^cfg_phy_mem_map_control\(285),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \^cfg_phy_mem_map_control\(286),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \^cfg_phy_mem_map_control\(287),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \^cfg_phy_mem_map_control\(288),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \^cfg_phy_mem_map_control\(289),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \^cfg_phy_mem_map_control\(290),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x208_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \^cfg_phy_mem_map_control\(291),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \^cfg_phy_mem_map_control\(292),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \^cfg_phy_mem_map_control\(293),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \^cfg_phy_mem_map_control\(294),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \^cfg_phy_mem_map_control\(295),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \^cfg_phy_mem_map_control\(296),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \^cfg_phy_mem_map_control\(297),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \^cfg_phy_mem_map_control\(298),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \^cfg_phy_mem_map_control\(299),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \^cfg_phy_mem_map_control\(300),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x208_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \^cfg_phy_mem_map_control\(301),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \^cfg_phy_mem_map_control\(302),
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x208_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x208_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x208_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x208_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x208_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x208_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x208_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x208[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x208_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x214[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => \slv_reg_0x214[31]_i_2_n_0\,
      I5 => \slv_reg_0xC[31]_i_3_n_0\,
      O => \slv_reg_0x214[31]_i_1_n_0\
    );
\slv_reg_0x214[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => sel0(2),
      O => \slv_reg_0x214[31]_i_2_n_0\
    );
\slv_reg_0x214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => b0_clkdet_tx_tmr(0),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => b0_clkdet_tx_tmr(10),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => b0_clkdet_tx_tmr(11),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => b0_clkdet_tx_tmr(12),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => b0_clkdet_tx_tmr(13),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => b0_clkdet_tx_tmr(14),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => b0_clkdet_tx_tmr(15),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => b0_clkdet_tx_tmr(16),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => b0_clkdet_tx_tmr(17),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => b0_clkdet_tx_tmr(18),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => b0_clkdet_tx_tmr(19),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => b0_clkdet_tx_tmr(1),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => b0_clkdet_tx_tmr(20),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => b0_clkdet_tx_tmr(21),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => b0_clkdet_tx_tmr(22),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => b0_clkdet_tx_tmr(23),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => b0_clkdet_tx_tmr(24),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => b0_clkdet_tx_tmr(25),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => b0_clkdet_tx_tmr(26),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => b0_clkdet_tx_tmr(27),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => b0_clkdet_tx_tmr(28),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => b0_clkdet_tx_tmr(29),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => b0_clkdet_tx_tmr(2),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => b0_clkdet_tx_tmr(30),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => b0_clkdet_tx_tmr(31),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => b0_clkdet_tx_tmr(3),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => b0_clkdet_tx_tmr(4),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => b0_clkdet_tx_tmr(5),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => b0_clkdet_tx_tmr(6),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => b0_clkdet_tx_tmr(7),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => b0_clkdet_tx_tmr(8),
      R => \^p_0_in\
    );
\slv_reg_0x214_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x214[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => b0_clkdet_tx_tmr(9),
      R => \^p_0_in\
    );
\slv_reg_0x218[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \slv_reg_0x214[31]_i_2_n_0\,
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => sel0(7),
      I5 => \slv_reg_0xC[31]_i_3_n_0\,
      O => \slv_reg_0x218[31]_i_1_n_0\
    );
\slv_reg_0x218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => b0_clkdet_rx_tmr(0),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => b0_clkdet_rx_tmr(10),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => b0_clkdet_rx_tmr(11),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => b0_clkdet_rx_tmr(12),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => b0_clkdet_rx_tmr(13),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => b0_clkdet_rx_tmr(14),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => b0_clkdet_rx_tmr(15),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => b0_clkdet_rx_tmr(16),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => b0_clkdet_rx_tmr(17),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => b0_clkdet_rx_tmr(18),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => b0_clkdet_rx_tmr(19),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => b0_clkdet_rx_tmr(1),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => b0_clkdet_rx_tmr(20),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => b0_clkdet_rx_tmr(21),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => b0_clkdet_rx_tmr(22),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => b0_clkdet_rx_tmr(23),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => b0_clkdet_rx_tmr(24),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => b0_clkdet_rx_tmr(25),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => b0_clkdet_rx_tmr(26),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => b0_clkdet_rx_tmr(27),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => b0_clkdet_rx_tmr(28),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => b0_clkdet_rx_tmr(29),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => b0_clkdet_rx_tmr(2),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => b0_clkdet_rx_tmr(30),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => b0_clkdet_rx_tmr(31),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => b0_clkdet_rx_tmr(3),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => b0_clkdet_rx_tmr(4),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => b0_clkdet_rx_tmr(5),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => b0_clkdet_rx_tmr(6),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => b0_clkdet_rx_tmr(7),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => b0_clkdet_rx_tmr(8),
      R => \^p_0_in\
    );
\slv_reg_0x218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x218[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => b0_clkdet_rx_tmr(9),
      R => \^p_0_in\
    );
\slv_reg_0x24[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(7),
      I2 => \slv_reg_0xC[31]_i_3_n_0\,
      I3 => \slv_reg_0x24[31]_i_2_n_0\,
      I4 => sel0(3),
      I5 => sel0(0),
      O => \slv_reg_0x24[31]_i_1_n_0\
    );
\slv_reg_0x24[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(5),
      I2 => sel0(4),
      I3 => sel0(2),
      O => \slv_reg_0x24[31]_i_2_n_0\
    );
\slv_reg_0x24_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(18),
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x24_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x24_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x24_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x24_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x24_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x24_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x24_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x24_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x24_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x24_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x24_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x24_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x24_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x24_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x24_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x24_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x24_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x24_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x24_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x24_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x24_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x24_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x24_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x24_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x24_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x24_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x24_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x24_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(201),
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x24_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x24[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x24_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \slv_reg_0x334[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \slv_reg_0x2C[31]_i_2_n_0\,
      O => \slv_reg_0x2C[31]_i_1_n_0\
    );
\slv_reg_0x2C[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(7),
      O => \slv_reg_0x2C[31]_i_2_n_0\
    );
\slv_reg_0x2C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(268),
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x2C_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x2C_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x2C_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x2C_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x2C_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x2C_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x2C_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x2C_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x2C_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x2C_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(269),
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x2C_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x2C_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x2C_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x2C_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x2C_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x2C_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x2C_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x2C_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x2C_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x2C_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x2C_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x2C_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x2C_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x2C_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x2C_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x2C_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x2C_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x2C_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x2C_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x2C_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x2C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x2C_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x300[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(7),
      I3 => \slv_reg_0xC[31]_i_3_n_0\,
      I4 => sel0(6),
      I5 => \slv_reg_0x10[31]_i_2_n_0\,
      O => \slv_reg_0x300[31]_i_1_n_0\
    );
\slv_reg_0x300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x300_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x300_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x300_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x300_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x300_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x300_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x300_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x300_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x300_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x300_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x300_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x300_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x300_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x300_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x300_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x300_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x300_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x300_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x300_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x300_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x300_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x300_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x300_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x300_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x300_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x300_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x300_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x300_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x300_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x300_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x300_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x300_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x300[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x300_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x308[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_0x208[31]_i_2_n_0\,
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => \slv_reg_0xC[31]_i_3_n_0\,
      O => \slv_reg_0x308[31]_i_1_n_0\
    );
\slv_reg_0x308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x308_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x308_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x308_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x308_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x308_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x308_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x308_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x308_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x308_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x308_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x308_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x308_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x308_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x308_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x308_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x308_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x308_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x308_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x308_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x308_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x308_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x308_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x308_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x308_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x308_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x308_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x308_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x308_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x308_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x308_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x308_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x308_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x308[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x308_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sel0(6),
      I1 => \slv_reg_0xC[31]_i_3_n_0\,
      I2 => sel0(7),
      I3 => \slv_reg_0x1C[31]_i_2_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \slv_reg_0x30C[31]_i_1_n_0\
    );
\slv_reg_0x30C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x30C_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x30C_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x30C_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x30C_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x30C_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x30C_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x30C_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x30C_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x30C_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x30C_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x30C_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x30C_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x30C_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x30C_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x30C_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x30C_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x30C_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x30C_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x30C_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x30C_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x30C_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x30C_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x30C_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x30C_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x30C_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x30C_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x30C_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x30C_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x30C_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x30C_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x30C_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x30C_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x30C_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x30[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(5),
      I3 => sel0(1),
      I4 => \slv_reg_0x30[31]_i_2_n_0\,
      O => \slv_reg_0x30[31]_i_1_n_0\
    );
\slv_reg_0x30[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(7),
      I2 => \slv_reg_0xC[31]_i_3_n_0\,
      I3 => sel0(2),
      I4 => sel0(3),
      O => \slv_reg_0x30[31]_i_2_n_0\
    );
\slv_reg_0x30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x30_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x30_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x30_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x30_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x30_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x30_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x30_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x30_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x30_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x30_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x30_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(19),
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x30_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x30_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x30_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x30_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x30_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x30_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x30_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x30_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x30_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x30_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(20),
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x30_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x30_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x30_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x30_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x30_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x30_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x30_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x30_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x30_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x30[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x30_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x310[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(7),
      I3 => \slv_reg_0xC[31]_i_3_n_0\,
      I4 => sel0(6),
      I5 => \slv_reg_0x10[31]_i_2_n_0\,
      O => \slv_reg_0x310[31]_i_1_n_0\
    );
\slv_reg_0x310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x310_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x310_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x310_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x310_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x310_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x310_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x310_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x310_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x310_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x310_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x310_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x310_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x310_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x310_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x310_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x310_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x310_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x310_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x310_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x310_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x310_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x310_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x310_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x310_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x310_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x310_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x310_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x310_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x310_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x310_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x310_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x310_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x310[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x310_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x314[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => \slv_reg_0x334[31]_i_3_n_0\,
      I3 => sel0(4),
      I4 => sel0(1),
      I5 => \slv_reg_0x314[31]_i_2_n_0\,
      O => \slv_reg_0x314[31]_i_1_n_0\
    );
\slv_reg_0x314[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sel0(7),
      I1 => vid_phy_axi4lite_awvalid,
      I2 => vid_phy_axi4lite_wvalid,
      I3 => \^s_axi_wready\,
      I4 => \^s_axi_awready\,
      I5 => sel0(6),
      O => \slv_reg_0x314[31]_i_2_n_0\
    );
\slv_reg_0x314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x314_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x314_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x314_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x314_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x314_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x314_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x314_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x314_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x314_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x314_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x314_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x314_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x314_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x314_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x314_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x314_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x314_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x314_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x314_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x314_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x314_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x314_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x314_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x314_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x314_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x314_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x314_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x314_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x314_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x314_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x314_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x314_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x314[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x314_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x318[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(1),
      I2 => \slv_reg_0xC[31]_i_3_n_0\,
      I3 => sel0(5),
      I4 => sel0(4),
      I5 => \slv_reg_0x318[31]_i_2_n_0\,
      O => \slv_reg_0x318[31]_i_1_n_0\
    );
\slv_reg_0x318[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => sel0(2),
      O => \slv_reg_0x318[31]_i_2_n_0\
    );
\slv_reg_0x318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x318_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x318_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x318_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x318_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x318_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x318_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x318_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x318_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x318_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x318_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x318_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x318_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x318_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x318_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x318_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x318_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x318_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x318_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x318_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x318_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x318_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x318_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x318_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x318_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x318_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x318_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x318_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x318_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x318_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x318_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x318_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x318_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x318[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x318_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => sel0(6),
      I1 => \slv_reg_0xC[31]_i_3_n_0\,
      I2 => sel0(7),
      I3 => \slv_reg_0x1C[31]_i_2_n_0\,
      I4 => sel0(2),
      I5 => sel0(3),
      O => \slv_reg_0x31C[31]_i_1_n_0\
    );
\slv_reg_0x31C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x31C_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x31C_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x31C_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x31C_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x31C_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x31C_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x31C_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x31C_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x31C_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x31C_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x31C_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x31C_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x31C_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x31C_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x31C_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x31C_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x31C_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x31C_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x31C_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x31C_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x31C_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x31C_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x31C_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x31C_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x31C_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x31C_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x31C_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x31C_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x31C_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x31C_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x31C_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x31C_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x31C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x31C_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x320[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => \slv_reg_0xC[31]_i_3_n_0\,
      I3 => \slv_reg_0x320[31]_i_2_n_0\,
      I4 => sel0(2),
      I5 => sel0(5),
      O => \slv_reg_0x320[31]_i_1_n_0\
    );
\slv_reg_0x320[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(3),
      I2 => sel0(7),
      I3 => sel0(1),
      O => \slv_reg_0x320[31]_i_2_n_0\
    );
\slv_reg_0x320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x320_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x320_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x320_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x320_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x320_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x320_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x320_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x320_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x320_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x320_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x320_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x320_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x320_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x320_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x320_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x320_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x320_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x320_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x320_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x320_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x320_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x320_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x320_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x320_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x320_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x320_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x320_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x320_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x320_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x320_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x320_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x320_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x320[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x320_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x324[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sel0(6),
      I1 => \slv_reg_0xC[31]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \slv_reg_0x24[31]_i_2_n_0\,
      I4 => sel0(0),
      I5 => sel0(7),
      O => \slv_reg_0x324[31]_i_1_n_0\
    );
\slv_reg_0x324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x324_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x324_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x324_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x324_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x324_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x324_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x324_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x324_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x324_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x324_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x324_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x324_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x324_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x324_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x324_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x324_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x324_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x324_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x324_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x324_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x324_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x324_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x324_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x324_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x324_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x324_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x324_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x324_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x324_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x324_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x324_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x324_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x324[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x324_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x328[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(6),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => \slv_reg_0x328[31]_i_2_n_0\,
      O => \slv_reg_0x328[31]_i_1_n_0\
    );
\slv_reg_0x328[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(5),
      I2 => \slv_reg_0xC[31]_i_3_n_0\,
      I3 => sel0(1),
      I4 => sel0(7),
      O => \slv_reg_0x328[31]_i_2_n_0\
    );
\slv_reg_0x328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x328_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x328_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x328_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x328_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x328_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x328_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x328_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x328_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x328_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x328_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x328_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x328_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x328_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x328_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x328_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x328_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x328_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x328_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x328_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x328_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x328_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x328_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x328_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x328_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x328_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x328_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x328_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x328_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x328_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x328_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x328_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x328_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x328[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x328_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \slv_reg_0x32C[31]_i_2_n_0\,
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(7),
      I5 => \slv_reg_0x7C[31]_i_3_n_0\,
      O => \slv_reg_0x32C[31]_i_1_n_0\
    );
\slv_reg_0x32C[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => vid_phy_axi4lite_wvalid,
      I3 => vid_phy_axi4lite_awvalid,
      I4 => sel0(6),
      I5 => sel0(5),
      O => \slv_reg_0x32C[31]_i_2_n_0\
    );
\slv_reg_0x32C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x32C_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x32C_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x32C_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x32C_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x32C_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x32C_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x32C_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x32C_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x32C_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x32C_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x32C_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x32C_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x32C_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x32C_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x32C_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x32C_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x32C_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x32C_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x32C_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x32C_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x32C_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x32C_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x32C_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x32C_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x32C_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x32C_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x32C_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x32C_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x32C_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x32C_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x32C_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x32C_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x32C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x32C_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x330[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(7),
      I3 => \slv_reg_0xC[31]_i_3_n_0\,
      I4 => sel0(6),
      I5 => \slv_reg_0x10[31]_i_2_n_0\,
      O => \slv_reg_0x330[31]_i_1_n_0\
    );
\slv_reg_0x330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x330_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x330_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x330_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x330_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x330_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x330_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x330_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x330_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x330_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x330_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x330_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x330_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x330_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x330_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x330_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x330_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x330_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x330_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x330_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x330_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x330_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x330_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x330_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x330_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x330_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x330_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x330_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x330_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x330_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x330_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x330_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x330_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x330[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x330_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x334[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_0x334[31]_i_2_n_0\,
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => sel0(7),
      I4 => sel0(1),
      I5 => \slv_reg_0x334[31]_i_3_n_0\,
      O => \slv_reg_0x334[31]_i_1_n_0\
    );
\slv_reg_0x334[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => vid_phy_axi4lite_wvalid,
      I3 => vid_phy_axi4lite_awvalid,
      I4 => sel0(5),
      I5 => sel0(4),
      O => \slv_reg_0x334[31]_i_2_n_0\
    );
\slv_reg_0x334[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      O => \slv_reg_0x334[31]_i_3_n_0\
    );
\slv_reg_0x334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x334_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x334_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x334_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x334_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x334_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x334_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x334_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x334_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x334_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x334_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x334_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x334_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x334_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x334_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x334_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x334_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x334_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x334_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x334_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x334_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x334_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x334_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x334_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x334_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x334_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x334_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x334_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x334_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x334_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x334_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x334_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x334_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x334[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x334_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x38[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_0x30[31]_i_2_n_0\,
      I1 => sel0(4),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \slv_reg_0x38[31]_i_1_n_0\
    );
\slv_reg_0x38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(21),
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \^cfg_phy_mem_map_control\(26),
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x38_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x38_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x38_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x38_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x38_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \^cfg_phy_mem_map_control\(27),
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \^cfg_phy_mem_map_control\(28),
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \^cfg_phy_mem_map_control\(29),
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x38_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(22),
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x38_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x38_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x38_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x38_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x38_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x38_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x38_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x38_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x38_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x38_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(23),
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x38_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x38_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x38_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x38_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x38_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x38_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x38_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \^cfg_phy_mem_map_control\(24),
      R => \^p_0_in\
    );
\slv_reg_0x38_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x38[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \^cfg_phy_mem_map_control\(25),
      R => \^p_0_in\
    );
\slv_reg_0x40[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => \slv_reg_0x40[31]_i_2_n_0\,
      I3 => \slv_reg_0xC[31]_i_3_n_0\,
      O => \slv_reg_0x40[31]_i_1_n_0\
    );
\slv_reg_0x40[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(6),
      I5 => sel0(5),
      O => \slv_reg_0x40[31]_i_2_n_0\
    );
\slv_reg_0x40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(30),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x40_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x40_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(39),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \^cfg_phy_mem_map_control\(40),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x40_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x40_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \^cfg_phy_mem_map_control\(41),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \^cfg_phy_mem_map_control\(42),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \^cfg_phy_mem_map_control\(43),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \^cfg_phy_mem_map_control\(44),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(31),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \^cfg_phy_mem_map_control\(45),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \^cfg_phy_mem_map_control\(46),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \^cfg_phy_mem_map_control\(47),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \^cfg_phy_mem_map_control\(48),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \^cfg_phy_mem_map_control\(49),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \^cfg_phy_mem_map_control\(50),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \^cfg_phy_mem_map_control\(51),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \^cfg_phy_mem_map_control\(52),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \^cfg_phy_mem_map_control\(53),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \^cfg_phy_mem_map_control\(54),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(32),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \^cfg_phy_mem_map_control\(55),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \^cfg_phy_mem_map_control\(56),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(33),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(34),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(35),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(36),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(37),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \^cfg_phy_mem_map_control\(38),
      R => \^p_0_in\
    );
\slv_reg_0x40_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x40[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x40_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x44[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(5),
      I4 => \slv_reg_0xC[31]_i_2_n_0\,
      I5 => \slv_reg_0xC[31]_i_3_n_0\,
      O => \slv_reg_0x44[31]_i_1_n_0\
    );
\slv_reg_0x44_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(57),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x44_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x44_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(66),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \^cfg_phy_mem_map_control\(67),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x44_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x44_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \^cfg_phy_mem_map_control\(68),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \^cfg_phy_mem_map_control\(69),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \^cfg_phy_mem_map_control\(70),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \^cfg_phy_mem_map_control\(71),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(58),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \^cfg_phy_mem_map_control\(72),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \^cfg_phy_mem_map_control\(73),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \^cfg_phy_mem_map_control\(74),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \^cfg_phy_mem_map_control\(75),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \^cfg_phy_mem_map_control\(76),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \^cfg_phy_mem_map_control\(77),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \^cfg_phy_mem_map_control\(78),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \^cfg_phy_mem_map_control\(79),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \^cfg_phy_mem_map_control\(80),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \^cfg_phy_mem_map_control\(81),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(59),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \^cfg_phy_mem_map_control\(82),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \^cfg_phy_mem_map_control\(83),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(60),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(61),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(62),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(63),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(64),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \^cfg_phy_mem_map_control\(65),
      R => \^p_0_in\
    );
\slv_reg_0x44_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x44[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x44_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x48[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => \slv_reg_0x40[31]_i_2_n_0\,
      I3 => \slv_reg_0xC[31]_i_3_n_0\,
      O => \slv_reg_0x48[31]_i_1_n_0\
    );
\slv_reg_0x48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(84),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x48_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x48_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(93),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \^cfg_phy_mem_map_control\(94),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x48_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x48_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \^cfg_phy_mem_map_control\(95),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \^cfg_phy_mem_map_control\(96),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \^cfg_phy_mem_map_control\(97),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \^cfg_phy_mem_map_control\(98),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(85),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \^cfg_phy_mem_map_control\(99),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \^cfg_phy_mem_map_control\(100),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \^cfg_phy_mem_map_control\(101),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \^cfg_phy_mem_map_control\(102),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \^cfg_phy_mem_map_control\(103),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \^cfg_phy_mem_map_control\(104),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \^cfg_phy_mem_map_control\(105),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \^cfg_phy_mem_map_control\(106),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \^cfg_phy_mem_map_control\(107),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \^cfg_phy_mem_map_control\(108),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(86),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \^cfg_phy_mem_map_control\(109),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \^cfg_phy_mem_map_control\(110),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(87),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(88),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(89),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(90),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(91),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \^cfg_phy_mem_map_control\(92),
      R => \^p_0_in\
    );
\slv_reg_0x48_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x48[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x48_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \slv_reg_0xC[31]_i_3_n_0\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(5),
      I5 => \slv_reg_0xC[31]_i_2_n_0\,
      O => \slv_reg_0x4C[31]_i_1_n_0\
    );
\slv_reg_0x4C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x4C_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x4C_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x4C_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x4C_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x4C_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x4C_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x4C_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x4C_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x4C_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x4C_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x4C_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x4C_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x4C_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x4C_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x4C_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x4C_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x4C_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x4C_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x4C_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x4C_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x4C_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x4C_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x4C_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x4C_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x4C_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x4C_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x4C_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x4C_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x4C_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x4C_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x4C_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x4C_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x4C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x4C_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x60[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \slv_reg_0x60[31]_i_2_n_0\,
      I1 => sel0(7),
      I2 => sel0(6),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \slv_reg_0xC[31]_i_3_n_0\,
      O => \slv_reg_0x60[31]_i_1_n_0\
    );
\slv_reg_0x60[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(5),
      O => \slv_reg_0x60[31]_i_2_n_0\
    );
\slv_reg_0x60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(170),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \^cfg_phy_mem_map_control\(180),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \^cfg_phy_mem_map_control\(181),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(182),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \^cfg_phy_mem_map_control\(183),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x60_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x60_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \^cfg_phy_mem_map_control\(184),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \^cfg_phy_mem_map_control\(185),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \^cfg_phy_mem_map_control\(186),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \^cfg_phy_mem_map_control\(187),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \^cfg_phy_mem_map_control\(171),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \^cfg_phy_mem_map_control\(188),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \^cfg_phy_mem_map_control\(189),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \^cfg_phy_mem_map_control\(190),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \^cfg_phy_mem_map_control\(191),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \^cfg_phy_mem_map_control\(192),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \^cfg_phy_mem_map_control\(193),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \^cfg_phy_mem_map_control\(194),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \^cfg_phy_mem_map_control\(195),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \^cfg_phy_mem_map_control\(196),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \^cfg_phy_mem_map_control\(197),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(172),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \^cfg_phy_mem_map_control\(198),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \^cfg_phy_mem_map_control\(199),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(173),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(174),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(175),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(176),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \^cfg_phy_mem_map_control\(177),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \^cfg_phy_mem_map_control\(178),
      R => \^p_0_in\
    );
\slv_reg_0x60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x60[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \^cfg_phy_mem_map_control\(179),
      R => \^p_0_in\
    );
\slv_reg_0x70[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_0x30[31]_i_2_n_0\,
      I1 => sel0(5),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \slv_reg_0x70[31]_i_1_n_0\
    );
\slv_reg_0x70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x70_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \^cfg_phy_mem_map_control\(115),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \^cfg_phy_mem_map_control\(116),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(117),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \^cfg_phy_mem_map_control\(118),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \^cfg_phy_mem_map_control\(308),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x70_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x70_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x70_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \^cfg_phy_mem_map_control\(119),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \^cfg_phy_mem_map_control\(120),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x70_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \^cfg_phy_mem_map_control\(121),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \^cfg_phy_mem_map_control\(122),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \^cfg_phy_mem_map_control\(309),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x70_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x70_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x70_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x70_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x70_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x70_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x70_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(111),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x70_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x70_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \^cfg_phy_mem_map_control\(112),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(113),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \^cfg_phy_mem_map_control\(114),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \^cfg_phy_mem_map_control\(307),
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x70_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x70_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x70[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x70_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x74[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_0x30[31]_i_2_n_0\,
      I1 => sel0(5),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(4),
      O => \slv_reg_0x74[31]_i_1_n_0\
    );
\slv_reg_0x74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \^cfg_phy_mem_map_control\(123),
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x74_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0x74_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0x74_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0x74_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0x74_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0x74_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x74_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x74_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x74_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x74_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x74_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x74_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x74_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x74_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x74_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x74_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x74_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x74_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x74_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x74_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x74_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \^cfg_phy_mem_map_control\(124),
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x74_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x74_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x74_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0x74_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x74_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x74_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x74_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x74_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x74_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x74[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x74_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \slv_reg_0x7C[31]_i_2_n_0\,
      I1 => \slv_reg_0x7C[31]_i_3_n_0\,
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(7),
      O => \slv_reg_0x7C[31]_i_1_n_0\
    );
\slv_reg_0x7C[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => vid_phy_axi4lite_wvalid,
      I3 => vid_phy_axi4lite_awvalid,
      I4 => sel0(5),
      I5 => sel0(6),
      O => \slv_reg_0x7C[31]_i_2_n_0\
    );
\slv_reg_0x7C[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      O => \slv_reg_0x7C[31]_i_3_n_0\
    );
\slv_reg_0x7C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x7C_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x7C_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \^cfg_phy_mem_map_control\(126),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(127),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \^cfg_phy_mem_map_control\(128),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \^cfg_phy_mem_map_control\(129),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \^cfg_phy_mem_map_control\(130),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x7C_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x7C_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x7C_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x7C_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x7C_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \^cfg_phy_mem_map_control\(131),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x7C_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x7C_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x7C_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x7C_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x7C_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x7C_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \^cfg_phy_mem_map_control\(132),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \^cfg_phy_mem_map_control\(133),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \^cfg_phy_mem_map_control\(134),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x7C_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \^cfg_phy_mem_map_control\(135),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \^cfg_phy_mem_map_control\(136),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x7C_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(125),
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x7C_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x7C_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x7C_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x7C_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x7C_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x7C[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x7C_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0x80[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \slv_reg_0x80[31]_i_2_n_0\,
      I1 => \slv_reg_0x80[31]_i_3_n_0\,
      I2 => sel0(1),
      I3 => sel0(7),
      I4 => sel0(5),
      I5 => sel0(6),
      O => \slv_reg_0x80[31]_i_1_n_0\
    );
\slv_reg_0x80[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => vid_phy_axi4lite_wvalid,
      I3 => vid_phy_axi4lite_awvalid,
      I4 => sel0(4),
      I5 => sel0(0),
      O => \slv_reg_0x80[31]_i_2_n_0\
    );
\slv_reg_0x80[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      O => \slv_reg_0x80[31]_i_3_n_0\
    );
\slv_reg_0x80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0x80_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0x80_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \^cfg_phy_mem_map_control\(138),
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \^cfg_phy_mem_map_control\(139),
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \^cfg_phy_mem_map_control\(140),
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \^cfg_phy_mem_map_control\(141),
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \^cfg_phy_mem_map_control\(142),
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0x80_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0x80_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0x80_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0x80_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0x80_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0x80_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0x80_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0x80_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0x80_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0x80_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0x80_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0x80_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0x80_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0x80_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0x80_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0x80_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0x80_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0x80_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0x80_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \^cfg_phy_mem_map_control\(137),
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0x80_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0x80_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0x80_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0x80_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0x80_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0x80[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0x80_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg_0xC[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \slv_reg_0xC[31]_i_2_n_0\,
      I1 => \slv_reg_0xC[31]_i_3_n_0\,
      I2 => sel0(5),
      I3 => sel0(4),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \slv_reg_0xC[31]_i_1_n_0\
    );
\slv_reg_0xC[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(7),
      I3 => sel0(6),
      O => \slv_reg_0xC[31]_i_2_n_0\
    );
\slv_reg_0xC[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => vid_phy_axi4lite_awvalid,
      I1 => vid_phy_axi4lite_wvalid,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      O => \slv_reg_0xC[31]_i_3_n_0\
    );
\slv_reg_0xC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(0),
      Q => \slv_reg_0xC_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(10),
      Q => \slv_reg_0xC_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(11),
      Q => \slv_reg_0xC_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(12),
      Q => \slv_reg_0xC_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(13),
      Q => \slv_reg_0xC_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(14),
      Q => \slv_reg_0xC_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(15),
      Q => \slv_reg_0xC_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(16),
      Q => \slv_reg_0xC_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(17),
      Q => \slv_reg_0xC_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(18),
      Q => \slv_reg_0xC_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(19),
      Q => \slv_reg_0xC_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(1),
      Q => \slv_reg_0xC_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(20),
      Q => \slv_reg_0xC_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(21),
      Q => \slv_reg_0xC_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(22),
      Q => \slv_reg_0xC_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(23),
      Q => \slv_reg_0xC_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(24),
      Q => \slv_reg_0xC_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(25),
      Q => \slv_reg_0xC_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(26),
      Q => \slv_reg_0xC_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(27),
      Q => \slv_reg_0xC_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(28),
      Q => \slv_reg_0xC_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(29),
      Q => \slv_reg_0xC_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(2),
      Q => \slv_reg_0xC_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(30),
      Q => \slv_reg_0xC_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(31),
      Q => \slv_reg_0xC_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(3),
      Q => \slv_reg_0xC_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(4),
      Q => \slv_reg_0xC_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(5),
      Q => \slv_reg_0xC_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(6),
      Q => \slv_reg_0xC_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(7),
      Q => \slv_reg_0xC_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(8),
      Q => \slv_reg_0xC_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg_0xC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \slv_reg_0xC[31]_i_1_n_0\,
      D => vid_phy_axi4lite_wdata(9),
      Q => \slv_reg_0xC_reg_n_0_[9]\,
      R => \^p_0_in\
    );
vid_phy_controller_interrupts_inst: entity work.design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_interrupts
     port map (
      D(9 downto 8) => \reg_data_out__0\(31 downto 30),
      D(7 downto 0) => \reg_data_out__0\(7 downto 0),
      Q(9) => \slv_reg_0x1C_reg_n_0_[31]\,
      Q(8) => \slv_reg_0x1C_reg_n_0_[30]\,
      Q(7) => \^cfg_phy_mem_map_control\(200),
      Q(6) => \slv_reg_0x1C_reg_n_0_[6]\,
      Q(5) => \slv_reg_0x1C_reg_n_0_[5]\,
      Q(4) => \slv_reg_0x1C_reg_n_0_[4]\,
      Q(3) => \slv_reg_0x1C_reg_n_0_[3]\,
      Q(2) => \slv_reg_0x1C_reg_n_0_[2]\,
      Q(1) => \slv_reg_0x1C_reg_n_0_[1]\,
      Q(0) => \^cfg_phy_mem_map_control\(17),
      \axi_araddr_reg[2]\ => \axi_rdata[7]_i_5_n_0\,
      \axi_araddr_reg[2]_0\ => \axi_rdata[6]_i_7_n_0\,
      \axi_araddr_reg[2]_1\ => \axi_rdata[4]_i_5_n_0\,
      \axi_araddr_reg[2]_2\ => \axi_rdata[2]_i_5_n_0\,
      \axi_araddr_reg[2]_3\ => \axi_rdata[1]_i_5_n_0\,
      \axi_araddr_reg[2]_4\ => \axi_rdata[1]_i_18_n_0\,
      \axi_araddr_reg[2]_5\ => \axi_rdata[2]_i_22_n_0\,
      \axi_araddr_reg[2]_6\ => \axi_rdata[4]_i_20_n_0\,
      \axi_araddr_reg[2]_7\ => \axi_rdata[6]_i_14_n_0\,
      \axi_araddr_reg[2]_rep\ => \axi_araddr_reg[2]_rep_n_0\,
      \axi_araddr_reg[2]_rep_0\ => \axi_rdata[0]_i_5_n_0\,
      \axi_araddr_reg[2]_rep_1\ => \axi_rdata[0]_i_11_n_0\,
      \axi_araddr_reg[2]_rep_2\ => \axi_rdata[5]_i_9_n_0\,
      \axi_araddr_reg[2]_rep_3\ => \axi_rdata[8]_i_24_n_0\,
      \axi_araddr_reg[2]_rep__0\ => \axi_rdata[3]_i_5_n_0\,
      \axi_araddr_reg[2]_rep__0_0\ => \axi_rdata[30]_i_2_n_0\,
      \axi_araddr_reg[2]_rep__0_1\ => \axi_rdata[3]_i_11_n_0\,
      \axi_araddr_reg[2]_rep__0_2\ => \axi_araddr_reg[2]_rep__0_n_0\,
      \axi_araddr_reg[2]_rep__3\ => \axi_araddr_reg[2]_rep__3_n_0\,
      \axi_araddr_reg[2]_rep__3_0\ => \axi_rdata[31]_i_6_n_0\,
      \axi_araddr_reg[2]_rep__3_1\ => \axi_rdata[31]_i_11_n_0\,
      \axi_araddr_reg[3]_rep__0\ => \axi_araddr_reg[3]_rep__0_n_0\,
      \axi_araddr_reg[3]_rep__0_0\ => \axi_rdata[30]_i_15_n_0\,
      \axi_araddr_reg[3]_rep__0_1\ => \axi_rdata[20]_i_14_n_0\,
      \axi_araddr_reg[3]_rep__0_2\ => \axi_rdata_reg[30]_i_21_n_0\,
      \axi_araddr_reg[3]_rep__1\ => \axi_araddr_reg[3]_rep__1_n_0\,
      \axi_araddr_reg[3]_rep__2\ => \axi_rdata[7]_i_8_n_0\,
      \axi_araddr_reg[4]\ => \axi_rdata[30]_i_3_n_0\,
      \axi_araddr_reg[4]_rep\ => \axi_araddr_reg[4]_rep_n_0\,
      \axi_araddr_reg[4]_rep_0\ => \axi_rdata[7]_i_4_n_0\,
      \axi_araddr_reg[4]_rep_1\ => \axi_rdata[6]_i_6_n_0\,
      \axi_araddr_reg[4]_rep_2\ => \axi_rdata[5]_i_4_n_0\,
      \axi_araddr_reg[4]_rep_3\ => \axi_rdata[4]_i_4_n_0\,
      \axi_araddr_reg[4]_rep_4\ => \axi_rdata[3]_i_4_n_0\,
      \axi_araddr_reg[4]_rep_5\ => \axi_rdata[2]_i_4_n_0\,
      \axi_araddr_reg[4]_rep_6\ => \axi_rdata[1]_i_4_n_0\,
      \axi_araddr_reg[4]_rep_7\ => \axi_rdata[0]_i_4_n_0\,
      \axi_araddr_reg[4]_rep__0\ => \axi_rdata[2]_i_2_n_0\,
      \axi_araddr_reg[4]_rep__0_0\ => \axi_rdata[0]_i_2_n_0\,
      \axi_araddr_reg[4]_rep__0_1\ => \axi_araddr_reg[4]_rep__0_n_0\,
      \axi_araddr_reg[5]\ => \axi_rdata[31]_i_5_n_0\,
      \axi_araddr_reg[5]_0\ => \axi_rdata_reg[7]_i_2_n_0\,
      \axi_araddr_reg[5]_1\ => \axi_rdata[6]_i_2_n_0\,
      \axi_araddr_reg[5]_10\ => \axi_rdata[31]_i_9_n_0\,
      \axi_araddr_reg[5]_2\ => \axi_rdata[6]_i_4_n_0\,
      \axi_araddr_reg[5]_3\ => \axi_rdata_reg[0]_i_10_n_0\,
      \axi_araddr_reg[5]_4\ => \axi_rdata[27]_i_11_n_0\,
      \axi_araddr_reg[5]_5\ => \axi_rdata_reg[1]_i_10_n_0\,
      \axi_araddr_reg[5]_6\ => \axi_rdata_reg[2]_i_11_n_0\,
      \axi_araddr_reg[5]_7\ => \axi_rdata_reg[4]_i_10_n_0\,
      \axi_araddr_reg[5]_8\ => \axi_rdata_reg[5]_i_12_n_0\,
      \axi_araddr_reg[5]_9\ => \axi_rdata[30]_i_9_n_0\,
      \axi_araddr_reg[6]\ => \axi_rdata[26]_i_4_n_0\,
      \axi_araddr_reg[8]\ => \axi_rdata[4]_i_2_n_0\,
      \axi_araddr_reg[8]_rep__0\ => \axi_rdata[5]_i_2_n_0\,
      \axi_araddr_reg[8]_rep__0_0\ => \axi_araddr_reg[8]_rep__0_n_0\,
      \axi_araddr_reg[8]_rep__1\ => \axi_araddr_reg[8]_rep__1_n_0\,
      \axi_araddr_reg[8]_rep__2\ => \axi_araddr_reg[8]_rep__2_n_0\,
      \axi_araddr_reg[8]_rep__2_0\ => \axi_rdata[20]_i_30_n_0\,
      \axi_araddr_reg[8]_rep__3\ => \axi_araddr_reg[8]_rep__3_n_0\,
      \axi_araddr_reg[9]\ => \axi_rdata[31]_i_3_n_0\,
      \axi_araddr_reg[9]_0\(5) => axi_araddr(9),
      \axi_araddr_reg[9]_0\(4 downto 1) => \axi_araddr__0\(8 downto 5),
      \axi_araddr_reg[9]_0\(0) => \axi_araddr__0\(2),
      \axi_araddr_reg[9]_1\ => \axi_rdata[6]_i_3_n_0\,
      \axi_araddr_reg[9]_2\ => \axi_rdata[3]_i_2_n_0\,
      \axi_araddr_reg[9]_3\ => \axi_rdata[1]_i_2_n_0\,
      \cfg_phy_mem_map_status_reg[336]\(17 downto 14) => Q(120 downto 117),
      \cfg_phy_mem_map_status_reg[336]\(13 downto 11) => Q(111 downto 109),
      \cfg_phy_mem_map_status_reg[336]\(10) => Q(92),
      \cfg_phy_mem_map_status_reg[336]\(9) => Q(89),
      \cfg_phy_mem_map_status_reg[336]\(8) => Q(86),
      \cfg_phy_mem_map_status_reg[336]\(7) => Q(12),
      \cfg_phy_mem_map_status_reg[336]\(6) => Q(10),
      \cfg_phy_mem_map_status_reg[336]\(5) => Q(8),
      \cfg_phy_mem_map_status_reg[336]\(4) => Q(6),
      \cfg_phy_mem_map_status_reg[336]\(3) => Q(4),
      \cfg_phy_mem_map_status_reg[336]\(2 downto 0) => Q(2 downto 0),
      clkdet_rx_freq_event_updated_q => clkdet_rx_freq_event_updated_q,
      clkdet_rx_timer_event_updated_q => clkdet_rx_timer_event_updated_q,
      clkdet_tx_freq_event_updated_q => clkdet_tx_freq_event_updated_q,
      clkdet_tx_timer_event_updated_q => clkdet_tx_timer_event_updated_q,
      gt_status_cpll_lock_updated_q => gt_status_cpll_lock_updated_q,
      gt_status_qpll1_lock_updated_q => gt_status_qpll1_lock_updated_q,
      gt_status_qpll_lock_updated_q => gt_status_qpll_lock_updated_q,
      gt_status_rx_resetdone_updated_q => gt_status_rx_resetdone_updated_q,
      gt_status_tx_alignment_updated_q => gt_status_tx_alignment_updated_q,
      gt_status_tx_resetdone_updated_q => gt_status_tx_resetdone_updated_q,
      \imr_reg_reg[31]\(9 downto 8) => imr(31 downto 30),
      \imr_reg_reg[31]\(7 downto 0) => imr(7 downto 0),
      \imr_reg_reg[31]_0\(8 downto 7) => imr_reg(31 downto 30),
      \imr_reg_reg[31]_0\(6 downto 0) => imr_reg(6 downto 0),
      irq => irq,
      r_gt_status_tx_resetdone_updated_sticky_reg_0 => \^p_0_in\,
      \slv_reg_0x100_reg[1]\ => \axi_rdata[1]_i_30_n_0\,
      \slv_reg_0x100_reg[2]\ => \axi_rdata[2]_i_30_n_0\,
      \slv_reg_0x100_reg[3]\ => \axi_rdata[3]_i_21_n_0\,
      \slv_reg_0x100_reg[4]\ => \axi_rdata[4]_i_28_n_0\,
      \slv_reg_0x100_reg[5]\(1) => \^cfg_phy_mem_map_control\(145),
      \slv_reg_0x100_reg[5]\(0) => \slv_reg_0x100_reg_n_0_[0]\,
      \slv_reg_0x100_reg[7]\ => \axi_rdata[7]_i_24_n_0\,
      \slv_reg_0x108_reg[0]\ => \axi_rdata[0]_i_12_n_0\,
      \slv_reg_0x108_reg[5]\ => \axi_rdata[5]_i_10_n_0\,
      \slv_reg_0x108_reg[6]\ => \axi_rdata[6]_i_23_n_0\,
      \slv_reg_0x10C_reg[1]\ => \axi_rdata[1]_i_31_n_0\,
      \slv_reg_0x10C_reg[2]\ => \axi_rdata[2]_i_28_n_0\,
      \slv_reg_0x10C_reg[3]\ => \axi_rdata[3]_i_23_n_0\,
      \slv_reg_0x10C_reg[4]\ => \axi_rdata[4]_i_30_n_0\,
      \slv_reg_0x10C_reg[7]\ => \axi_rdata[7]_i_22_n_0\,
      \slv_reg_0x10_reg[0]\ => \axi_rdata[0]_i_27_n_0\,
      \slv_reg_0x10_reg[1]\ => \axi_rdata[1]_i_29_n_0\,
      \slv_reg_0x10_reg[2]\ => \axi_rdata[2]_i_29_n_0\,
      \slv_reg_0x10_reg[3]\ => \axi_rdata[3]_i_22_n_0\,
      \slv_reg_0x10_reg[4]\ => \axi_rdata[4]_i_29_n_0\,
      \slv_reg_0x10_reg[5]\ => \axi_rdata[5]_i_23_n_0\,
      \slv_reg_0x10_reg[7]\ => \axi_rdata[7]_i_23_n_0\,
      \slv_reg_0x110_reg[31]\(9) => \slv_reg_0x110_reg_n_0_[31]\,
      \slv_reg_0x110_reg[31]\(8) => \slv_reg_0x110_reg_n_0_[30]\,
      \slv_reg_0x110_reg[31]\(7) => \slv_reg_0x110_reg_n_0_[7]\,
      \slv_reg_0x110_reg[31]\(6) => \slv_reg_0x110_reg_n_0_[6]\,
      \slv_reg_0x110_reg[31]\(5) => \slv_reg_0x110_reg_n_0_[5]\,
      \slv_reg_0x110_reg[31]\(4) => \slv_reg_0x110_reg_n_0_[4]\,
      \slv_reg_0x110_reg[31]\(3) => \slv_reg_0x110_reg_n_0_[3]\,
      \slv_reg_0x110_reg[31]\(2) => \slv_reg_0x110_reg_n_0_[2]\,
      \slv_reg_0x110_reg[31]\(1) => \slv_reg_0x110_reg_n_0_[1]\,
      \slv_reg_0x110_reg[31]\(0) => \slv_reg_0x110_reg_n_0_[0]\,
      \slv_reg_0x114_reg[31]\(9) => \slv_reg_0x114_reg_n_0_[31]\,
      \slv_reg_0x114_reg[31]\(8) => \slv_reg_0x114_reg_n_0_[30]\,
      \slv_reg_0x114_reg[31]\(7) => \slv_reg_0x114_reg_n_0_[7]\,
      \slv_reg_0x114_reg[31]\(6) => \slv_reg_0x114_reg_n_0_[6]\,
      \slv_reg_0x114_reg[31]\(5) => \slv_reg_0x114_reg_n_0_[5]\,
      \slv_reg_0x114_reg[31]\(4) => \slv_reg_0x114_reg_n_0_[4]\,
      \slv_reg_0x114_reg[31]\(3) => \slv_reg_0x114_reg_n_0_[3]\,
      \slv_reg_0x114_reg[31]\(2) => \slv_reg_0x114_reg_n_0_[2]\,
      \slv_reg_0x114_reg[31]\(1) => \slv_reg_0x114_reg_n_0_[1]\,
      \slv_reg_0x114_reg[31]\(0) => \slv_reg_0x114_reg_n_0_[0]\,
      \slv_reg_0x11C_reg[31]\(9) => p_0_in19_in,
      \slv_reg_0x11C_reg[31]\(8) => p_0_in17_in,
      \slv_reg_0x11C_reg[31]\(7 downto 6) => \^r_clkdet_status_rx_freq_event_updated_sticky_reg\(1 downto 0),
      \slv_reg_0x11C_reg[31]\(5) => \slv_reg_0x11C_reg_n_0_[5]\,
      \slv_reg_0x11C_reg[31]\(4) => \slv_reg_0x11C_reg_n_0_[4]\,
      \slv_reg_0x11C_reg[31]\(3) => \slv_reg_0x11C_reg_n_0_[3]\,
      \slv_reg_0x11C_reg[31]\(2) => \slv_reg_0x11C_reg_n_0_[2]\,
      \slv_reg_0x11C_reg[31]\(1) => \slv_reg_0x11C_reg_n_0_[1]\,
      \slv_reg_0x11C_reg[31]\(0) => \slv_reg_0x11C_reg_n_0_[0]\,
      \slv_reg_0x124_reg[30]\ => \axi_rdata[30]_i_13_n_0\,
      \slv_reg_0x124_reg[3]\ => \axi_rdata[3]_i_9_n_0\,
      \slv_reg_0x124_reg[7]\ => \axi_rdata[7]_i_9_n_0\,
      \slv_reg_0x12C_reg[30]\ => \axi_rdata[30]_i_14_n_0\,
      \slv_reg_0x12C_reg[3]\ => \axi_rdata[3]_i_10_n_0\,
      \slv_reg_0x138_reg[7]\ => \axi_rdata[7]_i_10_n_0\,
      \slv_reg_0x14_reg[30]\ => \axi_rdata[30]_i_31_n_0\,
      \slv_reg_0x14_reg[6]\ => \axi_rdata[6]_i_24_n_0\,
      \slv_reg_0x80_reg[5]\ => \axi_rdata[5]_i_5_n_0\,
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk,
      vid_phy_axi4lite_aresetn => vid_phy_axi4lite_aresetn,
      wr_en_2_idr => wr_en_2_idr,
      wr_en_2_ier => wr_en_2_ier,
      wr_en_2_isr_reg => \^wr_en_2_isr\
    );
wr_en_2_idr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \slv_reg_0x134[31]_i_2_n_0\,
      I1 => sel0(6),
      I2 => sel0(3),
      O => slv_reg_0x114
    );
wr_en_2_idr_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => slv_reg_0x114,
      Q => wr_en_2_idr,
      R => i_reg_clkdet_rx_tmr_ld
    );
wr_en_2_ier_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(5),
      I2 => sel0(7),
      I3 => sel0(1),
      I4 => \slv_reg_0x318[31]_i_2_n_0\,
      O => slv_reg_0x110
    );
wr_en_2_ier_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => slv_reg_0x110,
      Q => wr_en_2_ier,
      R => i_reg_clkdet_rx_tmr_ld
    );
wr_en_2_isr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \slv_reg_0x1C[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(7),
      I3 => sel0(3),
      I4 => sel0(6),
      O => slv_reg_0x11C
    );
wr_en_2_isr_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => slv_reg_0x11C,
      Q => \^wr_en_2_isr\,
      R => i_reg_clkdet_rx_tmr_ld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 32 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_vid_phy_controller_0_0_xpm_cdc_array_single : entity is 3;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_vid_phy_controller_0_0_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of design_1_vid_phy_controller_0_0_xpm_cdc_array_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_vid_phy_controller_0_0_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of design_1_vid_phy_controller_0_0_xpm_cdc_array_single : entity is 33;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_vid_phy_controller_0_0_xpm_cdc_array_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_vid_phy_controller_0_0_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end design_1_vid_phy_controller_0_0_xpm_cdc_array_single;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_xpm_cdc_array_single is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[18].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[18].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[19].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[19].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[20].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[20].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[21].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[21].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[22].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[22].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[22].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[23].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[23].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[23].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[24].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[24].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[24].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[25].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[25].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[25].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[26].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[26].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[26].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[27].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[27].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[27].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[28].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[28].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[28].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[29].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[29].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[29].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[30].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[30].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[30].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[31].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[31].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[31].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[32].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[32].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[32].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__529\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__539\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__540\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__541\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__542\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__543\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__544\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__545\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__546\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[18].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__547\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(18),
      src_clk => src_clk,
      src_in => src_in(18)
    );
\single_array[19].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__548\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(19),
      src_clk => src_clk,
      src_in => src_in(19)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__530\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[20].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__549\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(20),
      src_clk => src_clk,
      src_in => src_in(20)
    );
\single_array[21].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__550\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(21),
      src_clk => src_clk,
      src_in => src_in(21)
    );
\single_array[22].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__551\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(22),
      src_clk => src_clk,
      src_in => src_in(22)
    );
\single_array[23].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__552\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(23),
      src_clk => src_clk,
      src_in => src_in(23)
    );
\single_array[24].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__553\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(24),
      src_clk => src_clk,
      src_in => src_in(24)
    );
\single_array[25].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__554\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(25),
      src_clk => src_clk,
      src_in => src_in(25)
    );
\single_array[26].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__555\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(26),
      src_clk => src_clk,
      src_in => src_in(26)
    );
\single_array[27].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__556\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(27),
      src_clk => src_clk,
      src_in => src_in(27)
    );
\single_array[28].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__557\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(28),
      src_clk => src_clk,
      src_in => src_in(28)
    );
\single_array[29].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__558\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(29),
      src_clk => src_clk,
      src_in => src_in(29)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__531\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[30].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__559\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(30),
      src_clk => src_clk,
      src_in => src_in(30)
    );
\single_array[31].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__560\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(31),
      src_clk => src_clk,
      src_in => src_in(31)
    );
\single_array[32].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__561\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(32),
      src_clk => src_clk,
      src_in => src_in(32)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__532\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__533\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__534\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__535\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__536\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__537\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__538\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\ : entity is 32;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[18].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[18].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[19].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[19].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[20].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[20].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[21].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[21].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[22].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[22].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[22].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[23].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[23].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[23].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[24].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[24].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[24].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[25].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[25].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[25].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[26].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[26].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[26].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[27].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[27].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[27].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[28].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[28].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[28].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[29].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[29].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[29].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[30].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[30].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[30].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[31].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[31].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[31].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__497\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__507\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__508\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__509\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__510\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__511\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__512\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__513\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__514\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[18].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__515\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(18),
      src_clk => src_clk,
      src_in => src_in(18)
    );
\single_array[19].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__516\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(19),
      src_clk => src_clk,
      src_in => src_in(19)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__498\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[20].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__517\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(20),
      src_clk => src_clk,
      src_in => src_in(20)
    );
\single_array[21].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__518\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(21),
      src_clk => src_clk,
      src_in => src_in(21)
    );
\single_array[22].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__519\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(22),
      src_clk => src_clk,
      src_in => src_in(22)
    );
\single_array[23].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__520\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(23),
      src_clk => src_clk,
      src_in => src_in(23)
    );
\single_array[24].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__521\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(24),
      src_clk => src_clk,
      src_in => src_in(24)
    );
\single_array[25].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__522\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(25),
      src_clk => src_clk,
      src_in => src_in(25)
    );
\single_array[26].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__523\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(26),
      src_clk => src_clk,
      src_in => src_in(26)
    );
\single_array[27].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__524\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(27),
      src_clk => src_clk,
      src_in => src_in(27)
    );
\single_array[28].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__525\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(28),
      src_clk => src_clk,
      src_in => src_in(28)
    );
\single_array[29].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__526\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(29),
      src_clk => src_clk,
      src_in => src_in(29)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__499\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[30].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__527\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(30),
      src_clk => src_clk,
      src_in => src_in(30)
    );
\single_array[31].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__528\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(31),
      src_clk => src_clk,
      src_in => src_in(31)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__500\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__501\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__502\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__503\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__504\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__505\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__506\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\ : entity is 32;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[18].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[18].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[19].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[19].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[20].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[20].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[21].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[21].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[22].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[22].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[22].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[23].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[23].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[23].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[24].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[24].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[24].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[25].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[25].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[25].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[26].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[26].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[26].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[27].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[27].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[27].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[28].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[28].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[28].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[29].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[29].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[29].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[30].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[30].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[30].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[31].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[31].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[31].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__695\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__705\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__706\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__707\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__708\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__709\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__710\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__711\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__712\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[18].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__713\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(18),
      src_clk => src_clk,
      src_in => src_in(18)
    );
\single_array[19].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__714\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(19),
      src_clk => src_clk,
      src_in => src_in(19)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__696\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[20].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__715\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(20),
      src_clk => src_clk,
      src_in => src_in(20)
    );
\single_array[21].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__716\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(21),
      src_clk => src_clk,
      src_in => src_in(21)
    );
\single_array[22].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__717\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(22),
      src_clk => src_clk,
      src_in => src_in(22)
    );
\single_array[23].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__718\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(23),
      src_clk => src_clk,
      src_in => src_in(23)
    );
\single_array[24].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__719\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(24),
      src_clk => src_clk,
      src_in => src_in(24)
    );
\single_array[25].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__720\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(25),
      src_clk => src_clk,
      src_in => src_in(25)
    );
\single_array[26].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__721\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(26),
      src_clk => src_clk,
      src_in => src_in(26)
    );
\single_array[27].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__722\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(27),
      src_clk => src_clk,
      src_in => src_in(27)
    );
\single_array[28].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__723\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(28),
      src_clk => src_clk,
      src_in => src_in(28)
    );
\single_array[29].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__724\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(29),
      src_clk => src_clk,
      src_in => src_in(29)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__697\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[30].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__725\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(30),
      src_clk => src_clk,
      src_in => src_in(30)
    );
\single_array[31].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__726\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(31),
      src_clk => src_clk,
      src_in => src_in(31)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__698\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__699\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__700\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__701\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__702\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__703\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__704\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\ : entity is 32;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[18].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[18].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[19].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[19].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[20].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[20].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[21].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[21].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[22].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[22].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[22].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[23].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[23].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[23].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[24].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[24].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[24].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[25].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[25].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[25].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[26].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[26].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[26].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[27].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[27].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[27].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[28].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[28].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[28].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[29].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[29].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[29].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[30].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[30].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[30].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[31].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[31].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[31].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__629\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__639\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__640\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__641\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__642\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__643\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__644\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__645\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__646\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[18].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__647\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(18),
      src_clk => src_clk,
      src_in => src_in(18)
    );
\single_array[19].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__648\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(19),
      src_clk => src_clk,
      src_in => src_in(19)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__630\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[20].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__649\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(20),
      src_clk => src_clk,
      src_in => src_in(20)
    );
\single_array[21].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__650\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(21),
      src_clk => src_clk,
      src_in => src_in(21)
    );
\single_array[22].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__651\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(22),
      src_clk => src_clk,
      src_in => src_in(22)
    );
\single_array[23].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__652\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(23),
      src_clk => src_clk,
      src_in => src_in(23)
    );
\single_array[24].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__653\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(24),
      src_clk => src_clk,
      src_in => src_in(24)
    );
\single_array[25].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__654\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(25),
      src_clk => src_clk,
      src_in => src_in(25)
    );
\single_array[26].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__655\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(26),
      src_clk => src_clk,
      src_in => src_in(26)
    );
\single_array[27].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__656\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(27),
      src_clk => src_clk,
      src_in => src_in(27)
    );
\single_array[28].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__657\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(28),
      src_clk => src_clk,
      src_in => src_in(28)
    );
\single_array[29].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__658\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(29),
      src_clk => src_clk,
      src_in => src_in(29)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__631\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[30].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__659\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(30),
      src_clk => src_clk,
      src_in => src_in(30)
    );
\single_array[31].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__660\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(31),
      src_clk => src_clk,
      src_in => src_in(31)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__632\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__633\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__634\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__635\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__636\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__637\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__638\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\ : entity is 32;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[18].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[18].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[19].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[19].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[20].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[20].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[21].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[21].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[22].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[22].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[22].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[23].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[23].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[23].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[24].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[24].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[24].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[25].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[25].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[25].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[26].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[26].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[26].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[27].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[27].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[27].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[28].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[28].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[28].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[29].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[29].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[29].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[30].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[30].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[30].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[31].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[31].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[31].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__563\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__573\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__574\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__575\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__576\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__577\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__578\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__579\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__580\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[18].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__581\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(18),
      src_clk => src_clk,
      src_in => src_in(18)
    );
\single_array[19].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__582\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(19),
      src_clk => src_clk,
      src_in => src_in(19)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__564\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[20].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__583\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(20),
      src_clk => src_clk,
      src_in => src_in(20)
    );
\single_array[21].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__584\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(21),
      src_clk => src_clk,
      src_in => src_in(21)
    );
\single_array[22].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__585\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(22),
      src_clk => src_clk,
      src_in => src_in(22)
    );
\single_array[23].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__586\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(23),
      src_clk => src_clk,
      src_in => src_in(23)
    );
\single_array[24].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__587\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(24),
      src_clk => src_clk,
      src_in => src_in(24)
    );
\single_array[25].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__588\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(25),
      src_clk => src_clk,
      src_in => src_in(25)
    );
\single_array[26].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__589\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(26),
      src_clk => src_clk,
      src_in => src_in(26)
    );
\single_array[27].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__590\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(27),
      src_clk => src_clk,
      src_in => src_in(27)
    );
\single_array[28].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__591\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(28),
      src_clk => src_clk,
      src_in => src_in(28)
    );
\single_array[29].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__592\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(29),
      src_clk => src_clk,
      src_in => src_in(29)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__565\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[30].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__593\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(30),
      src_clk => src_clk,
      src_in => src_in(30)
    );
\single_array[31].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__594\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(31),
      src_clk => src_clk,
      src_in => src_in(31)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__566\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__567\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__568\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__569\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__570\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__571\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__572\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\ : entity is 18;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__475\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__485\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__486\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__487\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__488\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__489\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__490\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__491\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__492\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__476\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__477\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__478\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__479\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__480\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__481\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__482\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__483\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__484\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\ : entity is 3;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__415\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__416\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__417\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__413\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__414\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__409\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__410\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__411\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__412\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__405\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__406\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__407\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__408\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\ : entity is 3;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__402\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__403\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__404\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__400\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__401\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\ : entity is 18;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__457\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__467\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__468\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__469\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__470\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__471\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__472\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__473\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__474\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__458\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__459\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__460\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__461\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__462\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__463\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__464\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__465\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__466\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\ : entity is 18;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__439\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__449\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__450\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__451\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__452\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__453\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__454\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__455\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__456\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__440\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__441\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__442\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__443\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__444\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__445\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__446\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__447\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__448\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__435\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__436\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__437\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__438\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__431\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__432\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__433\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__434\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\ : entity is 3;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__428\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__429\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__430\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__426\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__427\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__422\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__423\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__424\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__425\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__418\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__419\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__420\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__421\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 32 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\ : entity is 33;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[18].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[18].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[19].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[19].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[20].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[20].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[21].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[21].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[22].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[22].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[22].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[23].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[23].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[23].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[24].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[24].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[24].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[25].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[25].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[25].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[26].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[26].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[26].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[27].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[27].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[27].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[28].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[28].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[28].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[29].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[29].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[29].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[30].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[30].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[30].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[31].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[31].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[31].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[32].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[32].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[32].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__727\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__737\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__738\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__739\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__740\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__741\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__742\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__743\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__744\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[18].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__745\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(18),
      src_clk => src_clk,
      src_in => src_in(18)
    );
\single_array[19].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__746\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(19),
      src_clk => src_clk,
      src_in => src_in(19)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__728\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[20].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__747\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(20),
      src_clk => src_clk,
      src_in => src_in(20)
    );
\single_array[21].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__748\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(21),
      src_clk => src_clk,
      src_in => src_in(21)
    );
\single_array[22].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__749\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(22),
      src_clk => src_clk,
      src_in => src_in(22)
    );
\single_array[23].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__750\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(23),
      src_clk => src_clk,
      src_in => src_in(23)
    );
\single_array[24].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__751\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(24),
      src_clk => src_clk,
      src_in => src_in(24)
    );
\single_array[25].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__752\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(25),
      src_clk => src_clk,
      src_in => src_in(25)
    );
\single_array[26].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__753\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(26),
      src_clk => src_clk,
      src_in => src_in(26)
    );
\single_array[27].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__754\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(27),
      src_clk => src_clk,
      src_in => src_in(27)
    );
\single_array[28].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__755\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(28),
      src_clk => src_clk,
      src_in => src_in(28)
    );
\single_array[29].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__756\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(29),
      src_clk => src_clk,
      src_in => src_in(29)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__729\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[30].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__757\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(30),
      src_clk => src_clk,
      src_in => src_in(30)
    );
\single_array[31].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__758\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(31),
      src_clk => src_clk,
      src_in => src_in(31)
    );
\single_array[32].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__759\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(32),
      src_clk => src_clk,
      src_in => src_in(32)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__730\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__731\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__732\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__733\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__734\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__735\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__736\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 32 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\ : entity is 33;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[18].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[18].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[19].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[19].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[20].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[20].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[21].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[21].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[22].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[22].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[22].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[23].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[23].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[23].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[24].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[24].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[24].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[25].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[25].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[25].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[26].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[26].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[26].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[27].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[27].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[27].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[28].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[28].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[28].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[29].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[29].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[29].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[30].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[30].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[30].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[31].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[31].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[31].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[32].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[32].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[32].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__661\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__671\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__672\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__673\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__674\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__675\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__676\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__677\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__678\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[18].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__679\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(18),
      src_clk => src_clk,
      src_in => src_in(18)
    );
\single_array[19].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__680\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(19),
      src_clk => src_clk,
      src_in => src_in(19)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__662\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[20].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__681\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(20),
      src_clk => src_clk,
      src_in => src_in(20)
    );
\single_array[21].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__682\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(21),
      src_clk => src_clk,
      src_in => src_in(21)
    );
\single_array[22].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__683\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(22),
      src_clk => src_clk,
      src_in => src_in(22)
    );
\single_array[23].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__684\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(23),
      src_clk => src_clk,
      src_in => src_in(23)
    );
\single_array[24].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__685\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(24),
      src_clk => src_clk,
      src_in => src_in(24)
    );
\single_array[25].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__686\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(25),
      src_clk => src_clk,
      src_in => src_in(25)
    );
\single_array[26].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__687\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(26),
      src_clk => src_clk,
      src_in => src_in(26)
    );
\single_array[27].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__688\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(27),
      src_clk => src_clk,
      src_in => src_in(27)
    );
\single_array[28].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__689\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(28),
      src_clk => src_clk,
      src_in => src_in(28)
    );
\single_array[29].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__690\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(29),
      src_clk => src_clk,
      src_in => src_in(29)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__663\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[30].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__691\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(30),
      src_clk => src_clk,
      src_in => src_in(30)
    );
\single_array[31].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__692\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(31),
      src_clk => src_clk,
      src_in => src_in(31)
    );
\single_array[32].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__693\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(32),
      src_clk => src_clk,
      src_in => src_in(32)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__664\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__665\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__666\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__667\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__668\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__669\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__670\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 32 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\ : entity is 33;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\ : entity is "ARRAY_SINGLE";
end \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[18].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[18].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[19].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[19].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[20].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[20].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[21].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[21].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[22].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[22].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[22].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[22].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[23].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[23].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[23].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[23].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[24].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[24].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[24].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[24].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[25].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[25].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[25].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[25].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[26].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[26].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[26].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[26].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[27].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[27].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[27].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[27].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[28].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[28].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[28].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[28].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[29].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[29].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[29].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[29].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[30].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[30].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[30].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[30].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[31].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[31].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[31].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[31].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[32].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[32].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[32].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[32].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 3;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__595\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__605\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__606\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__607\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__608\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__609\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__610\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__611\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__612\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[18].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__613\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(18),
      src_clk => src_clk,
      src_in => src_in(18)
    );
\single_array[19].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__614\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(19),
      src_clk => src_clk,
      src_in => src_in(19)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__596\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[20].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__615\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(20),
      src_clk => src_clk,
      src_in => src_in(20)
    );
\single_array[21].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__616\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(21),
      src_clk => src_clk,
      src_in => src_in(21)
    );
\single_array[22].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__617\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(22),
      src_clk => src_clk,
      src_in => src_in(22)
    );
\single_array[23].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__618\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(23),
      src_clk => src_clk,
      src_in => src_in(23)
    );
\single_array[24].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__619\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(24),
      src_clk => src_clk,
      src_in => src_in(24)
    );
\single_array[25].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__620\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(25),
      src_clk => src_clk,
      src_in => src_in(25)
    );
\single_array[26].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__621\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(26),
      src_clk => src_clk,
      src_in => src_in(26)
    );
\single_array[27].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__622\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(27),
      src_clk => src_clk,
      src_in => src_in(27)
    );
\single_array[28].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__623\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(28),
      src_clk => src_clk,
      src_in => src_in(28)
    );
\single_array[29].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__624\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(29),
      src_clk => src_clk,
      src_in => src_in(29)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__597\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[30].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__625\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(30),
      src_clk => src_clk,
      src_in => src_in(30)
    );
\single_array[31].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__626\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(31),
      src_clk => src_clk,
      src_in => src_in(31)
    );
\single_array[32].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__627\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(32),
      src_clk => src_clk,
      src_in => src_in(32)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__598\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__599\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__600\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__601\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__602\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__603\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__604\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_clkdet is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_rx_freq_lock : out STD_LOGIC;
    clk_tx_tmr_end : out STD_LOGIC;
    clk_rx_tmr_end : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[280]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[281]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[282]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[284]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[285]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[286]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[287]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[288]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[289]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[290]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[291]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[292]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[293]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[294]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[295]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[296]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[297]\ : out STD_LOGIC;
    \cfg_phy_mem_map_status_reg[283]\ : out STD_LOGIC;
    \clk_tx_tmr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clk_rx_tmr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clk_rx_flt_lock_cnt_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_tx_tmr0 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    clk_rx_tmr0 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    clk_tx_freq : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk_dru_freq_lock_reg_0 : out STD_LOGIC;
    clk_dru_freq : out STD_LOGIC_VECTOR ( 17 downto 0 );
    mgtrefclk1_odiv2_i : in STD_LOGIC;
    tx_refclk_rdy : in STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    cfg_phy_mem_map_control : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \cfg_phy_mem_map_control_b0_reg[603]\ : in STD_LOGIC;
    i_reg_clkdet_run_reg : in STD_LOGIC;
    \cfg_phy_mem_map_control_b0_reg[604]\ : in STD_LOGIC;
    b0_clkdet_ctrl_run : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_2_isr : in STD_LOGIC;
    \slv_reg_0x11C_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    b0_clkdet_rx_tmr_evt_clr : in STD_LOGIC;
    b0_clkdet_tx_tmr_evt_clr : in STD_LOGIC;
    b0_clkdet_ctrl_rx_freq_rst : in STD_LOGIC;
    b0_clkdet_ctrl_tx_freq_rst : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg_0x214_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_reg_clkdet_run_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_reg_clkdet_run_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg_0x218_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_clkdet;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_clkdet is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DRUCLK_FREQ_CAP_INST_n_0 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_1 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_10 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_11 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_12 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_13 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_14 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_15 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_16 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_17 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_2 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_3 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_4 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_5 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_6 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_7 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_8 : STD_LOGIC;
  signal DRUCLK_FREQ_CAP_INST_n_9 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_0 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_1 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_10 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_11 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_12 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_13 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_14 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_15 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_16 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_17 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_2 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_3 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_4 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_5 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_6 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_7 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_8 : STD_LOGIC;
  signal RXCLK_FREQ_CAP_INST_n_9 : STD_LOGIC;
  signal RX_FREQ_LOCK_EDGE_INST_n_0 : STD_LOGIC;
  signal RX_TMR_END_EDGE_INST_n_1 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_0 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_1 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_10 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_11 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_12 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_13 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_14 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_15 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_16 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_17 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_2 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_3 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_4 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_5 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_6 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_7 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_8 : STD_LOGIC;
  signal TXCLK_FREQ_CAP_INST_n_9 : STD_LOGIC;
  signal TX_FREQ_LOCK_EDGE_INST_n_0 : STD_LOGIC;
  signal TX_TMR_END_EDGE_INST_n_1 : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[280]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[281]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[282]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[283]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[284]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[285]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[286]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[287]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[288]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[289]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[290]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[291]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[292]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[293]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[294]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[295]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[296]\ : STD_LOGIC;
  signal \^cfg_phy_mem_map_status_reg[297]\ : STD_LOGIC;
  signal \clk_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_12_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_13_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_14_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_15_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_16_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_17_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_18_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_19_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_20_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_21_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_22_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_23_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_24_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_25_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_10_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_11_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_12_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_13_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_14_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_15_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_16_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_17_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_6_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_7_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_8_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_9_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_10_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_11_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_12_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_13_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_14_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_15_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_16_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_6_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_7_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_8_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_9_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_10_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_11_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_12_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_13_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_14_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_15_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_16_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_17_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_18_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_19_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_20_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_21_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_6_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_7_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_8_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_9_n_0\ : STD_LOGIC;
  signal clk_cnt_end : STD_LOGIC;
  signal clk_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \clk_cnt_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \clk_dru_freq[28]_i_1_n_0\ : STD_LOGIC;
  signal clk_dru_freq_lock_i_1_n_0 : STD_LOGIC;
  signal \^clk_dru_freq_lock_reg_0\ : STD_LOGIC;
  signal clk_dru_freq_rst : STD_LOGIC;
  signal clk_dru_freq_run : STD_LOGIC;
  signal clk_freq_rst_i_1_n_0 : STD_LOGIC;
  signal clk_freq_rst_reg_n_0 : STD_LOGIC;
  signal clk_freq_run_i_1_n_0 : STD_LOGIC;
  signal clk_freq_run_reg_n_0 : STD_LOGIC;
  signal clk_rx_flt_a : STD_LOGIC_VECTOR ( 33 downto 18 );
  signal clk_rx_flt_b00_out : STD_LOGIC_VECTOR ( 35 downto 18 );
  signal \clk_rx_flt_b[23]_i_2_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[23]_i_3_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[23]_i_4_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[23]_i_5_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[23]_i_6_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[23]_i_7_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[23]_i_8_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[23]_i_9_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[31]_i_2_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[31]_i_3_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[31]_i_4_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[31]_i_5_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[31]_i_6_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[31]_i_7_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[31]_i_8_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[31]_i_9_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[35]_i_2_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[35]_i_4_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[35]_i_5_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b[35]_i_6_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[35]_i_3_n_6\ : STD_LOGIC;
  signal \clk_rx_flt_b_reg[35]_i_3_n_7\ : STD_LOGIC;
  signal clk_rx_flt_delta : STD_LOGIC;
  signal clk_rx_flt_delta0_in : STD_LOGIC_VECTOR ( 17 downto 3 );
  signal clk_rx_flt_delta1 : STD_LOGIC;
  signal \clk_rx_flt_delta[15]_i_10_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[15]_i_11_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[15]_i_12_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[15]_i_13_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[15]_i_14_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[15]_i_15_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[15]_i_16_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[15]_i_17_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_11_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_12_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_13_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_14_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_15_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_16_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_17_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_18_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_19_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_20_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_21_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_22_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_23_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_24_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_25_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_26_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_27_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_28_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_3_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_4_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_6_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_7_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[17]_i_8_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[7]_i_10_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[7]_i_11_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[7]_i_12_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[7]_i_13_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[7]_i_14_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[7]_i_15_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[7]_i_16_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta[7]_i_17_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[17]_i_10_n_1\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[17]_i_10_n_2\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[17]_i_10_n_3\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[17]_i_10_n_5\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[17]_i_10_n_6\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[17]_i_10_n_7\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_rx_flt_delta_reg_n_0_[9]\ : STD_LOGIC;
  signal clk_rx_flt_lock_cnt : STD_LOGIC;
  signal \clk_rx_flt_lock_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_lock_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_lock_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_lock_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_lock_cnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_lock_cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal clk_rx_flt_lock_cnt_end : STD_LOGIC;
  signal \^clk_rx_flt_lock_cnt_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \clk_rx_flt_q[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][15]_i_6_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][15]_i_7_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][15]_i_8_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][15]_i_9_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][17]_i_2_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][17]_i_3_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][7]_i_7_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][7]_i_8_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q[0][7]_i_9_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][15]_i_1_n_1\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][15]_i_1_n_2\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][15]_i_1_n_3\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][15]_i_1_n_5\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][15]_i_1_n_6\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][15]_i_1_n_7\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][17]_i_1_n_7\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][7]_i_1_n_5\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][7]_i_1_n_6\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0][7]_i_1_n_7\ : STD_LOGIC;
  signal \clk_rx_flt_q_reg[0]__0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^clk_rx_freq_lock\ : STD_LOGIC;
  signal clk_rx_freq_lock_i_2_n_0 : STD_LOGIC;
  signal clk_rx_freq_lock_i_3_n_0 : STD_LOGIC;
  signal clk_rx_freq_lock_i_4_n_0 : STD_LOGIC;
  signal clk_rx_freq_lock_i_5_n_0 : STD_LOGIC;
  signal clk_rx_freq_lock_reg_i_1_n_5 : STD_LOGIC;
  signal clk_rx_freq_lock_reg_i_1_n_6 : STD_LOGIC;
  signal clk_rx_freq_lock_reg_i_1_n_7 : STD_LOGIC;
  signal clk_rx_freq_rst : STD_LOGIC;
  signal clk_rx_freq_rst0 : STD_LOGIC;
  signal clk_rx_freq_run : STD_LOGIC;
  signal clk_rx_freq_run_i_1_n_0 : STD_LOGIC;
  signal \clk_rx_tmr[16]_i_10_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[16]_i_3_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[16]_i_4_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[16]_i_5_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[16]_i_6_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[16]_i_7_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[16]_i_8_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[16]_i_9_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[24]_i_10_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[24]_i_3_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[24]_i_4_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[24]_i_5_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[24]_i_6_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[24]_i_7_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[24]_i_8_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[24]_i_9_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[31]_i_10_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[31]_i_11_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[31]_i_5_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[31]_i_6_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[31]_i_7_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[31]_i_8_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[31]_i_9_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[8]_i_10_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[8]_i_3_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[8]_i_4_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[8]_i_5_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[8]_i_6_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[8]_i_7_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[8]_i_8_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr[8]_i_9_n_0\ : STD_LOGIC;
  signal \^clk_rx_tmr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \clk_rx_tmr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \clk_rx_tmr_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_rx_tmr_reg_n_0_[9]\ : STD_LOGIC;
  signal clk_sm_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_sm_cur[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_sm_cur[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_sm_cur[2]_i_10_n_0\ : STD_LOGIC;
  signal \clk_sm_cur[2]_i_11_n_0\ : STD_LOGIC;
  signal \clk_sm_cur[2]_i_2_n_0\ : STD_LOGIC;
  signal \clk_sm_cur[2]_i_4_n_0\ : STD_LOGIC;
  signal \clk_sm_cur[2]_i_5_n_0\ : STD_LOGIC;
  signal \clk_sm_cur[2]_i_6_n_0\ : STD_LOGIC;
  signal \clk_sm_cur[2]_i_7_n_0\ : STD_LOGIC;
  signal \clk_sm_cur[2]_i_8_n_0\ : STD_LOGIC;
  signal \clk_sm_cur[2]_i_9_n_0\ : STD_LOGIC;
  signal \clk_tx_freq[28]_i_2_n_0\ : STD_LOGIC;
  signal clk_tx_freq_rst : STD_LOGIC;
  signal clk_tx_freq_rst0 : STD_LOGIC;
  signal clk_tx_freq_run : STD_LOGIC;
  signal clk_tx_freq_run_i_1_n_0 : STD_LOGIC;
  signal \clk_tx_tmr[16]_i_10_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[16]_i_3_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[16]_i_4_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[16]_i_5_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[16]_i_6_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[16]_i_7_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[16]_i_8_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[16]_i_9_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[24]_i_10_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[24]_i_3_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[24]_i_4_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[24]_i_5_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[24]_i_6_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[24]_i_7_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[24]_i_8_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[24]_i_9_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[31]_i_10_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[31]_i_11_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[31]_i_5_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[31]_i_6_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[31]_i_7_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[31]_i_8_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[31]_i_9_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[8]_i_10_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[8]_i_3_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[8]_i_4_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[8]_i_5_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[8]_i_6_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[8]_i_7_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[8]_i_8_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr[8]_i_9_n_0\ : STD_LOGIC;
  signal \^clk_tx_tmr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \clk_tx_tmr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \clk_tx_tmr_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_tx_tmr_reg_n_0_[9]\ : STD_LOGIC;
  signal clkdet_ctrl_rx_tmr_clr_del : STD_LOGIC;
  signal clkdet_ctrl_tx_tmr_clr_del : STD_LOGIC;
  signal \druclk_freq_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[8]_i_6_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[8]_i_7_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[8]_i_8_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt[8]_i_9_n_0\ : STD_LOGIC;
  signal druclk_freq_cnt_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \druclk_freq_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \druclk_freq_cnt_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal druclk_rst : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of druclk_rst : signal is "true";
  signal druclk_run : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxclk_rst : STD_LOGIC;
  attribute RTL_KEEP of rxclk_rst : signal is "true";
  signal rxclk_run : STD_LOGIC;
  signal \txclk_freq_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[8]_i_6_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[8]_i_7_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[8]_i_8_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt[8]_i_9_n_0\ : STD_LOGIC;
  signal txclk_freq_cnt_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \txclk_freq_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \txclk_freq_cnt_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal txclk_rst : STD_LOGIC;
  attribute RTL_KEEP of txclk_rst : signal is "true";
  signal txclk_run : STD_LOGIC;
  signal \NLW_clk_cnt_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_clk_cnt_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_rx_flt_b_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_rx_flt_b_reg[23]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_clk_rx_flt_b_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_clk_rx_flt_b_reg[35]_i_3_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_clk_rx_flt_b_reg[35]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_clk_rx_flt_b_reg[35]_i_3_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_clk_rx_flt_delta_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_rx_flt_delta_reg[17]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_rx_flt_delta_reg[17]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_clk_rx_flt_delta_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_clk_rx_flt_delta_reg[17]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_clk_rx_flt_delta_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_clk_rx_flt_delta_reg[17]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_clk_rx_flt_delta_reg[17]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_clk_rx_flt_delta_reg[17]_i_9_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_clk_rx_flt_delta_reg[17]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_clk_rx_flt_delta_reg[17]_i_9_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_clk_rx_flt_delta_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_rx_flt_delta_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_clk_rx_flt_q_reg[0][15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_rx_flt_q_reg[0][17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_clk_rx_flt_q_reg[0][17]_i_1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_clk_rx_flt_q_reg[0][17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_clk_rx_flt_q_reg[0][17]_i_1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_clk_rx_flt_q_reg[0][7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_rx_freq_lock_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_clk_rx_freq_lock_reg_i_1_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_clk_rx_freq_lock_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_clk_rx_freq_lock_reg_i_1_S_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_clk_rx_tmr_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_rx_tmr_reg[24]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_rx_tmr_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_clk_rx_tmr_reg[31]_i_4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_clk_rx_tmr_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_clk_rx_tmr_reg[31]_i_4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_clk_rx_tmr_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_tx_tmr_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_tx_tmr_reg[24]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_tx_tmr_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_clk_tx_tmr_reg[31]_i_4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_clk_tx_tmr_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_clk_tx_tmr_reg[31]_i_4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_clk_tx_tmr_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_druclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_druclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_druclk_freq_cnt_reg[16]_i_1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_druclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_druclk_freq_cnt_reg[16]_i_1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_druclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_txclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_txclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_txclk_freq_cnt_reg[16]_i_1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_txclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_txclk_freq_cnt_reg[16]_i_1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_txclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of DRUCLK_FREQ_CAP_INST : label is 3;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of DRUCLK_FREQ_CAP_INST : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of DRUCLK_FREQ_CAP_INST : label is 0;
  attribute VERSION : integer;
  attribute VERSION of DRUCLK_FREQ_CAP_INST : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of DRUCLK_FREQ_CAP_INST : label is 18;
  attribute XPM_CDC : string;
  attribute XPM_CDC of DRUCLK_FREQ_CAP_INST : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of DRUCLK_FREQ_CAP_INST : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of DRUCLK_RST_INST : label is "1'b1";
  attribute DEST_SYNC_FF of DRUCLK_RST_INST : label is 3;
  attribute INIT : string;
  attribute INIT of DRUCLK_RST_INST : label is "1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of DRUCLK_RST_INST : label is 1;
  attribute VERSION of DRUCLK_RST_INST : label is 0;
  attribute XPM_CDC of DRUCLK_RST_INST : label is "ASYNC_RST";
  attribute XPM_MODULE of DRUCLK_RST_INST : label is "TRUE";
  attribute DEST_SYNC_FF of DRUCLK_RUN_SYNC_INST : label is 3;
  attribute SIM_ASSERT_CHK of DRUCLK_RUN_SYNC_INST : label is 0;
  attribute SRC_INPUT_REG of DRUCLK_RUN_SYNC_INST : label is 0;
  attribute VERSION of DRUCLK_RUN_SYNC_INST : label is 0;
  attribute XPM_CDC of DRUCLK_RUN_SYNC_INST : label is "SINGLE";
  attribute XPM_MODULE of DRUCLK_RUN_SYNC_INST : label is "TRUE";
  attribute DEST_SYNC_FF of RXCLK_FREQ_CAP_INST : label is 3;
  attribute SIM_ASSERT_CHK of RXCLK_FREQ_CAP_INST : label is 0;
  attribute SRC_INPUT_REG of RXCLK_FREQ_CAP_INST : label is 0;
  attribute VERSION of RXCLK_FREQ_CAP_INST : label is 0;
  attribute WIDTH of RXCLK_FREQ_CAP_INST : label is 18;
  attribute XPM_CDC of RXCLK_FREQ_CAP_INST : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of RXCLK_FREQ_CAP_INST : label is "TRUE";
  attribute DEF_VAL of RXCLK_RST_INST : label is "1'b1";
  attribute DEST_SYNC_FF of RXCLK_RST_INST : label is 3;
  attribute INIT of RXCLK_RST_INST : label is "1";
  attribute RST_ACTIVE_HIGH of RXCLK_RST_INST : label is 1;
  attribute VERSION of RXCLK_RST_INST : label is 0;
  attribute XPM_CDC of RXCLK_RST_INST : label is "ASYNC_RST";
  attribute XPM_MODULE of RXCLK_RST_INST : label is "TRUE";
  attribute DEST_SYNC_FF of RXCLK_RUN_SYNC_INST : label is 3;
  attribute SIM_ASSERT_CHK of RXCLK_RUN_SYNC_INST : label is 0;
  attribute SRC_INPUT_REG of RXCLK_RUN_SYNC_INST : label is 0;
  attribute VERSION of RXCLK_RUN_SYNC_INST : label is 0;
  attribute XPM_CDC of RXCLK_RUN_SYNC_INST : label is "SINGLE";
  attribute XPM_MODULE of RXCLK_RUN_SYNC_INST : label is "TRUE";
  attribute DEST_SYNC_FF of TXCLK_FREQ_CAP_INST : label is 3;
  attribute SIM_ASSERT_CHK of TXCLK_FREQ_CAP_INST : label is 0;
  attribute SRC_INPUT_REG of TXCLK_FREQ_CAP_INST : label is 0;
  attribute VERSION of TXCLK_FREQ_CAP_INST : label is 0;
  attribute WIDTH of TXCLK_FREQ_CAP_INST : label is 18;
  attribute XPM_CDC of TXCLK_FREQ_CAP_INST : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of TXCLK_FREQ_CAP_INST : label is "TRUE";
  attribute DEF_VAL of TXCLK_RST_INST : label is "1'b1";
  attribute DEST_SYNC_FF of TXCLK_RST_INST : label is 3;
  attribute INIT of TXCLK_RST_INST : label is "1";
  attribute RST_ACTIVE_HIGH of TXCLK_RST_INST : label is 1;
  attribute VERSION of TXCLK_RST_INST : label is 0;
  attribute XPM_CDC of TXCLK_RST_INST : label is "ASYNC_RST";
  attribute XPM_MODULE of TXCLK_RST_INST : label is "TRUE";
  attribute DEST_SYNC_FF of TXCLK_RUN_SYNC_INST : label is 3;
  attribute SIM_ASSERT_CHK of TXCLK_RUN_SYNC_INST : label is 0;
  attribute SRC_INPUT_REG of TXCLK_RUN_SYNC_INST : label is 0;
  attribute VERSION of TXCLK_RUN_SYNC_INST : label is 0;
  attribute XPM_CDC of TXCLK_RUN_SYNC_INST : label is "SINGLE";
  attribute XPM_MODULE of TXCLK_RUN_SYNC_INST : label is "TRUE";
  attribute DEST_SYNC_FF of TX_LOCK_CAP_INST : label is 3;
  attribute SIM_ASSERT_CHK of TX_LOCK_CAP_INST : label is 0;
  attribute SRC_INPUT_REG of TX_LOCK_CAP_INST : label is 0;
  attribute VERSION of TX_LOCK_CAP_INST : label is 0;
  attribute XPM_CDC of TX_LOCK_CAP_INST : label is "SINGLE";
  attribute XPM_MODULE of TX_LOCK_CAP_INST : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_cnt[0]_i_23\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \clk_cnt[0]_i_24\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \clk_cnt[0]_i_25\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \clk_cnt[8]_i_18\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \clk_cnt[8]_i_20\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \clk_cnt[8]_i_21\ : label is "soft_lutpair19";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \clk_rx_flt_delta_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \clk_rx_flt_delta_reg[17]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \clk_rx_flt_delta_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \clk_rx_flt_lock_cnt[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \clk_rx_flt_lock_cnt[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \clk_rx_flt_lock_cnt[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \clk_rx_flt_lock_cnt[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \clk_rx_flt_lock_cnt[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \clk_rx_flt_lock_cnt[7]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of clk_rx_freq_rst_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of clk_rx_freq_run_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \clk_sm_cur[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \clk_sm_cur[2]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \clk_sm_cur[2]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \clk_sm_cur[2]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \clk_sm_cur[2]_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \clk_sm_cur[2]_i_7\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of clk_tx_freq_rst_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of clk_tx_freq_run_i_1 : label is "soft_lutpair27";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  \cfg_phy_mem_map_status_reg[280]\ <= \^cfg_phy_mem_map_status_reg[280]\;
  \cfg_phy_mem_map_status_reg[281]\ <= \^cfg_phy_mem_map_status_reg[281]\;
  \cfg_phy_mem_map_status_reg[282]\ <= \^cfg_phy_mem_map_status_reg[282]\;
  \cfg_phy_mem_map_status_reg[283]\ <= \^cfg_phy_mem_map_status_reg[283]\;
  \cfg_phy_mem_map_status_reg[284]\ <= \^cfg_phy_mem_map_status_reg[284]\;
  \cfg_phy_mem_map_status_reg[285]\ <= \^cfg_phy_mem_map_status_reg[285]\;
  \cfg_phy_mem_map_status_reg[286]\ <= \^cfg_phy_mem_map_status_reg[286]\;
  \cfg_phy_mem_map_status_reg[287]\ <= \^cfg_phy_mem_map_status_reg[287]\;
  \cfg_phy_mem_map_status_reg[288]\ <= \^cfg_phy_mem_map_status_reg[288]\;
  \cfg_phy_mem_map_status_reg[289]\ <= \^cfg_phy_mem_map_status_reg[289]\;
  \cfg_phy_mem_map_status_reg[290]\ <= \^cfg_phy_mem_map_status_reg[290]\;
  \cfg_phy_mem_map_status_reg[291]\ <= \^cfg_phy_mem_map_status_reg[291]\;
  \cfg_phy_mem_map_status_reg[292]\ <= \^cfg_phy_mem_map_status_reg[292]\;
  \cfg_phy_mem_map_status_reg[293]\ <= \^cfg_phy_mem_map_status_reg[293]\;
  \cfg_phy_mem_map_status_reg[294]\ <= \^cfg_phy_mem_map_status_reg[294]\;
  \cfg_phy_mem_map_status_reg[295]\ <= \^cfg_phy_mem_map_status_reg[295]\;
  \cfg_phy_mem_map_status_reg[296]\ <= \^cfg_phy_mem_map_status_reg[296]\;
  \cfg_phy_mem_map_status_reg[297]\ <= \^cfg_phy_mem_map_status_reg[297]\;
  clk_dru_freq_lock_reg_0 <= \^clk_dru_freq_lock_reg_0\;
  \clk_rx_flt_lock_cnt_reg[7]_0\(7 downto 0) <= \^clk_rx_flt_lock_cnt_reg[7]_0\(7 downto 0);
  clk_rx_freq_lock <= \^clk_rx_freq_lock\;
  \clk_rx_tmr_reg[0]_0\(0) <= \^clk_rx_tmr_reg[0]_0\(0);
  \clk_tx_tmr_reg[0]_0\(0) <= \^clk_tx_tmr_reg[0]_0\(0);
DRUCLK_FREQ_CAP_INST: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(17) => DRUCLK_FREQ_CAP_INST_n_0,
      dest_out(16) => DRUCLK_FREQ_CAP_INST_n_1,
      dest_out(15) => DRUCLK_FREQ_CAP_INST_n_2,
      dest_out(14) => DRUCLK_FREQ_CAP_INST_n_3,
      dest_out(13) => DRUCLK_FREQ_CAP_INST_n_4,
      dest_out(12) => DRUCLK_FREQ_CAP_INST_n_5,
      dest_out(11) => DRUCLK_FREQ_CAP_INST_n_6,
      dest_out(10) => DRUCLK_FREQ_CAP_INST_n_7,
      dest_out(9) => DRUCLK_FREQ_CAP_INST_n_8,
      dest_out(8) => DRUCLK_FREQ_CAP_INST_n_9,
      dest_out(7) => DRUCLK_FREQ_CAP_INST_n_10,
      dest_out(6) => DRUCLK_FREQ_CAP_INST_n_11,
      dest_out(5) => DRUCLK_FREQ_CAP_INST_n_12,
      dest_out(4) => DRUCLK_FREQ_CAP_INST_n_13,
      dest_out(3) => DRUCLK_FREQ_CAP_INST_n_14,
      dest_out(2) => DRUCLK_FREQ_CAP_INST_n_15,
      dest_out(1) => DRUCLK_FREQ_CAP_INST_n_16,
      dest_out(0) => DRUCLK_FREQ_CAP_INST_n_17,
      src_clk => \out\,
      src_in(17 downto 0) => druclk_freq_cnt_reg(17 downto 0)
    );
DRUCLK_RST_INST: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2\
     port map (
      dest_arst => druclk_rst,
      dest_clk => \out\,
      src_arst => clk_dru_freq_rst
    );
DRUCLK_RUN_SYNC_INST: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__496\
     port map (
      dest_clk => \out\,
      dest_out => druclk_run,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => clk_dru_freq_run
    );
RXCLK_FREQ_CAP_INST: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(17) => RXCLK_FREQ_CAP_INST_n_0,
      dest_out(16) => RXCLK_FREQ_CAP_INST_n_1,
      dest_out(15) => RXCLK_FREQ_CAP_INST_n_2,
      dest_out(14) => RXCLK_FREQ_CAP_INST_n_3,
      dest_out(13) => RXCLK_FREQ_CAP_INST_n_4,
      dest_out(12) => RXCLK_FREQ_CAP_INST_n_5,
      dest_out(11) => RXCLK_FREQ_CAP_INST_n_6,
      dest_out(10) => RXCLK_FREQ_CAP_INST_n_7,
      dest_out(9) => RXCLK_FREQ_CAP_INST_n_8,
      dest_out(8) => RXCLK_FREQ_CAP_INST_n_9,
      dest_out(7) => RXCLK_FREQ_CAP_INST_n_10,
      dest_out(6) => RXCLK_FREQ_CAP_INST_n_11,
      dest_out(5) => RXCLK_FREQ_CAP_INST_n_12,
      dest_out(4) => RXCLK_FREQ_CAP_INST_n_13,
      dest_out(3) => RXCLK_FREQ_CAP_INST_n_14,
      dest_out(2) => RXCLK_FREQ_CAP_INST_n_15,
      dest_out(1) => RXCLK_FREQ_CAP_INST_n_16,
      dest_out(0) => RXCLK_FREQ_CAP_INST_n_17,
      src_clk => '0',
      src_in(17 downto 0) => B"000000000000000000"
    );
RXCLK_RST_INST: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1\
     port map (
      dest_arst => rxclk_rst,
      dest_clk => '0',
      src_arst => clk_rx_freq_rst
    );
RXCLK_RUN_SYNC_INST: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__495\
     port map (
      dest_clk => '0',
      dest_out => rxclk_run,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => clk_rx_freq_run
    );
RX_FREQ_LOCK_EDGE_INST: entity work.design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0
     port map (
      D(0) => \^d\(7),
      b0_clkdet_ctrl_run => b0_clkdet_ctrl_run,
      clk_rx_freq_evt_reg => RX_FREQ_LOCK_EDGE_INST_n_0,
      clk_rx_freq_lock_reg => \^clk_rx_freq_lock\,
      \slv_reg_0x11C_reg[7]\(0) => \slv_reg_0x11C_reg[7]\(1),
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk,
      wr_en_2_isr => wr_en_2_isr
    );
RX_TMR_END_EDGE_INST: entity work.design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_0
     port map (
      D(0) => \^d\(6),
      Q(31) => \clk_rx_tmr_reg_n_0_[31]\,
      Q(30) => \clk_rx_tmr_reg_n_0_[30]\,
      Q(29) => \clk_rx_tmr_reg_n_0_[29]\,
      Q(28) => \clk_rx_tmr_reg_n_0_[28]\,
      Q(27) => \clk_rx_tmr_reg_n_0_[27]\,
      Q(26) => \clk_rx_tmr_reg_n_0_[26]\,
      Q(25) => \clk_rx_tmr_reg_n_0_[25]\,
      Q(24) => \clk_rx_tmr_reg_n_0_[24]\,
      Q(23) => \clk_rx_tmr_reg_n_0_[23]\,
      Q(22) => \clk_rx_tmr_reg_n_0_[22]\,
      Q(21) => \clk_rx_tmr_reg_n_0_[21]\,
      Q(20) => \clk_rx_tmr_reg_n_0_[20]\,
      Q(19) => \clk_rx_tmr_reg_n_0_[19]\,
      Q(18) => \clk_rx_tmr_reg_n_0_[18]\,
      Q(17) => \clk_rx_tmr_reg_n_0_[17]\,
      Q(16) => \clk_rx_tmr_reg_n_0_[16]\,
      Q(15) => \clk_rx_tmr_reg_n_0_[15]\,
      Q(14) => \clk_rx_tmr_reg_n_0_[14]\,
      Q(13) => \clk_rx_tmr_reg_n_0_[13]\,
      Q(12) => \clk_rx_tmr_reg_n_0_[12]\,
      Q(11) => \clk_rx_tmr_reg_n_0_[11]\,
      Q(10) => \clk_rx_tmr_reg_n_0_[10]\,
      Q(9) => \clk_rx_tmr_reg_n_0_[9]\,
      Q(8) => \clk_rx_tmr_reg_n_0_[8]\,
      Q(7) => \clk_rx_tmr_reg_n_0_[7]\,
      Q(6) => \clk_rx_tmr_reg_n_0_[6]\,
      Q(5) => \clk_rx_tmr_reg_n_0_[5]\,
      Q(4) => \clk_rx_tmr_reg_n_0_[4]\,
      Q(3) => \clk_rx_tmr_reg_n_0_[3]\,
      Q(2) => \clk_rx_tmr_reg_n_0_[2]\,
      Q(1) => \clk_rx_tmr_reg_n_0_[1]\,
      Q(0) => \^clk_rx_tmr_reg[0]_0\(0),
      b0_clkdet_ctrl_run => b0_clkdet_ctrl_run,
      b0_clkdet_rx_tmr_evt_clr => b0_clkdet_rx_tmr_evt_clr,
      clk_rx_tmr_end => clk_rx_tmr_end,
      clk_rx_tmr_evt_reg => RX_TMR_END_EDGE_INST_n_1,
      clkdet_ctrl_rx_tmr_clr_del => clkdet_ctrl_rx_tmr_clr_del,
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk
    );
TXCLK_FREQ_CAP_INST: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(17) => TXCLK_FREQ_CAP_INST_n_0,
      dest_out(16) => TXCLK_FREQ_CAP_INST_n_1,
      dest_out(15) => TXCLK_FREQ_CAP_INST_n_2,
      dest_out(14) => TXCLK_FREQ_CAP_INST_n_3,
      dest_out(13) => TXCLK_FREQ_CAP_INST_n_4,
      dest_out(12) => TXCLK_FREQ_CAP_INST_n_5,
      dest_out(11) => TXCLK_FREQ_CAP_INST_n_6,
      dest_out(10) => TXCLK_FREQ_CAP_INST_n_7,
      dest_out(9) => TXCLK_FREQ_CAP_INST_n_8,
      dest_out(8) => TXCLK_FREQ_CAP_INST_n_9,
      dest_out(7) => TXCLK_FREQ_CAP_INST_n_10,
      dest_out(6) => TXCLK_FREQ_CAP_INST_n_11,
      dest_out(5) => TXCLK_FREQ_CAP_INST_n_12,
      dest_out(4) => TXCLK_FREQ_CAP_INST_n_13,
      dest_out(3) => TXCLK_FREQ_CAP_INST_n_14,
      dest_out(2) => TXCLK_FREQ_CAP_INST_n_15,
      dest_out(1) => TXCLK_FREQ_CAP_INST_n_16,
      dest_out(0) => TXCLK_FREQ_CAP_INST_n_17,
      src_clk => mgtrefclk1_odiv2_i,
      src_in(17 downto 0) => txclk_freq_cnt_reg(17 downto 0)
    );
TXCLK_RST_INST: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0\
     port map (
      dest_arst => txclk_rst,
      dest_clk => mgtrefclk1_odiv2_i,
      src_arst => clk_tx_freq_rst
    );
TXCLK_RUN_SYNC_INST: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__494\
     port map (
      dest_clk => mgtrefclk1_odiv2_i,
      dest_out => txclk_run,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => clk_tx_freq_run
    );
TX_FREQ_LOCK_EDGE_INST: entity work.design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_1
     port map (
      D(0) => \^d\(5),
      b0_clkdet_ctrl_run => b0_clkdet_ctrl_run,
      clk_tx_freq_evt_reg => TX_FREQ_LOCK_EDGE_INST_n_0,
      clk_tx_freq_lock_reg => \^d\(2),
      \slv_reg_0x11C_reg[6]\(0) => \slv_reg_0x11C_reg[7]\(0),
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk,
      wr_en_2_isr => wr_en_2_isr
    );
TX_LOCK_CAP_INST: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__493\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => \^d\(3),
      src_clk => mgtrefclk1_odiv2_i,
      src_in => tx_refclk_rdy
    );
TX_TMR_END_EDGE_INST: entity work.design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_2
     port map (
      D(0) => \^d\(4),
      Q(31) => \clk_tx_tmr_reg_n_0_[31]\,
      Q(30) => \clk_tx_tmr_reg_n_0_[30]\,
      Q(29) => \clk_tx_tmr_reg_n_0_[29]\,
      Q(28) => \clk_tx_tmr_reg_n_0_[28]\,
      Q(27) => \clk_tx_tmr_reg_n_0_[27]\,
      Q(26) => \clk_tx_tmr_reg_n_0_[26]\,
      Q(25) => \clk_tx_tmr_reg_n_0_[25]\,
      Q(24) => \clk_tx_tmr_reg_n_0_[24]\,
      Q(23) => \clk_tx_tmr_reg_n_0_[23]\,
      Q(22) => \clk_tx_tmr_reg_n_0_[22]\,
      Q(21) => \clk_tx_tmr_reg_n_0_[21]\,
      Q(20) => \clk_tx_tmr_reg_n_0_[20]\,
      Q(19) => \clk_tx_tmr_reg_n_0_[19]\,
      Q(18) => \clk_tx_tmr_reg_n_0_[18]\,
      Q(17) => \clk_tx_tmr_reg_n_0_[17]\,
      Q(16) => \clk_tx_tmr_reg_n_0_[16]\,
      Q(15) => \clk_tx_tmr_reg_n_0_[15]\,
      Q(14) => \clk_tx_tmr_reg_n_0_[14]\,
      Q(13) => \clk_tx_tmr_reg_n_0_[13]\,
      Q(12) => \clk_tx_tmr_reg_n_0_[12]\,
      Q(11) => \clk_tx_tmr_reg_n_0_[11]\,
      Q(10) => \clk_tx_tmr_reg_n_0_[10]\,
      Q(9) => \clk_tx_tmr_reg_n_0_[9]\,
      Q(8) => \clk_tx_tmr_reg_n_0_[8]\,
      Q(7) => \clk_tx_tmr_reg_n_0_[7]\,
      Q(6) => \clk_tx_tmr_reg_n_0_[6]\,
      Q(5) => \clk_tx_tmr_reg_n_0_[5]\,
      Q(4) => \clk_tx_tmr_reg_n_0_[4]\,
      Q(3) => \clk_tx_tmr_reg_n_0_[3]\,
      Q(2) => \clk_tx_tmr_reg_n_0_[2]\,
      Q(1) => \clk_tx_tmr_reg_n_0_[1]\,
      Q(0) => \^clk_tx_tmr_reg[0]_0\(0),
      b0_clkdet_ctrl_run => b0_clkdet_ctrl_run,
      b0_clkdet_tx_tmr_evt_clr => b0_clkdet_tx_tmr_evt_clr,
      clk_tx_tmr_end => clk_tx_tmr_end,
      clk_tx_tmr_evt_reg => TX_TMR_END_EDGE_INST_n_1,
      clkdet_ctrl_tx_tmr_clr_del => clkdet_ctrl_tx_tmr_clr_del,
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk
    );
\cfg_phy_mem_map_status[233]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(2),
      O => \^d\(0)
    );
\cfg_phy_mem_map_status[234]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^clk_rx_freq_lock\,
      O => \^d\(1)
    );
\clk_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777775"
    )
        port map (
      I0 => clk_cnt_end,
      I1 => clk_sm_cur(2),
      I2 => clk_sm_cur(1),
      I3 => clk_sm_cur(0),
      I4 => b0_clkdet_ctrl_run,
      O => \clk_cnt[0]_i_1_n_0\
    );
\clk_cnt[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => cfg_phy_mem_map_control(10),
      I1 => \clk_cnt[0]_i_19_n_0\,
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => clk_sm_cur(2),
      I4 => \clk_cnt[0]_i_21_n_0\,
      I5 => clk_cnt_reg(0),
      O => \clk_cnt[0]_i_10_n_0\
    );
\clk_cnt[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330303055555555"
    )
        port map (
      I0 => clk_cnt_reg(7),
      I1 => clk_sm_cur(2),
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => \clk_cnt[0]_i_19_n_0\,
      I4 => cfg_phy_mem_map_control(17),
      I5 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[0]_i_11_n_0\
    );
\clk_cnt[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330303055555555"
    )
        port map (
      I0 => clk_cnt_reg(6),
      I1 => clk_sm_cur(2),
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => \clk_cnt[0]_i_19_n_0\,
      I4 => cfg_phy_mem_map_control(16),
      I5 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[0]_i_12_n_0\
    );
\clk_cnt[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330303055555555"
    )
        port map (
      I0 => clk_cnt_reg(5),
      I1 => clk_sm_cur(2),
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => \clk_cnt[0]_i_19_n_0\,
      I4 => cfg_phy_mem_map_control(15),
      I5 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[0]_i_13_n_0\
    );
\clk_cnt[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330303055555555"
    )
        port map (
      I0 => clk_cnt_reg(4),
      I1 => clk_sm_cur(2),
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => \clk_cnt[0]_i_19_n_0\,
      I4 => cfg_phy_mem_map_control(14),
      I5 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[0]_i_14_n_0\
    );
\clk_cnt[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330303055555555"
    )
        port map (
      I0 => clk_cnt_reg(3),
      I1 => clk_sm_cur(2),
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => \clk_cnt[0]_i_19_n_0\,
      I4 => cfg_phy_mem_map_control(13),
      I5 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[0]_i_15_n_0\
    );
\clk_cnt[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330303055555555"
    )
        port map (
      I0 => clk_cnt_reg(2),
      I1 => clk_sm_cur(2),
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => \clk_cnt[0]_i_19_n_0\,
      I4 => cfg_phy_mem_map_control(12),
      I5 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[0]_i_16_n_0\
    );
\clk_cnt[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330303055555555"
    )
        port map (
      I0 => clk_cnt_reg(1),
      I1 => clk_sm_cur(2),
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => \clk_cnt[0]_i_19_n_0\,
      I4 => cfg_phy_mem_map_control(11),
      I5 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[0]_i_17_n_0\
    );
\clk_cnt[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330303055555555"
    )
        port map (
      I0 => clk_cnt_reg(0),
      I1 => clk_sm_cur(2),
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => \clk_cnt[0]_i_19_n_0\,
      I4 => cfg_phy_mem_map_control(10),
      I5 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[0]_i_18_n_0\
    );
\clk_cnt[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => clk_sm_cur(1),
      I1 => \clk_sm_cur[2]_i_4_n_0\,
      I2 => \clk_sm_cur[2]_i_5_n_0\,
      I3 => \clk_sm_cur[2]_i_6_n_0\,
      I4 => \clk_sm_cur[2]_i_7_n_0\,
      I5 => clk_sm_cur(0),
      O => \clk_cnt[0]_i_19_n_0\
    );
\clk_cnt[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202F2020202"
    )
        port map (
      I0 => b0_clkdet_ctrl_run,
      I1 => clk_sm_cur(1),
      I2 => clk_sm_cur(0),
      I3 => \clk_sm_cur[2]_i_4_n_0\,
      I4 => \clk_sm_cur[2]_i_5_n_0\,
      I5 => \clk_cnt[0]_i_22_n_0\,
      O => \clk_cnt[0]_i_20_n_0\
    );
\clk_cnt[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => \clk_sm_cur[2]_i_4_n_0\,
      I1 => \clk_sm_cur[2]_i_5_n_0\,
      I2 => \clk_cnt[0]_i_22_n_0\,
      I3 => \clk_cnt[0]_i_23_n_0\,
      I4 => b0_clkdet_ctrl_run,
      I5 => clk_sm_cur(2),
      O => \clk_cnt[0]_i_21_n_0\
    );
\clk_cnt[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_sm_cur[2]_i_11_n_0\,
      I1 => \clk_cnt[0]_i_24_n_0\,
      I2 => \clk_sm_cur[2]_i_10_n_0\,
      I3 => \clk_cnt[0]_i_25_n_0\,
      O => \clk_cnt[0]_i_22_n_0\
    );
\clk_cnt[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clk_sm_cur(0),
      I1 => clk_sm_cur(1),
      O => \clk_cnt[0]_i_23_n_0\
    );
\clk_cnt[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cnt_reg(16),
      I1 => clk_cnt_reg(17),
      I2 => clk_cnt_reg(18),
      I3 => clk_cnt_reg(19),
      O => \clk_cnt[0]_i_24_n_0\
    );
\clk_cnt[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cnt_reg(24),
      I1 => clk_cnt_reg(25),
      I2 => clk_cnt_reg(26),
      I3 => clk_cnt_reg(27),
      O => \clk_cnt[0]_i_25_n_0\
    );
\clk_cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => cfg_phy_mem_map_control(17),
      I1 => \clk_cnt[0]_i_19_n_0\,
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => clk_sm_cur(2),
      I4 => \clk_cnt[0]_i_21_n_0\,
      I5 => clk_cnt_reg(7),
      O => \clk_cnt[0]_i_3_n_0\
    );
\clk_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => cfg_phy_mem_map_control(16),
      I1 => \clk_cnt[0]_i_19_n_0\,
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => clk_sm_cur(2),
      I4 => \clk_cnt[0]_i_21_n_0\,
      I5 => clk_cnt_reg(6),
      O => \clk_cnt[0]_i_4_n_0\
    );
\clk_cnt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => cfg_phy_mem_map_control(15),
      I1 => \clk_cnt[0]_i_19_n_0\,
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => clk_sm_cur(2),
      I4 => \clk_cnt[0]_i_21_n_0\,
      I5 => clk_cnt_reg(5),
      O => \clk_cnt[0]_i_5_n_0\
    );
\clk_cnt[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => cfg_phy_mem_map_control(14),
      I1 => \clk_cnt[0]_i_19_n_0\,
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => clk_sm_cur(2),
      I4 => \clk_cnt[0]_i_21_n_0\,
      I5 => clk_cnt_reg(4),
      O => \clk_cnt[0]_i_6_n_0\
    );
\clk_cnt[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => cfg_phy_mem_map_control(13),
      I1 => \clk_cnt[0]_i_19_n_0\,
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => clk_sm_cur(2),
      I4 => \clk_cnt[0]_i_21_n_0\,
      I5 => clk_cnt_reg(3),
      O => \clk_cnt[0]_i_7_n_0\
    );
\clk_cnt[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => cfg_phy_mem_map_control(12),
      I1 => \clk_cnt[0]_i_19_n_0\,
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => clk_sm_cur(2),
      I4 => \clk_cnt[0]_i_21_n_0\,
      I5 => clk_cnt_reg(2),
      O => \clk_cnt[0]_i_8_n_0\
    );
\clk_cnt[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => cfg_phy_mem_map_control(11),
      I1 => \clk_cnt[0]_i_19_n_0\,
      I2 => \clk_cnt[0]_i_20_n_0\,
      I3 => clk_sm_cur(2),
      I4 => \clk_cnt[0]_i_21_n_0\,
      I5 => clk_cnt_reg(1),
      O => \clk_cnt[0]_i_9_n_0\
    );
\clk_cnt[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(23),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[16]_i_10_n_0\
    );
\clk_cnt[16]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(22),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[16]_i_11_n_0\
    );
\clk_cnt[16]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(21),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[16]_i_12_n_0\
    );
\clk_cnt[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(20),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(30),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[16]_i_13_n_0\
    );
\clk_cnt[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(19),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(29),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[16]_i_14_n_0\
    );
\clk_cnt[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(18),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(28),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[16]_i_15_n_0\
    );
\clk_cnt[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(17),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(27),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[16]_i_16_n_0\
    );
\clk_cnt[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(16),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(26),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[16]_i_17_n_0\
    );
\clk_cnt[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_cnt_reg(23),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[16]_i_2_n_0\
    );
\clk_cnt[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_cnt_reg(22),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[16]_i_3_n_0\
    );
\clk_cnt[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_cnt_reg(21),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[16]_i_4_n_0\
    );
\clk_cnt[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(30),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(20),
      O => \clk_cnt[16]_i_5_n_0\
    );
\clk_cnt[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(29),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(19),
      O => \clk_cnt[16]_i_6_n_0\
    );
\clk_cnt[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(28),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(18),
      O => \clk_cnt[16]_i_7_n_0\
    );
\clk_cnt[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(27),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(17),
      O => \clk_cnt[16]_i_8_n_0\
    );
\clk_cnt[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(26),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(16),
      O => \clk_cnt[16]_i_9_n_0\
    );
\clk_cnt[24]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(30),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_10_n_0\
    );
\clk_cnt[24]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(29),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_11_n_0\
    );
\clk_cnt[24]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(28),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_12_n_0\
    );
\clk_cnt[24]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(27),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_13_n_0\
    );
\clk_cnt[24]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(26),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_14_n_0\
    );
\clk_cnt[24]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(25),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_15_n_0\
    );
\clk_cnt[24]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(24),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_16_n_0\
    );
\clk_cnt[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_cnt_reg(30),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_2_n_0\
    );
\clk_cnt[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_cnt_reg(29),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_3_n_0\
    );
\clk_cnt[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_cnt_reg(28),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_4_n_0\
    );
\clk_cnt[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_cnt_reg(27),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_5_n_0\
    );
\clk_cnt[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_cnt_reg(26),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_6_n_0\
    );
\clk_cnt[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_cnt_reg(25),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_7_n_0\
    );
\clk_cnt[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_cnt_reg(24),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_8_n_0\
    );
\clk_cnt[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg(31),
      I1 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[24]_i_9_n_0\
    );
\clk_cnt[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(15),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(25),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[8]_i_10_n_0\
    );
\clk_cnt[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(14),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(24),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[8]_i_11_n_0\
    );
\clk_cnt[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(13),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(23),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[8]_i_12_n_0\
    );
\clk_cnt[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(12),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(22),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[8]_i_13_n_0\
    );
\clk_cnt[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(11),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(21),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[8]_i_14_n_0\
    );
\clk_cnt[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(10),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(20),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[8]_i_15_n_0\
    );
\clk_cnt[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(9),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(19),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[8]_i_16_n_0\
    );
\clk_cnt[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C015"
    )
        port map (
      I0 => clk_cnt_reg(8),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => cfg_phy_mem_map_control(18),
      I3 => \clk_cnt[0]_i_21_n_0\,
      O => \clk_cnt[8]_i_17_n_0\
    );
\clk_cnt[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => clk_sm_cur(0),
      I1 => clk_sm_cur(2),
      I2 => clk_sm_cur(1),
      I3 => \clk_cnt[8]_i_19_n_0\,
      I4 => \clk_cnt[0]_i_22_n_0\,
      O => \clk_cnt[8]_i_18_n_0\
    );
\clk_cnt[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \clk_sm_cur[2]_i_9_n_0\,
      I1 => \clk_cnt[8]_i_20_n_0\,
      I2 => \clk_sm_cur[2]_i_8_n_0\,
      I3 => \clk_cnt[8]_i_21_n_0\,
      O => \clk_cnt[8]_i_19_n_0\
    );
\clk_cnt[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(25),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(15),
      O => \clk_cnt[8]_i_2_n_0\
    );
\clk_cnt[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => clk_cnt_reg(1),
      I1 => clk_cnt_reg(0),
      I2 => clk_cnt_reg(3),
      I3 => clk_cnt_reg(2),
      O => \clk_cnt[8]_i_20_n_0\
    );
\clk_cnt[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => clk_cnt_reg(15),
      I1 => clk_cnt_reg(14),
      I2 => clk_cnt_reg(13),
      I3 => clk_cnt_reg(12),
      O => \clk_cnt[8]_i_21_n_0\
    );
\clk_cnt[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(24),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(14),
      O => \clk_cnt[8]_i_3_n_0\
    );
\clk_cnt[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(23),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(13),
      O => \clk_cnt[8]_i_4_n_0\
    );
\clk_cnt[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(22),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(12),
      O => \clk_cnt[8]_i_5_n_0\
    );
\clk_cnt[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(21),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(11),
      O => \clk_cnt[8]_i_6_n_0\
    );
\clk_cnt[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(20),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(10),
      O => \clk_cnt[8]_i_7_n_0\
    );
\clk_cnt[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(19),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(9),
      O => \clk_cnt[8]_i_8_n_0\
    );
\clk_cnt[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => cfg_phy_mem_map_control(18),
      I1 => \clk_cnt[8]_i_18_n_0\,
      I2 => \clk_cnt[0]_i_21_n_0\,
      I3 => clk_cnt_reg(8),
      O => \clk_cnt[8]_i_9_n_0\
    );
\clk_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[0]_i_2_n_15\,
      Q => clk_cnt_reg(0),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \clk_cnt_reg[0]_i_2_n_0\,
      CO(6) => \clk_cnt_reg[0]_i_2_n_1\,
      CO(5) => \clk_cnt_reg[0]_i_2_n_2\,
      CO(4) => \clk_cnt_reg[0]_i_2_n_3\,
      CO(3) => \NLW_clk_cnt_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \clk_cnt_reg[0]_i_2_n_5\,
      CO(1) => \clk_cnt_reg[0]_i_2_n_6\,
      CO(0) => \clk_cnt_reg[0]_i_2_n_7\,
      DI(7) => \clk_cnt[0]_i_3_n_0\,
      DI(6) => \clk_cnt[0]_i_4_n_0\,
      DI(5) => \clk_cnt[0]_i_5_n_0\,
      DI(4) => \clk_cnt[0]_i_6_n_0\,
      DI(3) => \clk_cnt[0]_i_7_n_0\,
      DI(2) => \clk_cnt[0]_i_8_n_0\,
      DI(1) => \clk_cnt[0]_i_9_n_0\,
      DI(0) => \clk_cnt[0]_i_10_n_0\,
      O(7) => \clk_cnt_reg[0]_i_2_n_8\,
      O(6) => \clk_cnt_reg[0]_i_2_n_9\,
      O(5) => \clk_cnt_reg[0]_i_2_n_10\,
      O(4) => \clk_cnt_reg[0]_i_2_n_11\,
      O(3) => \clk_cnt_reg[0]_i_2_n_12\,
      O(2) => \clk_cnt_reg[0]_i_2_n_13\,
      O(1) => \clk_cnt_reg[0]_i_2_n_14\,
      O(0) => \clk_cnt_reg[0]_i_2_n_15\,
      S(7) => \clk_cnt[0]_i_11_n_0\,
      S(6) => \clk_cnt[0]_i_12_n_0\,
      S(5) => \clk_cnt[0]_i_13_n_0\,
      S(4) => \clk_cnt[0]_i_14_n_0\,
      S(3) => \clk_cnt[0]_i_15_n_0\,
      S(2) => \clk_cnt[0]_i_16_n_0\,
      S(1) => \clk_cnt[0]_i_17_n_0\,
      S(0) => \clk_cnt[0]_i_18_n_0\
    );
\clk_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[8]_i_1_n_13\,
      Q => clk_cnt_reg(10),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[8]_i_1_n_12\,
      Q => clk_cnt_reg(11),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[8]_i_1_n_11\,
      Q => clk_cnt_reg(12),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[8]_i_1_n_10\,
      Q => clk_cnt_reg(13),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[8]_i_1_n_9\,
      Q => clk_cnt_reg(14),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[8]_i_1_n_8\,
      Q => clk_cnt_reg(15),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[16]_i_1_n_15\,
      Q => clk_cnt_reg(16),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \clk_cnt_reg[16]_i_1_n_0\,
      CO(6) => \clk_cnt_reg[16]_i_1_n_1\,
      CO(5) => \clk_cnt_reg[16]_i_1_n_2\,
      CO(4) => \clk_cnt_reg[16]_i_1_n_3\,
      CO(3) => \NLW_clk_cnt_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clk_cnt_reg[16]_i_1_n_5\,
      CO(1) => \clk_cnt_reg[16]_i_1_n_6\,
      CO(0) => \clk_cnt_reg[16]_i_1_n_7\,
      DI(7) => \clk_cnt[16]_i_2_n_0\,
      DI(6) => \clk_cnt[16]_i_3_n_0\,
      DI(5) => \clk_cnt[16]_i_4_n_0\,
      DI(4) => \clk_cnt[16]_i_5_n_0\,
      DI(3) => \clk_cnt[16]_i_6_n_0\,
      DI(2) => \clk_cnt[16]_i_7_n_0\,
      DI(1) => \clk_cnt[16]_i_8_n_0\,
      DI(0) => \clk_cnt[16]_i_9_n_0\,
      O(7) => \clk_cnt_reg[16]_i_1_n_8\,
      O(6) => \clk_cnt_reg[16]_i_1_n_9\,
      O(5) => \clk_cnt_reg[16]_i_1_n_10\,
      O(4) => \clk_cnt_reg[16]_i_1_n_11\,
      O(3) => \clk_cnt_reg[16]_i_1_n_12\,
      O(2) => \clk_cnt_reg[16]_i_1_n_13\,
      O(1) => \clk_cnt_reg[16]_i_1_n_14\,
      O(0) => \clk_cnt_reg[16]_i_1_n_15\,
      S(7) => \clk_cnt[16]_i_10_n_0\,
      S(6) => \clk_cnt[16]_i_11_n_0\,
      S(5) => \clk_cnt[16]_i_12_n_0\,
      S(4) => \clk_cnt[16]_i_13_n_0\,
      S(3) => \clk_cnt[16]_i_14_n_0\,
      S(2) => \clk_cnt[16]_i_15_n_0\,
      S(1) => \clk_cnt[16]_i_16_n_0\,
      S(0) => \clk_cnt[16]_i_17_n_0\
    );
\clk_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[16]_i_1_n_14\,
      Q => clk_cnt_reg(17),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[16]_i_1_n_13\,
      Q => clk_cnt_reg(18),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[16]_i_1_n_12\,
      Q => clk_cnt_reg(19),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[0]_i_2_n_14\,
      Q => clk_cnt_reg(1),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[16]_i_1_n_11\,
      Q => clk_cnt_reg(20),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[16]_i_1_n_10\,
      Q => clk_cnt_reg(21),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[16]_i_1_n_9\,
      Q => clk_cnt_reg(22),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[16]_i_1_n_8\,
      Q => clk_cnt_reg(23),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[24]_i_1_n_15\,
      Q => clk_cnt_reg(24),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_cnt_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_clk_cnt_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \clk_cnt_reg[24]_i_1_n_1\,
      CO(5) => \clk_cnt_reg[24]_i_1_n_2\,
      CO(4) => \clk_cnt_reg[24]_i_1_n_3\,
      CO(3) => \NLW_clk_cnt_reg[24]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clk_cnt_reg[24]_i_1_n_5\,
      CO(1) => \clk_cnt_reg[24]_i_1_n_6\,
      CO(0) => \clk_cnt_reg[24]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \clk_cnt[24]_i_2_n_0\,
      DI(5) => \clk_cnt[24]_i_3_n_0\,
      DI(4) => \clk_cnt[24]_i_4_n_0\,
      DI(3) => \clk_cnt[24]_i_5_n_0\,
      DI(2) => \clk_cnt[24]_i_6_n_0\,
      DI(1) => \clk_cnt[24]_i_7_n_0\,
      DI(0) => \clk_cnt[24]_i_8_n_0\,
      O(7) => \clk_cnt_reg[24]_i_1_n_8\,
      O(6) => \clk_cnt_reg[24]_i_1_n_9\,
      O(5) => \clk_cnt_reg[24]_i_1_n_10\,
      O(4) => \clk_cnt_reg[24]_i_1_n_11\,
      O(3) => \clk_cnt_reg[24]_i_1_n_12\,
      O(2) => \clk_cnt_reg[24]_i_1_n_13\,
      O(1) => \clk_cnt_reg[24]_i_1_n_14\,
      O(0) => \clk_cnt_reg[24]_i_1_n_15\,
      S(7) => \clk_cnt[24]_i_9_n_0\,
      S(6) => \clk_cnt[24]_i_10_n_0\,
      S(5) => \clk_cnt[24]_i_11_n_0\,
      S(4) => \clk_cnt[24]_i_12_n_0\,
      S(3) => \clk_cnt[24]_i_13_n_0\,
      S(2) => \clk_cnt[24]_i_14_n_0\,
      S(1) => \clk_cnt[24]_i_15_n_0\,
      S(0) => \clk_cnt[24]_i_16_n_0\
    );
\clk_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[24]_i_1_n_14\,
      Q => clk_cnt_reg(25),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[24]_i_1_n_13\,
      Q => clk_cnt_reg(26),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[24]_i_1_n_12\,
      Q => clk_cnt_reg(27),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[24]_i_1_n_11\,
      Q => clk_cnt_reg(28),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[24]_i_1_n_10\,
      Q => clk_cnt_reg(29),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[0]_i_2_n_13\,
      Q => clk_cnt_reg(2),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[24]_i_1_n_9\,
      Q => clk_cnt_reg(30),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[24]_i_1_n_8\,
      Q => clk_cnt_reg(31),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[0]_i_2_n_12\,
      Q => clk_cnt_reg(3),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[0]_i_2_n_11\,
      Q => clk_cnt_reg(4),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[0]_i_2_n_10\,
      Q => clk_cnt_reg(5),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[0]_i_2_n_9\,
      Q => clk_cnt_reg(6),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[0]_i_2_n_8\,
      Q => clk_cnt_reg(7),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[8]_i_1_n_15\,
      Q => clk_cnt_reg(8),
      R => i_reg_clkdet_run_reg
    );
\clk_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_cnt_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \clk_cnt_reg[8]_i_1_n_0\,
      CO(6) => \clk_cnt_reg[8]_i_1_n_1\,
      CO(5) => \clk_cnt_reg[8]_i_1_n_2\,
      CO(4) => \clk_cnt_reg[8]_i_1_n_3\,
      CO(3) => \NLW_clk_cnt_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clk_cnt_reg[8]_i_1_n_5\,
      CO(1) => \clk_cnt_reg[8]_i_1_n_6\,
      CO(0) => \clk_cnt_reg[8]_i_1_n_7\,
      DI(7) => \clk_cnt[8]_i_2_n_0\,
      DI(6) => \clk_cnt[8]_i_3_n_0\,
      DI(5) => \clk_cnt[8]_i_4_n_0\,
      DI(4) => \clk_cnt[8]_i_5_n_0\,
      DI(3) => \clk_cnt[8]_i_6_n_0\,
      DI(2) => \clk_cnt[8]_i_7_n_0\,
      DI(1) => \clk_cnt[8]_i_8_n_0\,
      DI(0) => \clk_cnt[8]_i_9_n_0\,
      O(7) => \clk_cnt_reg[8]_i_1_n_8\,
      O(6) => \clk_cnt_reg[8]_i_1_n_9\,
      O(5) => \clk_cnt_reg[8]_i_1_n_10\,
      O(4) => \clk_cnt_reg[8]_i_1_n_11\,
      O(3) => \clk_cnt_reg[8]_i_1_n_12\,
      O(2) => \clk_cnt_reg[8]_i_1_n_13\,
      O(1) => \clk_cnt_reg[8]_i_1_n_14\,
      O(0) => \clk_cnt_reg[8]_i_1_n_15\,
      S(7) => \clk_cnt[8]_i_10_n_0\,
      S(6) => \clk_cnt[8]_i_11_n_0\,
      S(5) => \clk_cnt[8]_i_12_n_0\,
      S(4) => \clk_cnt[8]_i_13_n_0\,
      S(3) => \clk_cnt[8]_i_14_n_0\,
      S(2) => \clk_cnt[8]_i_15_n_0\,
      S(1) => \clk_cnt[8]_i_16_n_0\,
      S(0) => \clk_cnt[8]_i_17_n_0\
    );
\clk_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_cnt[0]_i_1_n_0\,
      D => \clk_cnt_reg[8]_i_1_n_14\,
      Q => clk_cnt_reg(9),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
        port map (
      I0 => clk_cnt_end,
      I1 => clk_sm_cur(2),
      I2 => clk_sm_cur(1),
      I3 => clk_sm_cur(0),
      I4 => b0_clkdet_ctrl_run,
      O => \clk_dru_freq[28]_i_1_n_0\
    );
clk_dru_freq_lock_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAA00000000"
    )
        port map (
      I0 => \^clk_dru_freq_lock_reg_0\,
      I1 => clk_sm_cur(0),
      I2 => clk_sm_cur(1),
      I3 => clk_sm_cur(2),
      I4 => clk_cnt_end,
      I5 => b0_clkdet_ctrl_run,
      O => clk_dru_freq_lock_i_1_n_0
    );
clk_dru_freq_lock_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_dru_freq_lock_i_1_n_0,
      Q => \^clk_dru_freq_lock_reg_0\,
      R => '0'
    );
\clk_dru_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_17,
      Q => clk_dru_freq(0),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_16,
      Q => clk_dru_freq(1),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_15,
      Q => clk_dru_freq(2),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_14,
      Q => clk_dru_freq(3),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_13,
      Q => clk_dru_freq(4),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_12,
      Q => clk_dru_freq(5),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_11,
      Q => clk_dru_freq(6),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_10,
      Q => clk_dru_freq(7),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_9,
      Q => clk_dru_freq(8),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_8,
      Q => clk_dru_freq(9),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_7,
      Q => clk_dru_freq(10),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_6,
      Q => clk_dru_freq(11),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_5,
      Q => clk_dru_freq(12),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_4,
      Q => clk_dru_freq(13),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_3,
      Q => clk_dru_freq(14),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_2,
      Q => clk_dru_freq(15),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_1,
      Q => clk_dru_freq(16),
      R => i_reg_clkdet_run_reg
    );
\clk_dru_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_dru_freq[28]_i_1_n_0\,
      D => DRUCLK_FREQ_CAP_INST_n_0,
      Q => clk_dru_freq(17),
      R => i_reg_clkdet_run_reg
    );
clk_dru_freq_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_freq_rst_reg_n_0,
      Q => clk_dru_freq_rst,
      R => '0'
    );
clk_dru_freq_run_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_freq_run_reg_n_0,
      Q => clk_dru_freq_run,
      R => '0'
    );
clk_freq_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAA2FFFFF"
    )
        port map (
      I0 => clk_freq_rst_reg_n_0,
      I1 => clk_cnt_end,
      I2 => clk_sm_cur(0),
      I3 => clk_sm_cur(2),
      I4 => b0_clkdet_ctrl_run,
      I5 => clk_sm_cur(1),
      O => clk_freq_rst_i_1_n_0
    );
clk_freq_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_freq_rst_i_1_n_0,
      Q => clk_freq_rst_reg_n_0,
      R => '0'
    );
clk_freq_run_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A0000AAEA0000"
    )
        port map (
      I0 => clk_freq_run_reg_n_0,
      I1 => clk_cnt_end,
      I2 => clk_sm_cur(1),
      I3 => clk_sm_cur(2),
      I4 => b0_clkdet_ctrl_run,
      I5 => clk_sm_cur(0),
      O => clk_freq_run_i_1_n_0
    );
clk_freq_run_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_freq_run_i_1_n_0,
      Q => clk_freq_run_reg_n_0,
      R => '0'
    );
\clk_rx_flt_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_15,
      Q => clk_rx_flt_a(18),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_14,
      Q => clk_rx_flt_a(19),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_13,
      Q => clk_rx_flt_a(20),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_12,
      Q => clk_rx_flt_a(21),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_11,
      Q => clk_rx_flt_a(22),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_10,
      Q => clk_rx_flt_a(23),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_9,
      Q => clk_rx_flt_a(24),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_8,
      Q => clk_rx_flt_a(25),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_7,
      Q => clk_rx_flt_a(26),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_6,
      Q => clk_rx_flt_a(27),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_5,
      Q => clk_rx_flt_a(28),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_4,
      Q => clk_rx_flt_a(29),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_3,
      Q => clk_rx_flt_a(30),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_2,
      Q => clk_rx_flt_a(31),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_1,
      Q => clk_rx_flt_a(32),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => RXCLK_FREQ_CAP_INST_n_0,
      Q => clk_rx_flt_a(33),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(7),
      I1 => \clk_rx_flt_q_reg[0]__0\(6),
      O => \clk_rx_flt_b[23]_i_2_n_0\
    );
\clk_rx_flt_b[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(6),
      I1 => \clk_rx_flt_q_reg[0]__0\(5),
      O => \clk_rx_flt_b[23]_i_3_n_0\
    );
\clk_rx_flt_b[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(5),
      I1 => \clk_rx_flt_q_reg[0]__0\(4),
      O => \clk_rx_flt_b[23]_i_4_n_0\
    );
\clk_rx_flt_b[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(4),
      I1 => \clk_rx_flt_q_reg[0]__0\(3),
      O => \clk_rx_flt_b[23]_i_5_n_0\
    );
\clk_rx_flt_b[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(3),
      I1 => \clk_rx_flt_q_reg[0]__0\(2),
      O => \clk_rx_flt_b[23]_i_6_n_0\
    );
\clk_rx_flt_b[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(2),
      I1 => \clk_rx_flt_q_reg[0]__0\(1),
      O => \clk_rx_flt_b[23]_i_7_n_0\
    );
\clk_rx_flt_b[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(1),
      I1 => \clk_rx_flt_q_reg[0]__0\(0),
      O => \clk_rx_flt_b[23]_i_8_n_0\
    );
\clk_rx_flt_b[23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(0),
      O => \clk_rx_flt_b[23]_i_9_n_0\
    );
\clk_rx_flt_b[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(15),
      I1 => \clk_rx_flt_q_reg[0]__0\(14),
      O => \clk_rx_flt_b[31]_i_2_n_0\
    );
\clk_rx_flt_b[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(14),
      I1 => \clk_rx_flt_q_reg[0]__0\(13),
      O => \clk_rx_flt_b[31]_i_3_n_0\
    );
\clk_rx_flt_b[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(13),
      I1 => \clk_rx_flt_q_reg[0]__0\(12),
      O => \clk_rx_flt_b[31]_i_4_n_0\
    );
\clk_rx_flt_b[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(12),
      I1 => \clk_rx_flt_q_reg[0]__0\(11),
      O => \clk_rx_flt_b[31]_i_5_n_0\
    );
\clk_rx_flt_b[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(11),
      I1 => \clk_rx_flt_q_reg[0]__0\(10),
      O => \clk_rx_flt_b[31]_i_6_n_0\
    );
\clk_rx_flt_b[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(10),
      I1 => \clk_rx_flt_q_reg[0]__0\(9),
      O => \clk_rx_flt_b[31]_i_7_n_0\
    );
\clk_rx_flt_b[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(9),
      I1 => \clk_rx_flt_q_reg[0]__0\(8),
      O => \clk_rx_flt_b[31]_i_8_n_0\
    );
\clk_rx_flt_b[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(8),
      I1 => \clk_rx_flt_q_reg[0]__0\(7),
      O => \clk_rx_flt_b[31]_i_9_n_0\
    );
\clk_rx_flt_b[35]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => clk_sm_cur(0),
      I1 => clk_sm_cur(1),
      I2 => clk_sm_cur(2),
      I3 => clk_cnt_end,
      O => \clk_rx_flt_b[35]_i_2_n_0\
    );
\clk_rx_flt_b[35]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(17),
      O => \clk_rx_flt_b[35]_i_4_n_0\
    );
\clk_rx_flt_b[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(17),
      I1 => \clk_rx_flt_q_reg[0]__0\(16),
      O => \clk_rx_flt_b[35]_i_5_n_0\
    );
\clk_rx_flt_b[35]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(16),
      I1 => \clk_rx_flt_q_reg[0]__0\(15),
      O => \clk_rx_flt_b[35]_i_6_n_0\
    );
\clk_rx_flt_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(18),
      Q => \p_0_in__0\(0),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(19),
      Q => \p_0_in__0\(1),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(20),
      Q => \p_0_in__0\(2),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(21),
      Q => \p_0_in__0\(3),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(22),
      Q => \p_0_in__0\(4),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(23),
      Q => \p_0_in__0\(5),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \clk_rx_flt_b_reg[23]_i_1_n_0\,
      CO(6) => \clk_rx_flt_b_reg[23]_i_1_n_1\,
      CO(5) => \clk_rx_flt_b_reg[23]_i_1_n_2\,
      CO(4) => \clk_rx_flt_b_reg[23]_i_1_n_3\,
      CO(3) => \NLW_clk_rx_flt_b_reg[23]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clk_rx_flt_b_reg[23]_i_1_n_5\,
      CO(1) => \clk_rx_flt_b_reg[23]_i_1_n_6\,
      CO(0) => \clk_rx_flt_b_reg[23]_i_1_n_7\,
      DI(7 downto 1) => \clk_rx_flt_q_reg[0]__0\(7 downto 1),
      DI(0) => '0',
      O(7 downto 2) => clk_rx_flt_b00_out(23 downto 18),
      O(1 downto 0) => \NLW_clk_rx_flt_b_reg[23]_i_1_O_UNCONNECTED\(1 downto 0),
      S(7) => \clk_rx_flt_b[23]_i_2_n_0\,
      S(6) => \clk_rx_flt_b[23]_i_3_n_0\,
      S(5) => \clk_rx_flt_b[23]_i_4_n_0\,
      S(4) => \clk_rx_flt_b[23]_i_5_n_0\,
      S(3) => \clk_rx_flt_b[23]_i_6_n_0\,
      S(2) => \clk_rx_flt_b[23]_i_7_n_0\,
      S(1) => \clk_rx_flt_b[23]_i_8_n_0\,
      S(0) => \clk_rx_flt_b[23]_i_9_n_0\
    );
\clk_rx_flt_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(24),
      Q => \p_0_in__0\(6),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(25),
      Q => \p_0_in__0\(7),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(26),
      Q => \p_0_in__0\(8),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(27),
      Q => \p_0_in__0\(9),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(28),
      Q => \p_0_in__0\(10),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(29),
      Q => \p_0_in__0\(11),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(30),
      Q => \p_0_in__0\(12),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(31),
      Q => \p_0_in__0\(13),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_rx_flt_b_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \clk_rx_flt_b_reg[31]_i_1_n_0\,
      CO(6) => \clk_rx_flt_b_reg[31]_i_1_n_1\,
      CO(5) => \clk_rx_flt_b_reg[31]_i_1_n_2\,
      CO(4) => \clk_rx_flt_b_reg[31]_i_1_n_3\,
      CO(3) => \NLW_clk_rx_flt_b_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clk_rx_flt_b_reg[31]_i_1_n_5\,
      CO(1) => \clk_rx_flt_b_reg[31]_i_1_n_6\,
      CO(0) => \clk_rx_flt_b_reg[31]_i_1_n_7\,
      DI(7 downto 0) => \clk_rx_flt_q_reg[0]__0\(15 downto 8),
      O(7 downto 0) => clk_rx_flt_b00_out(31 downto 24),
      S(7) => \clk_rx_flt_b[31]_i_2_n_0\,
      S(6) => \clk_rx_flt_b[31]_i_3_n_0\,
      S(5) => \clk_rx_flt_b[31]_i_4_n_0\,
      S(4) => \clk_rx_flt_b[31]_i_5_n_0\,
      S(3) => \clk_rx_flt_b[31]_i_6_n_0\,
      S(2) => \clk_rx_flt_b[31]_i_7_n_0\,
      S(1) => \clk_rx_flt_b[31]_i_8_n_0\,
      S(0) => \clk_rx_flt_b[31]_i_9_n_0\
    );
\clk_rx_flt_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(32),
      Q => \p_0_in__0\(14),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(33),
      Q => \p_0_in__0\(15),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(34),
      Q => \p_0_in__0\(16),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => clk_rx_flt_b00_out(35),
      Q => \p_0_in__0\(17),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_b_reg[35]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_rx_flt_b_reg[31]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED\(7 downto 4),
      CO(3) => clk_rx_flt_b00_out(35),
      CO(2) => \NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \clk_rx_flt_b_reg[35]_i_3_n_6\,
      CO(0) => \clk_rx_flt_b_reg[35]_i_3_n_7\,
      DI(7 downto 4) => \NLW_clk_rx_flt_b_reg[35]_i_3_DI_UNCONNECTED\(7 downto 4),
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \clk_rx_flt_q_reg[0]__0\(17 downto 16),
      O(7 downto 3) => \NLW_clk_rx_flt_b_reg[35]_i_3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => clk_rx_flt_b00_out(34 downto 32),
      S(7 downto 4) => \NLW_clk_rx_flt_b_reg[35]_i_3_S_UNCONNECTED\(7 downto 4),
      S(3) => '1',
      S(2) => \clk_rx_flt_b[35]_i_4_n_0\,
      S(1) => \clk_rx_flt_b[35]_i_5_n_0\,
      S(0) => \clk_rx_flt_b[35]_i_6_n_0\
    );
\clk_rx_flt_delta[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[295]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(15),
      O => \clk_rx_flt_delta[15]_i_10_n_0\
    );
\clk_rx_flt_delta[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[294]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(14),
      O => \clk_rx_flt_delta[15]_i_11_n_0\
    );
\clk_rx_flt_delta[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[293]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(13),
      O => \clk_rx_flt_delta[15]_i_12_n_0\
    );
\clk_rx_flt_delta[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[292]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(12),
      O => \clk_rx_flt_delta[15]_i_13_n_0\
    );
\clk_rx_flt_delta[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[291]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(11),
      O => \clk_rx_flt_delta[15]_i_14_n_0\
    );
\clk_rx_flt_delta[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[290]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(10),
      O => \clk_rx_flt_delta[15]_i_15_n_0\
    );
\clk_rx_flt_delta[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[289]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(9),
      O => \clk_rx_flt_delta[15]_i_16_n_0\
    );
\clk_rx_flt_delta[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[288]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(8),
      O => \clk_rx_flt_delta[15]_i_17_n_0\
    );
\clk_rx_flt_delta[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[295]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(15),
      O => p_1_in(15)
    );
\clk_rx_flt_delta[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[294]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(14),
      O => p_1_in(14)
    );
\clk_rx_flt_delta[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[293]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(13),
      O => p_1_in(13)
    );
\clk_rx_flt_delta[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[292]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(12),
      O => p_1_in(12)
    );
\clk_rx_flt_delta[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[291]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(11),
      O => p_1_in(11)
    );
\clk_rx_flt_delta[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[290]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(10),
      O => p_1_in(10)
    );
\clk_rx_flt_delta[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[289]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(9),
      O => p_1_in(9)
    );
\clk_rx_flt_delta[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[288]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(8),
      O => p_1_in(8)
    );
\clk_rx_flt_delta[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(1),
      I1 => \clk_rx_flt_q_reg[0]__0\(0),
      I2 => \clk_rx_flt_q_reg[0]__0\(3),
      I3 => \clk_rx_flt_q_reg[0]__0\(2),
      I4 => \clk_rx_flt_delta[17]_i_3_n_0\,
      I5 => \clk_rx_flt_delta[17]_i_4_n_0\,
      O => clk_rx_flt_delta
    );
\clk_rx_flt_delta[17]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(16),
      I1 => \^cfg_phy_mem_map_status_reg[296]\,
      I2 => \^cfg_phy_mem_map_status_reg[297]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(17),
      O => \clk_rx_flt_delta[17]_i_11_n_0\
    );
\clk_rx_flt_delta[17]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[297]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(17),
      I2 => \^cfg_phy_mem_map_status_reg[296]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(16),
      O => \clk_rx_flt_delta[17]_i_12_n_0\
    );
\clk_rx_flt_delta[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(14),
      I1 => \^cfg_phy_mem_map_status_reg[294]\,
      I2 => \^cfg_phy_mem_map_status_reg[295]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(15),
      O => \clk_rx_flt_delta[17]_i_13_n_0\
    );
\clk_rx_flt_delta[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(12),
      I1 => \^cfg_phy_mem_map_status_reg[292]\,
      I2 => \^cfg_phy_mem_map_status_reg[293]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(13),
      O => \clk_rx_flt_delta[17]_i_14_n_0\
    );
\clk_rx_flt_delta[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(10),
      I1 => \^cfg_phy_mem_map_status_reg[290]\,
      I2 => \^cfg_phy_mem_map_status_reg[291]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(11),
      O => \clk_rx_flt_delta[17]_i_15_n_0\
    );
\clk_rx_flt_delta[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(8),
      I1 => \^cfg_phy_mem_map_status_reg[288]\,
      I2 => \^cfg_phy_mem_map_status_reg[289]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(9),
      O => \clk_rx_flt_delta[17]_i_16_n_0\
    );
\clk_rx_flt_delta[17]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(6),
      I1 => \^cfg_phy_mem_map_status_reg[286]\,
      I2 => \^cfg_phy_mem_map_status_reg[287]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(7),
      O => \clk_rx_flt_delta[17]_i_17_n_0\
    );
\clk_rx_flt_delta[17]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(4),
      I1 => \^cfg_phy_mem_map_status_reg[284]\,
      I2 => \^cfg_phy_mem_map_status_reg[285]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(5),
      O => \clk_rx_flt_delta[17]_i_18_n_0\
    );
\clk_rx_flt_delta[17]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(2),
      I1 => \^cfg_phy_mem_map_status_reg[282]\,
      I2 => \^cfg_phy_mem_map_status_reg[283]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(3),
      O => \clk_rx_flt_delta[17]_i_19_n_0\
    );
\clk_rx_flt_delta[17]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(0),
      I1 => \^cfg_phy_mem_map_status_reg[280]\,
      I2 => \^cfg_phy_mem_map_status_reg[281]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(1),
      O => \clk_rx_flt_delta[17]_i_20_n_0\
    );
\clk_rx_flt_delta[17]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[295]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(15),
      I2 => \^cfg_phy_mem_map_status_reg[294]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(14),
      O => \clk_rx_flt_delta[17]_i_21_n_0\
    );
\clk_rx_flt_delta[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[293]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(13),
      I2 => \^cfg_phy_mem_map_status_reg[292]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(12),
      O => \clk_rx_flt_delta[17]_i_22_n_0\
    );
\clk_rx_flt_delta[17]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[291]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(11),
      I2 => \^cfg_phy_mem_map_status_reg[290]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(10),
      O => \clk_rx_flt_delta[17]_i_23_n_0\
    );
\clk_rx_flt_delta[17]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[289]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(9),
      I2 => \^cfg_phy_mem_map_status_reg[288]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(8),
      O => \clk_rx_flt_delta[17]_i_24_n_0\
    );
\clk_rx_flt_delta[17]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[287]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(7),
      I2 => \^cfg_phy_mem_map_status_reg[286]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(6),
      O => \clk_rx_flt_delta[17]_i_25_n_0\
    );
\clk_rx_flt_delta[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[285]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(5),
      I2 => \^cfg_phy_mem_map_status_reg[284]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(4),
      O => \clk_rx_flt_delta[17]_i_26_n_0\
    );
\clk_rx_flt_delta[17]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[283]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(3),
      I2 => \^cfg_phy_mem_map_status_reg[282]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(2),
      O => \clk_rx_flt_delta[17]_i_27_n_0\
    );
\clk_rx_flt_delta[17]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[281]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(1),
      I2 => \^cfg_phy_mem_map_status_reg[280]\,
      I3 => \clk_rx_flt_q_reg[0]__0\(0),
      O => \clk_rx_flt_delta[17]_i_28_n_0\
    );
\clk_rx_flt_delta[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(4),
      I1 => \clk_rx_flt_q_reg[0]__0\(5),
      I2 => \clk_rx_flt_q_reg[0]__0\(6),
      I3 => \clk_rx_flt_q_reg[0]__0\(7),
      I4 => \clk_rx_flt_delta[17]_i_8_n_0\,
      O => \clk_rx_flt_delta[17]_i_3_n_0\
    );
\clk_rx_flt_delta[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(12),
      I1 => \clk_rx_flt_q_reg[0]__0\(13),
      I2 => \clk_rx_flt_q_reg[0]__0\(14),
      I3 => \clk_rx_flt_q_reg[0]__0\(15),
      I4 => \clk_rx_flt_q_reg[0]__0\(17),
      I5 => \clk_rx_flt_q_reg[0]__0\(16),
      O => \clk_rx_flt_delta[17]_i_4_n_0\
    );
\clk_rx_flt_delta[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[296]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(16),
      O => p_1_in(16)
    );
\clk_rx_flt_delta[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[297]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(17),
      O => \clk_rx_flt_delta[17]_i_6_n_0\
    );
\clk_rx_flt_delta[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[296]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(16),
      O => \clk_rx_flt_delta[17]_i_7_n_0\
    );
\clk_rx_flt_delta[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \clk_rx_flt_q_reg[0]__0\(11),
      I1 => \clk_rx_flt_q_reg[0]__0\(10),
      I2 => \clk_rx_flt_q_reg[0]__0\(9),
      I3 => \clk_rx_flt_q_reg[0]__0\(8),
      O => \clk_rx_flt_delta[17]_i_8_n_0\
    );
\clk_rx_flt_delta[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[287]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(7),
      O => \clk_rx_flt_delta[7]_i_10_n_0\
    );
\clk_rx_flt_delta[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[286]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(6),
      O => \clk_rx_flt_delta[7]_i_11_n_0\
    );
\clk_rx_flt_delta[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[285]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(5),
      O => \clk_rx_flt_delta[7]_i_12_n_0\
    );
\clk_rx_flt_delta[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[284]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(4),
      O => \clk_rx_flt_delta[7]_i_13_n_0\
    );
\clk_rx_flt_delta[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[283]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(3),
      O => \clk_rx_flt_delta[7]_i_14_n_0\
    );
\clk_rx_flt_delta[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[282]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(2),
      O => \clk_rx_flt_delta[7]_i_15_n_0\
    );
\clk_rx_flt_delta[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[281]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(1),
      O => \clk_rx_flt_delta[7]_i_16_n_0\
    );
\clk_rx_flt_delta[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[280]\,
      I1 => \clk_rx_flt_q_reg[0]__0\(0),
      O => \clk_rx_flt_delta[7]_i_17_n_0\
    );
\clk_rx_flt_delta[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[287]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(7),
      O => p_1_in(7)
    );
\clk_rx_flt_delta[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[286]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(6),
      O => p_1_in(6)
    );
\clk_rx_flt_delta[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[285]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(5),
      O => p_1_in(5)
    );
\clk_rx_flt_delta[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[284]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(4),
      O => p_1_in(4)
    );
\clk_rx_flt_delta[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[283]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(3),
      O => p_1_in(3)
    );
\clk_rx_flt_delta[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[282]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(2),
      O => p_1_in(2)
    );
\clk_rx_flt_delta[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[281]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(1),
      O => p_1_in(1)
    );
\clk_rx_flt_delta[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^cfg_phy_mem_map_status_reg[280]\,
      I1 => clk_rx_flt_delta1,
      I2 => \clk_rx_flt_q_reg[0]__0\(0),
      O => p_1_in(0)
    );
\clk_rx_flt_delta_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(10),
      Q => \clk_rx_flt_delta_reg_n_0_[10]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(11),
      Q => \clk_rx_flt_delta_reg_n_0_[11]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(12),
      Q => \clk_rx_flt_delta_reg_n_0_[12]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(13),
      Q => \clk_rx_flt_delta_reg_n_0_[13]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(14),
      Q => \clk_rx_flt_delta_reg_n_0_[14]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(15),
      Q => \clk_rx_flt_delta_reg_n_0_[15]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_rx_flt_delta_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \clk_rx_flt_delta_reg[15]_i_1_n_0\,
      CO(6) => \clk_rx_flt_delta_reg[15]_i_1_n_1\,
      CO(5) => \clk_rx_flt_delta_reg[15]_i_1_n_2\,
      CO(4) => \clk_rx_flt_delta_reg[15]_i_1_n_3\,
      CO(3) => \NLW_clk_rx_flt_delta_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clk_rx_flt_delta_reg[15]_i_1_n_5\,
      CO(1) => \clk_rx_flt_delta_reg[15]_i_1_n_6\,
      CO(0) => \clk_rx_flt_delta_reg[15]_i_1_n_7\,
      DI(7 downto 0) => p_1_in(15 downto 8),
      O(7 downto 0) => clk_rx_flt_delta0_in(15 downto 8),
      S(7) => \clk_rx_flt_delta[15]_i_10_n_0\,
      S(6) => \clk_rx_flt_delta[15]_i_11_n_0\,
      S(5) => \clk_rx_flt_delta[15]_i_12_n_0\,
      S(4) => \clk_rx_flt_delta[15]_i_13_n_0\,
      S(3) => \clk_rx_flt_delta[15]_i_14_n_0\,
      S(2) => \clk_rx_flt_delta[15]_i_15_n_0\,
      S(1) => \clk_rx_flt_delta[15]_i_16_n_0\,
      S(0) => \clk_rx_flt_delta[15]_i_17_n_0\
    );
\clk_rx_flt_delta_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(16),
      Q => \clk_rx_flt_delta_reg_n_0_[16]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(17),
      Q => \clk_rx_flt_delta_reg_n_0_[17]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[17]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \clk_rx_flt_delta_reg[17]_i_10_n_0\,
      CO(6) => \clk_rx_flt_delta_reg[17]_i_10_n_1\,
      CO(5) => \clk_rx_flt_delta_reg[17]_i_10_n_2\,
      CO(4) => \clk_rx_flt_delta_reg[17]_i_10_n_3\,
      CO(3) => \NLW_clk_rx_flt_delta_reg[17]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \clk_rx_flt_delta_reg[17]_i_10_n_5\,
      CO(1) => \clk_rx_flt_delta_reg[17]_i_10_n_6\,
      CO(0) => \clk_rx_flt_delta_reg[17]_i_10_n_7\,
      DI(7) => \clk_rx_flt_delta[17]_i_13_n_0\,
      DI(6) => \clk_rx_flt_delta[17]_i_14_n_0\,
      DI(5) => \clk_rx_flt_delta[17]_i_15_n_0\,
      DI(4) => \clk_rx_flt_delta[17]_i_16_n_0\,
      DI(3) => \clk_rx_flt_delta[17]_i_17_n_0\,
      DI(2) => \clk_rx_flt_delta[17]_i_18_n_0\,
      DI(1) => \clk_rx_flt_delta[17]_i_19_n_0\,
      DI(0) => \clk_rx_flt_delta[17]_i_20_n_0\,
      O(7 downto 0) => \NLW_clk_rx_flt_delta_reg[17]_i_10_O_UNCONNECTED\(7 downto 0),
      S(7) => \clk_rx_flt_delta[17]_i_21_n_0\,
      S(6) => \clk_rx_flt_delta[17]_i_22_n_0\,
      S(5) => \clk_rx_flt_delta[17]_i_23_n_0\,
      S(4) => \clk_rx_flt_delta[17]_i_24_n_0\,
      S(3) => \clk_rx_flt_delta[17]_i_25_n_0\,
      S(2) => \clk_rx_flt_delta[17]_i_26_n_0\,
      S(1) => \clk_rx_flt_delta[17]_i_27_n_0\,
      S(0) => \clk_rx_flt_delta[17]_i_28_n_0\
    );
\clk_rx_flt_delta_reg[17]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_rx_flt_delta_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_clk_rx_flt_delta_reg[17]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \clk_rx_flt_delta_reg[17]_i_2_n_7\,
      DI(7 downto 2) => \NLW_clk_rx_flt_delta_reg[17]_i_2_DI_UNCONNECTED\(7 downto 2),
      DI(1) => '0',
      DI(0) => p_1_in(16),
      O(7 downto 2) => \NLW_clk_rx_flt_delta_reg[17]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => clk_rx_flt_delta0_in(17 downto 16),
      S(7 downto 2) => \NLW_clk_rx_flt_delta_reg[17]_i_2_S_UNCONNECTED\(7 downto 2),
      S(1) => \clk_rx_flt_delta[17]_i_6_n_0\,
      S(0) => \clk_rx_flt_delta[17]_i_7_n_0\
    );
\clk_rx_flt_delta_reg[17]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_rx_flt_delta_reg[17]_i_10_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_clk_rx_flt_delta_reg[17]_i_9_CO_UNCONNECTED\(7 downto 1),
      CO(0) => clk_rx_flt_delta1,
      DI(7 downto 1) => \NLW_clk_rx_flt_delta_reg[17]_i_9_DI_UNCONNECTED\(7 downto 1),
      DI(0) => \clk_rx_flt_delta[17]_i_11_n_0\,
      O(7 downto 0) => \NLW_clk_rx_flt_delta_reg[17]_i_9_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => \NLW_clk_rx_flt_delta_reg[17]_i_9_S_UNCONNECTED\(7 downto 1),
      S(0) => \clk_rx_flt_delta[17]_i_12_n_0\
    );
\clk_rx_flt_delta_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(3),
      Q => \clk_rx_flt_delta_reg_n_0_[3]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(4),
      Q => \clk_rx_flt_delta_reg_n_0_[4]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(5),
      Q => \clk_rx_flt_delta_reg_n_0_[5]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(6),
      Q => \clk_rx_flt_delta_reg_n_0_[6]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(7),
      Q => \clk_rx_flt_delta_reg_n_0_[7]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \clk_rx_flt_delta_reg[7]_i_1_n_0\,
      CO(6) => \clk_rx_flt_delta_reg[7]_i_1_n_1\,
      CO(5) => \clk_rx_flt_delta_reg[7]_i_1_n_2\,
      CO(4) => \clk_rx_flt_delta_reg[7]_i_1_n_3\,
      CO(3) => \NLW_clk_rx_flt_delta_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clk_rx_flt_delta_reg[7]_i_1_n_5\,
      CO(1) => \clk_rx_flt_delta_reg[7]_i_1_n_6\,
      CO(0) => \clk_rx_flt_delta_reg[7]_i_1_n_7\,
      DI(7 downto 0) => p_1_in(7 downto 0),
      O(7 downto 3) => clk_rx_flt_delta0_in(7 downto 3),
      O(2 downto 0) => \NLW_clk_rx_flt_delta_reg[7]_i_1_O_UNCONNECTED\(2 downto 0),
      S(7) => \clk_rx_flt_delta[7]_i_10_n_0\,
      S(6) => \clk_rx_flt_delta[7]_i_11_n_0\,
      S(5) => \clk_rx_flt_delta[7]_i_12_n_0\,
      S(4) => \clk_rx_flt_delta[7]_i_13_n_0\,
      S(3) => \clk_rx_flt_delta[7]_i_14_n_0\,
      S(2) => \clk_rx_flt_delta[7]_i_15_n_0\,
      S(1) => \clk_rx_flt_delta[7]_i_16_n_0\,
      S(0) => \clk_rx_flt_delta[7]_i_17_n_0\
    );
\clk_rx_flt_delta_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(8),
      Q => \clk_rx_flt_delta_reg_n_0_[8]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_delta_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_delta0_in(9),
      Q => \clk_rx_flt_delta_reg_n_0_[9]\,
      S => clk_rx_flt_delta
    );
\clk_rx_flt_lock_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^clk_rx_flt_lock_cnt_reg[7]_0\(0),
      O => p_0_in(0)
    );
\clk_rx_flt_lock_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_rx_flt_lock_cnt_reg[7]_0\(0),
      I1 => \^clk_rx_flt_lock_cnt_reg[7]_0\(1),
      O => p_0_in(1)
    );
\clk_rx_flt_lock_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^clk_rx_flt_lock_cnt_reg[7]_0\(0),
      I1 => \^clk_rx_flt_lock_cnt_reg[7]_0\(1),
      I2 => \^clk_rx_flt_lock_cnt_reg[7]_0\(2),
      O => p_0_in(2)
    );
\clk_rx_flt_lock_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^clk_rx_flt_lock_cnt_reg[7]_0\(1),
      I1 => \^clk_rx_flt_lock_cnt_reg[7]_0\(0),
      I2 => \^clk_rx_flt_lock_cnt_reg[7]_0\(2),
      I3 => \^clk_rx_flt_lock_cnt_reg[7]_0\(3),
      O => p_0_in(3)
    );
\clk_rx_flt_lock_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^clk_rx_flt_lock_cnt_reg[7]_0\(2),
      I1 => \^clk_rx_flt_lock_cnt_reg[7]_0\(0),
      I2 => \^clk_rx_flt_lock_cnt_reg[7]_0\(1),
      I3 => \^clk_rx_flt_lock_cnt_reg[7]_0\(3),
      I4 => \^clk_rx_flt_lock_cnt_reg[7]_0\(4),
      O => p_0_in(4)
    );
\clk_rx_flt_lock_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^clk_rx_flt_lock_cnt_reg[7]_0\(3),
      I1 => \^clk_rx_flt_lock_cnt_reg[7]_0\(1),
      I2 => \^clk_rx_flt_lock_cnt_reg[7]_0\(0),
      I3 => \^clk_rx_flt_lock_cnt_reg[7]_0\(2),
      I4 => \^clk_rx_flt_lock_cnt_reg[7]_0\(4),
      I5 => \^clk_rx_flt_lock_cnt_reg[7]_0\(5),
      O => p_0_in(5)
    );
\clk_rx_flt_lock_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_rx_flt_lock_cnt[7]_i_5_n_0\,
      I1 => \^clk_rx_flt_lock_cnt_reg[7]_0\(6),
      O => p_0_in(6)
    );
\clk_rx_flt_lock_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \cfg_phy_mem_map_control_b0_reg[603]\,
      I1 => \clk_rx_flt_lock_cnt[7]_i_4_n_0\,
      I2 => clk_sm_cur(0),
      I3 => clk_sm_cur(1),
      I4 => clk_sm_cur(2),
      I5 => clk_cnt_end,
      O => \clk_rx_flt_lock_cnt[7]_i_1_n_0\
    );
\clk_rx_flt_lock_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => clk_cnt_end,
      I1 => clk_sm_cur(2),
      I2 => clk_sm_cur(1),
      I3 => clk_sm_cur(0),
      I4 => clk_rx_flt_lock_cnt_end,
      O => clk_rx_flt_lock_cnt
    );
\clk_rx_flt_lock_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clk_rx_flt_lock_cnt[7]_i_5_n_0\,
      I1 => \^clk_rx_flt_lock_cnt_reg[7]_0\(6),
      I2 => \^clk_rx_flt_lock_cnt_reg[7]_0\(7),
      O => p_0_in(7)
    );
\clk_rx_flt_lock_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \clk_rx_flt_lock_cnt[7]_i_6_n_0\,
      I1 => \clk_rx_flt_lock_cnt[7]_i_7_n_0\,
      I2 => \clk_rx_flt_delta_reg_n_0_[15]\,
      I3 => \clk_rx_flt_delta_reg_n_0_[17]\,
      I4 => \clk_rx_flt_delta_reg_n_0_[4]\,
      I5 => \clk_rx_flt_lock_cnt[7]_i_8_n_0\,
      O => \clk_rx_flt_lock_cnt[7]_i_4_n_0\
    );
\clk_rx_flt_lock_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^clk_rx_flt_lock_cnt_reg[7]_0\(5),
      I1 => \^clk_rx_flt_lock_cnt_reg[7]_0\(3),
      I2 => \^clk_rx_flt_lock_cnt_reg[7]_0\(1),
      I3 => \^clk_rx_flt_lock_cnt_reg[7]_0\(0),
      I4 => \^clk_rx_flt_lock_cnt_reg[7]_0\(2),
      I5 => \^clk_rx_flt_lock_cnt_reg[7]_0\(4),
      O => \clk_rx_flt_lock_cnt[7]_i_5_n_0\
    );
\clk_rx_flt_lock_cnt[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_rx_flt_delta_reg_n_0_[10]\,
      I1 => \clk_rx_flt_delta_reg_n_0_[7]\,
      I2 => \clk_rx_flt_delta_reg_n_0_[12]\,
      I3 => \clk_rx_flt_delta_reg_n_0_[9]\,
      O => \clk_rx_flt_lock_cnt[7]_i_6_n_0\
    );
\clk_rx_flt_lock_cnt[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_rx_flt_delta_reg_n_0_[6]\,
      I1 => \clk_rx_flt_delta_reg_n_0_[3]\,
      I2 => \clk_rx_flt_delta_reg_n_0_[8]\,
      I3 => \clk_rx_flt_delta_reg_n_0_[5]\,
      O => \clk_rx_flt_lock_cnt[7]_i_7_n_0\
    );
\clk_rx_flt_lock_cnt[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_rx_flt_delta_reg_n_0_[14]\,
      I1 => \clk_rx_flt_delta_reg_n_0_[11]\,
      I2 => \clk_rx_flt_delta_reg_n_0_[16]\,
      I3 => \clk_rx_flt_delta_reg_n_0_[13]\,
      O => \clk_rx_flt_lock_cnt[7]_i_8_n_0\
    );
\clk_rx_flt_lock_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => clk_rx_flt_lock_cnt,
      D => p_0_in(0),
      Q => \^clk_rx_flt_lock_cnt_reg[7]_0\(0),
      R => \clk_rx_flt_lock_cnt[7]_i_1_n_0\
    );
\clk_rx_flt_lock_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => clk_rx_flt_lock_cnt,
      D => p_0_in(1),
      Q => \^clk_rx_flt_lock_cnt_reg[7]_0\(1),
      R => \clk_rx_flt_lock_cnt[7]_i_1_n_0\
    );
\clk_rx_flt_lock_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => clk_rx_flt_lock_cnt,
      D => p_0_in(2),
      Q => \^clk_rx_flt_lock_cnt_reg[7]_0\(2),
      R => \clk_rx_flt_lock_cnt[7]_i_1_n_0\
    );
\clk_rx_flt_lock_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => clk_rx_flt_lock_cnt,
      D => p_0_in(3),
      Q => \^clk_rx_flt_lock_cnt_reg[7]_0\(3),
      R => \clk_rx_flt_lock_cnt[7]_i_1_n_0\
    );
\clk_rx_flt_lock_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => clk_rx_flt_lock_cnt,
      D => p_0_in(4),
      Q => \^clk_rx_flt_lock_cnt_reg[7]_0\(4),
      R => \clk_rx_flt_lock_cnt[7]_i_1_n_0\
    );
\clk_rx_flt_lock_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => clk_rx_flt_lock_cnt,
      D => p_0_in(5),
      Q => \^clk_rx_flt_lock_cnt_reg[7]_0\(5),
      R => \clk_rx_flt_lock_cnt[7]_i_1_n_0\
    );
\clk_rx_flt_lock_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => clk_rx_flt_lock_cnt,
      D => p_0_in(6),
      Q => \^clk_rx_flt_lock_cnt_reg[7]_0\(6),
      R => \clk_rx_flt_lock_cnt[7]_i_1_n_0\
    );
\clk_rx_flt_lock_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => clk_rx_flt_lock_cnt,
      D => p_0_in(7),
      Q => \^clk_rx_flt_lock_cnt_reg[7]_0\(7),
      R => \clk_rx_flt_lock_cnt[7]_i_1_n_0\
    );
\clk_rx_flt_q[0][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(33),
      I1 => \p_0_in__0\(15),
      O => \clk_rx_flt_q[0][15]_i_2_n_0\
    );
\clk_rx_flt_q[0][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(32),
      I1 => \p_0_in__0\(14),
      O => \clk_rx_flt_q[0][15]_i_3_n_0\
    );
\clk_rx_flt_q[0][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(31),
      I1 => \p_0_in__0\(13),
      O => \clk_rx_flt_q[0][15]_i_4_n_0\
    );
\clk_rx_flt_q[0][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(30),
      I1 => \p_0_in__0\(12),
      O => \clk_rx_flt_q[0][15]_i_5_n_0\
    );
\clk_rx_flt_q[0][15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(29),
      I1 => \p_0_in__0\(11),
      O => \clk_rx_flt_q[0][15]_i_6_n_0\
    );
\clk_rx_flt_q[0][15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(28),
      I1 => \p_0_in__0\(10),
      O => \clk_rx_flt_q[0][15]_i_7_n_0\
    );
\clk_rx_flt_q[0][15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(27),
      I1 => \p_0_in__0\(9),
      O => \clk_rx_flt_q[0][15]_i_8_n_0\
    );
\clk_rx_flt_q[0][15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(26),
      I1 => \p_0_in__0\(8),
      O => \clk_rx_flt_q[0][15]_i_9_n_0\
    );
\clk_rx_flt_q[0][17]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__0\(17),
      O => \clk_rx_flt_q[0][17]_i_2_n_0\
    );
\clk_rx_flt_q[0][17]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__0\(16),
      O => \clk_rx_flt_q[0][17]_i_3_n_0\
    );
\clk_rx_flt_q[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(25),
      I1 => \p_0_in__0\(7),
      O => \clk_rx_flt_q[0][7]_i_2_n_0\
    );
\clk_rx_flt_q[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(24),
      I1 => \p_0_in__0\(6),
      O => \clk_rx_flt_q[0][7]_i_3_n_0\
    );
\clk_rx_flt_q[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(23),
      I1 => \p_0_in__0\(5),
      O => \clk_rx_flt_q[0][7]_i_4_n_0\
    );
\clk_rx_flt_q[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(22),
      I1 => \p_0_in__0\(4),
      O => \clk_rx_flt_q[0][7]_i_5_n_0\
    );
\clk_rx_flt_q[0][7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(21),
      I1 => \p_0_in__0\(3),
      O => \clk_rx_flt_q[0][7]_i_6_n_0\
    );
\clk_rx_flt_q[0][7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(20),
      I1 => \p_0_in__0\(2),
      O => \clk_rx_flt_q[0][7]_i_7_n_0\
    );
\clk_rx_flt_q[0][7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(19),
      I1 => \p_0_in__0\(1),
      O => \clk_rx_flt_q[0][7]_i_8_n_0\
    );
\clk_rx_flt_q[0][7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_rx_flt_a(18),
      I1 => \p_0_in__0\(0),
      O => \clk_rx_flt_q[0][7]_i_9_n_0\
    );
\clk_rx_flt_q_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(0),
      Q => \clk_rx_flt_q_reg[0]__0\(0),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(10),
      Q => \clk_rx_flt_q_reg[0]__0\(10),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(11),
      Q => \clk_rx_flt_q_reg[0]__0\(11),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(12),
      Q => \clk_rx_flt_q_reg[0]__0\(12),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(13),
      Q => \clk_rx_flt_q_reg[0]__0\(13),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(14),
      Q => \clk_rx_flt_q_reg[0]__0\(14),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(15),
      Q => \clk_rx_flt_q_reg[0]__0\(15),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_rx_flt_q_reg[0][7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \clk_rx_flt_q_reg[0][15]_i_1_n_0\,
      CO(6) => \clk_rx_flt_q_reg[0][15]_i_1_n_1\,
      CO(5) => \clk_rx_flt_q_reg[0][15]_i_1_n_2\,
      CO(4) => \clk_rx_flt_q_reg[0][15]_i_1_n_3\,
      CO(3) => \NLW_clk_rx_flt_q_reg[0][15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clk_rx_flt_q_reg[0][15]_i_1_n_5\,
      CO(1) => \clk_rx_flt_q_reg[0][15]_i_1_n_6\,
      CO(0) => \clk_rx_flt_q_reg[0][15]_i_1_n_7\,
      DI(7 downto 0) => clk_rx_flt_a(33 downto 26),
      O(7 downto 0) => p_2_in(15 downto 8),
      S(7) => \clk_rx_flt_q[0][15]_i_2_n_0\,
      S(6) => \clk_rx_flt_q[0][15]_i_3_n_0\,
      S(5) => \clk_rx_flt_q[0][15]_i_4_n_0\,
      S(4) => \clk_rx_flt_q[0][15]_i_5_n_0\,
      S(3) => \clk_rx_flt_q[0][15]_i_6_n_0\,
      S(2) => \clk_rx_flt_q[0][15]_i_7_n_0\,
      S(1) => \clk_rx_flt_q[0][15]_i_8_n_0\,
      S(0) => \clk_rx_flt_q[0][15]_i_9_n_0\
    );
\clk_rx_flt_q_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(16),
      Q => \clk_rx_flt_q_reg[0]__0\(16),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(17),
      Q => \clk_rx_flt_q_reg[0]__0\(17),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_rx_flt_q_reg[0][15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_clk_rx_flt_q_reg[0][17]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \clk_rx_flt_q_reg[0][17]_i_1_n_7\,
      DI(7 downto 2) => \NLW_clk_rx_flt_q_reg[0][17]_i_1_DI_UNCONNECTED\(7 downto 2),
      DI(1 downto 0) => B"00",
      O(7 downto 2) => \NLW_clk_rx_flt_q_reg[0][17]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => p_2_in(17 downto 16),
      S(7 downto 2) => \NLW_clk_rx_flt_q_reg[0][17]_i_1_S_UNCONNECTED\(7 downto 2),
      S(1) => \clk_rx_flt_q[0][17]_i_2_n_0\,
      S(0) => \clk_rx_flt_q[0][17]_i_3_n_0\
    );
\clk_rx_flt_q_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(1),
      Q => \clk_rx_flt_q_reg[0]__0\(1),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(2),
      Q => \clk_rx_flt_q_reg[0]__0\(2),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(3),
      Q => \clk_rx_flt_q_reg[0]__0\(3),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(4),
      Q => \clk_rx_flt_q_reg[0]__0\(4),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(5),
      Q => \clk_rx_flt_q_reg[0]__0\(5),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(6),
      Q => \clk_rx_flt_q_reg[0]__0\(6),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(7),
      Q => \clk_rx_flt_q_reg[0]__0\(7),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \clk_rx_flt_q_reg[0][7]_i_1_n_0\,
      CO(6) => \clk_rx_flt_q_reg[0][7]_i_1_n_1\,
      CO(5) => \clk_rx_flt_q_reg[0][7]_i_1_n_2\,
      CO(4) => \clk_rx_flt_q_reg[0][7]_i_1_n_3\,
      CO(3) => \NLW_clk_rx_flt_q_reg[0][7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clk_rx_flt_q_reg[0][7]_i_1_n_5\,
      CO(1) => \clk_rx_flt_q_reg[0][7]_i_1_n_6\,
      CO(0) => \clk_rx_flt_q_reg[0][7]_i_1_n_7\,
      DI(7 downto 0) => clk_rx_flt_a(25 downto 18),
      O(7 downto 0) => p_2_in(7 downto 0),
      S(7) => \clk_rx_flt_q[0][7]_i_2_n_0\,
      S(6) => \clk_rx_flt_q[0][7]_i_3_n_0\,
      S(5) => \clk_rx_flt_q[0][7]_i_4_n_0\,
      S(4) => \clk_rx_flt_q[0][7]_i_5_n_0\,
      S(3) => \clk_rx_flt_q[0][7]_i_6_n_0\,
      S(2) => \clk_rx_flt_q[0][7]_i_7_n_0\,
      S(1) => \clk_rx_flt_q[0][7]_i_8_n_0\,
      S(0) => \clk_rx_flt_q[0][7]_i_9_n_0\
    );
\clk_rx_flt_q_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(8),
      Q => \clk_rx_flt_q_reg[0]__0\(8),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_flt_q_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => p_2_in(9),
      Q => \clk_rx_flt_q_reg[0]__0\(9),
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
clk_rx_freq_evt_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => RX_FREQ_LOCK_EDGE_INST_n_0,
      Q => \^d\(7),
      R => '0'
    );
clk_rx_freq_lock_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^clk_rx_flt_lock_cnt_reg[7]_0\(6),
      I1 => cfg_phy_mem_map_control(8),
      I2 => cfg_phy_mem_map_control(9),
      I3 => \^clk_rx_flt_lock_cnt_reg[7]_0\(7),
      O => clk_rx_freq_lock_i_2_n_0
    );
clk_rx_freq_lock_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^clk_rx_flt_lock_cnt_reg[7]_0\(4),
      I1 => cfg_phy_mem_map_control(6),
      I2 => cfg_phy_mem_map_control(7),
      I3 => \^clk_rx_flt_lock_cnt_reg[7]_0\(5),
      O => clk_rx_freq_lock_i_3_n_0
    );
clk_rx_freq_lock_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^clk_rx_flt_lock_cnt_reg[7]_0\(2),
      I1 => cfg_phy_mem_map_control(4),
      I2 => cfg_phy_mem_map_control(5),
      I3 => \^clk_rx_flt_lock_cnt_reg[7]_0\(3),
      O => clk_rx_freq_lock_i_4_n_0
    );
clk_rx_freq_lock_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^clk_rx_flt_lock_cnt_reg[7]_0\(0),
      I1 => cfg_phy_mem_map_control(2),
      I2 => cfg_phy_mem_map_control(3),
      I3 => \^clk_rx_flt_lock_cnt_reg[7]_0\(1),
      O => clk_rx_freq_lock_i_5_n_0
    );
clk_rx_freq_lock_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_flt_lock_cnt_end,
      Q => \^clk_rx_freq_lock\,
      R => '0'
    );
clk_rx_freq_lock_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_clk_rx_freq_lock_reg_i_1_CO_UNCONNECTED(7 downto 4),
      CO(3) => clk_rx_flt_lock_cnt_end,
      CO(2) => clk_rx_freq_lock_reg_i_1_n_5,
      CO(1) => clk_rx_freq_lock_reg_i_1_n_6,
      CO(0) => clk_rx_freq_lock_reg_i_1_n_7,
      DI(7 downto 4) => NLW_clk_rx_freq_lock_reg_i_1_DI_UNCONNECTED(7 downto 4),
      DI(3) => clk_rx_freq_lock_i_2_n_0,
      DI(2) => clk_rx_freq_lock_i_3_n_0,
      DI(1) => clk_rx_freq_lock_i_4_n_0,
      DI(0) => clk_rx_freq_lock_i_5_n_0,
      O(7 downto 0) => NLW_clk_rx_freq_lock_reg_i_1_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => NLW_clk_rx_freq_lock_reg_i_1_S_UNCONNECTED(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\clk_rx_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(0),
      Q => \^cfg_phy_mem_map_status_reg[280]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(1),
      Q => \^cfg_phy_mem_map_status_reg[281]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(2),
      Q => \^cfg_phy_mem_map_status_reg[282]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(3),
      Q => \^cfg_phy_mem_map_status_reg[283]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(4),
      Q => \^cfg_phy_mem_map_status_reg[284]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(5),
      Q => \^cfg_phy_mem_map_status_reg[285]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(6),
      Q => \^cfg_phy_mem_map_status_reg[286]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(7),
      Q => \^cfg_phy_mem_map_status_reg[287]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(8),
      Q => \^cfg_phy_mem_map_status_reg[288]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(9),
      Q => \^cfg_phy_mem_map_status_reg[289]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(10),
      Q => \^cfg_phy_mem_map_status_reg[290]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(11),
      Q => \^cfg_phy_mem_map_status_reg[291]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(12),
      Q => \^cfg_phy_mem_map_status_reg[292]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(13),
      Q => \^cfg_phy_mem_map_status_reg[293]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(14),
      Q => \^cfg_phy_mem_map_status_reg[294]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(15),
      Q => \^cfg_phy_mem_map_status_reg[295]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(16),
      Q => \^cfg_phy_mem_map_status_reg[296]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
\clk_rx_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_rx_flt_b[35]_i_2_n_0\,
      D => \clk_rx_flt_q_reg[0]__0\(17),
      Q => \^cfg_phy_mem_map_status_reg[297]\,
      R => \cfg_phy_mem_map_control_b0_reg[603]\
    );
clk_rx_freq_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clk_freq_rst_reg_n_0,
      I1 => b0_clkdet_ctrl_rx_freq_rst,
      O => clk_rx_freq_rst0
    );
clk_rx_freq_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_freq_rst0,
      Q => clk_rx_freq_rst,
      R => '0'
    );
clk_rx_freq_run_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_freq_run_reg_n_0,
      I1 => b0_clkdet_ctrl_rx_freq_rst,
      O => clk_rx_freq_run_i_1_n_0
    );
clk_rx_freq_run_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_rx_freq_run_i_1_n_0,
      Q => clk_rx_freq_run,
      R => '0'
    );
\clk_rx_tmr[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[9]\,
      O => \clk_rx_tmr[16]_i_10_n_0\
    );
\clk_rx_tmr[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[16]\,
      O => \clk_rx_tmr[16]_i_3_n_0\
    );
\clk_rx_tmr[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[15]\,
      O => \clk_rx_tmr[16]_i_4_n_0\
    );
\clk_rx_tmr[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[14]\,
      O => \clk_rx_tmr[16]_i_5_n_0\
    );
\clk_rx_tmr[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[13]\,
      O => \clk_rx_tmr[16]_i_6_n_0\
    );
\clk_rx_tmr[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[12]\,
      O => \clk_rx_tmr[16]_i_7_n_0\
    );
\clk_rx_tmr[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[11]\,
      O => \clk_rx_tmr[16]_i_8_n_0\
    );
\clk_rx_tmr[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[10]\,
      O => \clk_rx_tmr[16]_i_9_n_0\
    );
\clk_rx_tmr[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[17]\,
      O => \clk_rx_tmr[24]_i_10_n_0\
    );
\clk_rx_tmr[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[24]\,
      O => \clk_rx_tmr[24]_i_3_n_0\
    );
\clk_rx_tmr[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[23]\,
      O => \clk_rx_tmr[24]_i_4_n_0\
    );
\clk_rx_tmr[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[22]\,
      O => \clk_rx_tmr[24]_i_5_n_0\
    );
\clk_rx_tmr[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[21]\,
      O => \clk_rx_tmr[24]_i_6_n_0\
    );
\clk_rx_tmr[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[20]\,
      O => \clk_rx_tmr[24]_i_7_n_0\
    );
\clk_rx_tmr[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[19]\,
      O => \clk_rx_tmr[24]_i_8_n_0\
    );
\clk_rx_tmr[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[18]\,
      O => \clk_rx_tmr[24]_i_9_n_0\
    );
\clk_rx_tmr[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[26]\,
      O => \clk_rx_tmr[31]_i_10_n_0\
    );
\clk_rx_tmr[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[25]\,
      O => \clk_rx_tmr[31]_i_11_n_0\
    );
\clk_rx_tmr[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[31]\,
      O => \clk_rx_tmr[31]_i_5_n_0\
    );
\clk_rx_tmr[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[30]\,
      O => \clk_rx_tmr[31]_i_6_n_0\
    );
\clk_rx_tmr[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[29]\,
      O => \clk_rx_tmr[31]_i_7_n_0\
    );
\clk_rx_tmr[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[28]\,
      O => \clk_rx_tmr[31]_i_8_n_0\
    );
\clk_rx_tmr[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[27]\,
      O => \clk_rx_tmr[31]_i_9_n_0\
    );
\clk_rx_tmr[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[1]\,
      O => \clk_rx_tmr[8]_i_10_n_0\
    );
\clk_rx_tmr[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[8]\,
      O => \clk_rx_tmr[8]_i_3_n_0\
    );
\clk_rx_tmr[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[7]\,
      O => \clk_rx_tmr[8]_i_4_n_0\
    );
\clk_rx_tmr[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[6]\,
      O => \clk_rx_tmr[8]_i_5_n_0\
    );
\clk_rx_tmr[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[5]\,
      O => \clk_rx_tmr[8]_i_6_n_0\
    );
\clk_rx_tmr[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[4]\,
      O => \clk_rx_tmr[8]_i_7_n_0\
    );
\clk_rx_tmr[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[3]\,
      O => \clk_rx_tmr[8]_i_8_n_0\
    );
\clk_rx_tmr[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_rx_tmr_reg_n_0_[2]\,
      O => \clk_rx_tmr[8]_i_9_n_0\
    );
clk_rx_tmr_evt_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => RX_TMR_END_EDGE_INST_n_1,
      Q => \^d\(6),
      R => '0'
    );
\clk_rx_tmr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(0),
      Q => \^clk_rx_tmr_reg[0]_0\(0),
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(10),
      Q => \clk_rx_tmr_reg_n_0_[10]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(11),
      Q => \clk_rx_tmr_reg_n_0_[11]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(12),
      Q => \clk_rx_tmr_reg_n_0_[12]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(13),
      Q => \clk_rx_tmr_reg_n_0_[13]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(14),
      Q => \clk_rx_tmr_reg_n_0_[14]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(15),
      Q => \clk_rx_tmr_reg_n_0_[15]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(16),
      Q => \clk_rx_tmr_reg_n_0_[16]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_rx_tmr_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \clk_rx_tmr_reg[16]_i_2_n_0\,
      CO(6) => \clk_rx_tmr_reg[16]_i_2_n_1\,
      CO(5) => \clk_rx_tmr_reg[16]_i_2_n_2\,
      CO(4) => \clk_rx_tmr_reg[16]_i_2_n_3\,
      CO(3) => \NLW_clk_rx_tmr_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \clk_rx_tmr_reg[16]_i_2_n_5\,
      CO(1) => \clk_rx_tmr_reg[16]_i_2_n_6\,
      CO(0) => \clk_rx_tmr_reg[16]_i_2_n_7\,
      DI(7) => \clk_rx_tmr_reg_n_0_[16]\,
      DI(6) => \clk_rx_tmr_reg_n_0_[15]\,
      DI(5) => \clk_rx_tmr_reg_n_0_[14]\,
      DI(4) => \clk_rx_tmr_reg_n_0_[13]\,
      DI(3) => \clk_rx_tmr_reg_n_0_[12]\,
      DI(2) => \clk_rx_tmr_reg_n_0_[11]\,
      DI(1) => \clk_rx_tmr_reg_n_0_[10]\,
      DI(0) => \clk_rx_tmr_reg_n_0_[9]\,
      O(7 downto 0) => clk_rx_tmr0(15 downto 8),
      S(7) => \clk_rx_tmr[16]_i_3_n_0\,
      S(6) => \clk_rx_tmr[16]_i_4_n_0\,
      S(5) => \clk_rx_tmr[16]_i_5_n_0\,
      S(4) => \clk_rx_tmr[16]_i_6_n_0\,
      S(3) => \clk_rx_tmr[16]_i_7_n_0\,
      S(2) => \clk_rx_tmr[16]_i_8_n_0\,
      S(1) => \clk_rx_tmr[16]_i_9_n_0\,
      S(0) => \clk_rx_tmr[16]_i_10_n_0\
    );
\clk_rx_tmr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(17),
      Q => \clk_rx_tmr_reg_n_0_[17]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(18),
      Q => \clk_rx_tmr_reg_n_0_[18]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(19),
      Q => \clk_rx_tmr_reg_n_0_[19]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(1),
      Q => \clk_rx_tmr_reg_n_0_[1]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(20),
      Q => \clk_rx_tmr_reg_n_0_[20]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(21),
      Q => \clk_rx_tmr_reg_n_0_[21]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(22),
      Q => \clk_rx_tmr_reg_n_0_[22]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(23),
      Q => \clk_rx_tmr_reg_n_0_[23]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(24),
      Q => \clk_rx_tmr_reg_n_0_[24]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_rx_tmr_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \clk_rx_tmr_reg[24]_i_2_n_0\,
      CO(6) => \clk_rx_tmr_reg[24]_i_2_n_1\,
      CO(5) => \clk_rx_tmr_reg[24]_i_2_n_2\,
      CO(4) => \clk_rx_tmr_reg[24]_i_2_n_3\,
      CO(3) => \NLW_clk_rx_tmr_reg[24]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \clk_rx_tmr_reg[24]_i_2_n_5\,
      CO(1) => \clk_rx_tmr_reg[24]_i_2_n_6\,
      CO(0) => \clk_rx_tmr_reg[24]_i_2_n_7\,
      DI(7) => \clk_rx_tmr_reg_n_0_[24]\,
      DI(6) => \clk_rx_tmr_reg_n_0_[23]\,
      DI(5) => \clk_rx_tmr_reg_n_0_[22]\,
      DI(4) => \clk_rx_tmr_reg_n_0_[21]\,
      DI(3) => \clk_rx_tmr_reg_n_0_[20]\,
      DI(2) => \clk_rx_tmr_reg_n_0_[19]\,
      DI(1) => \clk_rx_tmr_reg_n_0_[18]\,
      DI(0) => \clk_rx_tmr_reg_n_0_[17]\,
      O(7 downto 0) => clk_rx_tmr0(23 downto 16),
      S(7) => \clk_rx_tmr[24]_i_3_n_0\,
      S(6) => \clk_rx_tmr[24]_i_4_n_0\,
      S(5) => \clk_rx_tmr[24]_i_5_n_0\,
      S(4) => \clk_rx_tmr[24]_i_6_n_0\,
      S(3) => \clk_rx_tmr[24]_i_7_n_0\,
      S(2) => \clk_rx_tmr[24]_i_8_n_0\,
      S(1) => \clk_rx_tmr[24]_i_9_n_0\,
      S(0) => \clk_rx_tmr[24]_i_10_n_0\
    );
\clk_rx_tmr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(25),
      Q => \clk_rx_tmr_reg_n_0_[25]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(26),
      Q => \clk_rx_tmr_reg_n_0_[26]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(27),
      Q => \clk_rx_tmr_reg_n_0_[27]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(28),
      Q => \clk_rx_tmr_reg_n_0_[28]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(29),
      Q => \clk_rx_tmr_reg_n_0_[29]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(2),
      Q => \clk_rx_tmr_reg_n_0_[2]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(30),
      Q => \clk_rx_tmr_reg_n_0_[30]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(31),
      Q => \clk_rx_tmr_reg_n_0_[31]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[31]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_rx_tmr_reg[24]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_clk_rx_tmr_reg[31]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \clk_rx_tmr_reg[31]_i_4_n_2\,
      CO(4) => \clk_rx_tmr_reg[31]_i_4_n_3\,
      CO(3) => \NLW_clk_rx_tmr_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \clk_rx_tmr_reg[31]_i_4_n_5\,
      CO(1) => \clk_rx_tmr_reg[31]_i_4_n_6\,
      CO(0) => \clk_rx_tmr_reg[31]_i_4_n_7\,
      DI(7) => \NLW_clk_rx_tmr_reg[31]_i_4_DI_UNCONNECTED\(7),
      DI(6) => '0',
      DI(5) => \clk_rx_tmr_reg_n_0_[30]\,
      DI(4) => \clk_rx_tmr_reg_n_0_[29]\,
      DI(3) => \clk_rx_tmr_reg_n_0_[28]\,
      DI(2) => \clk_rx_tmr_reg_n_0_[27]\,
      DI(1) => \clk_rx_tmr_reg_n_0_[26]\,
      DI(0) => \clk_rx_tmr_reg_n_0_[25]\,
      O(7) => \NLW_clk_rx_tmr_reg[31]_i_4_O_UNCONNECTED\(7),
      O(6 downto 0) => clk_rx_tmr0(30 downto 24),
      S(7) => \NLW_clk_rx_tmr_reg[31]_i_4_S_UNCONNECTED\(7),
      S(6) => \clk_rx_tmr[31]_i_5_n_0\,
      S(5) => \clk_rx_tmr[31]_i_6_n_0\,
      S(4) => \clk_rx_tmr[31]_i_7_n_0\,
      S(3) => \clk_rx_tmr[31]_i_8_n_0\,
      S(2) => \clk_rx_tmr[31]_i_9_n_0\,
      S(1) => \clk_rx_tmr[31]_i_10_n_0\,
      S(0) => \clk_rx_tmr[31]_i_11_n_0\
    );
\clk_rx_tmr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(3),
      Q => \clk_rx_tmr_reg_n_0_[3]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(4),
      Q => \clk_rx_tmr_reg_n_0_[4]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(5),
      Q => \clk_rx_tmr_reg_n_0_[5]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(6),
      Q => \clk_rx_tmr_reg_n_0_[6]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(7),
      Q => \clk_rx_tmr_reg_n_0_[7]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(8),
      Q => \clk_rx_tmr_reg_n_0_[8]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_rx_tmr_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \^clk_rx_tmr_reg[0]_0\(0),
      CI_TOP => '0',
      CO(7) => \clk_rx_tmr_reg[8]_i_2_n_0\,
      CO(6) => \clk_rx_tmr_reg[8]_i_2_n_1\,
      CO(5) => \clk_rx_tmr_reg[8]_i_2_n_2\,
      CO(4) => \clk_rx_tmr_reg[8]_i_2_n_3\,
      CO(3) => \NLW_clk_rx_tmr_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \clk_rx_tmr_reg[8]_i_2_n_5\,
      CO(1) => \clk_rx_tmr_reg[8]_i_2_n_6\,
      CO(0) => \clk_rx_tmr_reg[8]_i_2_n_7\,
      DI(7) => \clk_rx_tmr_reg_n_0_[8]\,
      DI(6) => \clk_rx_tmr_reg_n_0_[7]\,
      DI(5) => \clk_rx_tmr_reg_n_0_[6]\,
      DI(4) => \clk_rx_tmr_reg_n_0_[5]\,
      DI(3) => \clk_rx_tmr_reg_n_0_[4]\,
      DI(2) => \clk_rx_tmr_reg_n_0_[3]\,
      DI(1) => \clk_rx_tmr_reg_n_0_[2]\,
      DI(0) => \clk_rx_tmr_reg_n_0_[1]\,
      O(7 downto 0) => clk_rx_tmr0(7 downto 0),
      S(7) => \clk_rx_tmr[8]_i_3_n_0\,
      S(6) => \clk_rx_tmr[8]_i_4_n_0\,
      S(5) => \clk_rx_tmr[8]_i_5_n_0\,
      S(4) => \clk_rx_tmr[8]_i_6_n_0\,
      S(3) => \clk_rx_tmr[8]_i_7_n_0\,
      S(2) => \clk_rx_tmr[8]_i_8_n_0\,
      S(1) => \clk_rx_tmr[8]_i_9_n_0\,
      S(0) => \clk_rx_tmr[8]_i_10_n_0\
    );
\clk_rx_tmr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => i_reg_clkdet_run_reg_1(0),
      D => \slv_reg_0x218_reg[31]\(9),
      Q => \clk_rx_tmr_reg_n_0_[9]\,
      R => i_reg_clkdet_run_reg_0(0)
    );
\clk_sm_cur[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14141504"
    )
        port map (
      I0 => clk_sm_cur(2),
      I1 => clk_sm_cur(0),
      I2 => clk_cnt_end,
      I3 => b0_clkdet_ctrl_run,
      I4 => clk_sm_cur(1),
      O => \clk_sm_cur[0]_i_1_n_0\
    );
\clk_sm_cur[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => clk_sm_cur(2),
      I1 => clk_cnt_end,
      I2 => clk_sm_cur(0),
      I3 => clk_sm_cur(1),
      O => \clk_sm_cur[1]_i_1_n_0\
    );
\clk_sm_cur[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cnt_reg(28),
      I1 => clk_cnt_reg(29),
      I2 => clk_cnt_reg(31),
      I3 => clk_cnt_reg(30),
      O => \clk_sm_cur[2]_i_10_n_0\
    );
\clk_sm_cur[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cnt_reg(20),
      I1 => clk_cnt_reg(21),
      I2 => clk_cnt_reg(22),
      I3 => clk_cnt_reg(23),
      O => \clk_sm_cur[2]_i_11_n_0\
    );
\clk_sm_cur[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
        port map (
      I0 => clk_cnt_end,
      I1 => clk_sm_cur(0),
      I2 => clk_sm_cur(2),
      I3 => clk_sm_cur(1),
      O => \clk_sm_cur[2]_i_2_n_0\
    );
\clk_sm_cur[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \clk_sm_cur[2]_i_4_n_0\,
      I1 => \clk_sm_cur[2]_i_5_n_0\,
      I2 => \clk_sm_cur[2]_i_6_n_0\,
      I3 => \clk_sm_cur[2]_i_7_n_0\,
      O => clk_cnt_end
    );
\clk_sm_cur[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => clk_cnt_reg(12),
      I1 => clk_cnt_reg(13),
      I2 => clk_cnt_reg(14),
      I3 => clk_cnt_reg(15),
      I4 => \clk_sm_cur[2]_i_8_n_0\,
      O => \clk_sm_cur[2]_i_4_n_0\
    );
\clk_sm_cur[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => clk_cnt_reg(2),
      I1 => clk_cnt_reg(3),
      I2 => clk_cnt_reg(0),
      I3 => clk_cnt_reg(1),
      I4 => \clk_sm_cur[2]_i_9_n_0\,
      O => \clk_sm_cur[2]_i_5_n_0\
    );
\clk_sm_cur[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => clk_cnt_reg(27),
      I1 => clk_cnt_reg(26),
      I2 => clk_cnt_reg(25),
      I3 => clk_cnt_reg(24),
      I4 => \clk_sm_cur[2]_i_10_n_0\,
      O => \clk_sm_cur[2]_i_6_n_0\
    );
\clk_sm_cur[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => clk_cnt_reg(19),
      I1 => clk_cnt_reg(18),
      I2 => clk_cnt_reg(17),
      I3 => clk_cnt_reg(16),
      I4 => \clk_sm_cur[2]_i_11_n_0\,
      O => \clk_sm_cur[2]_i_7_n_0\
    );
\clk_sm_cur[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => clk_cnt_reg(11),
      I1 => clk_cnt_reg(10),
      I2 => clk_cnt_reg(9),
      I3 => clk_cnt_reg(8),
      O => \clk_sm_cur[2]_i_8_n_0\
    );
\clk_sm_cur[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => clk_cnt_reg(7),
      I1 => clk_cnt_reg(6),
      I2 => clk_cnt_reg(5),
      I3 => clk_cnt_reg(4),
      O => \clk_sm_cur[2]_i_9_n_0\
    );
\clk_sm_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => \clk_sm_cur[0]_i_1_n_0\,
      Q => clk_sm_cur(0),
      R => i_reg_clkdet_run_reg
    );
\clk_sm_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => \clk_sm_cur[1]_i_1_n_0\,
      Q => clk_sm_cur(1),
      R => i_reg_clkdet_run_reg
    );
\clk_sm_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => \clk_sm_cur[2]_i_2_n_0\,
      Q => clk_sm_cur(2),
      R => i_reg_clkdet_run_reg
    );
\clk_tx_freq[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0008FFFFFFFF"
    )
        port map (
      I0 => clk_cnt_end,
      I1 => clk_sm_cur(2),
      I2 => clk_sm_cur(1),
      I3 => clk_sm_cur(0),
      I4 => Q(0),
      I5 => b0_clkdet_ctrl_run,
      O => \clk_tx_freq[28]_i_2_n_0\
    );
clk_tx_freq_evt_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => TX_FREQ_LOCK_EDGE_INST_n_0,
      Q => \^d\(5),
      R => '0'
    );
clk_tx_freq_lock_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => \^d\(3),
      Q => \^d\(2),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_17,
      Q => clk_tx_freq(0),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_16,
      Q => clk_tx_freq(1),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_15,
      Q => clk_tx_freq(2),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_14,
      Q => clk_tx_freq(3),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_13,
      Q => clk_tx_freq(4),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_12,
      Q => clk_tx_freq(5),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_11,
      Q => clk_tx_freq(6),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_10,
      Q => clk_tx_freq(7),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_9,
      Q => clk_tx_freq(8),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_8,
      Q => clk_tx_freq(9),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_7,
      Q => clk_tx_freq(10),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_6,
      Q => clk_tx_freq(11),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_5,
      Q => clk_tx_freq(12),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_4,
      Q => clk_tx_freq(13),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_3,
      Q => clk_tx_freq(14),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_2,
      Q => clk_tx_freq(15),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_1,
      Q => clk_tx_freq(16),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
\clk_tx_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \clk_tx_freq[28]_i_2_n_0\,
      D => TXCLK_FREQ_CAP_INST_n_0,
      Q => clk_tx_freq(17),
      R => \cfg_phy_mem_map_control_b0_reg[604]\
    );
clk_tx_freq_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clk_freq_rst_reg_n_0,
      I1 => b0_clkdet_ctrl_tx_freq_rst,
      O => clk_tx_freq_rst0
    );
clk_tx_freq_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_tx_freq_rst0,
      Q => clk_tx_freq_rst,
      R => '0'
    );
clk_tx_freq_run_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_freq_run_reg_n_0,
      I1 => b0_clkdet_ctrl_tx_freq_rst,
      O => clk_tx_freq_run_i_1_n_0
    );
clk_tx_freq_run_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => clk_tx_freq_run_i_1_n_0,
      Q => clk_tx_freq_run,
      R => '0'
    );
\clk_tx_tmr[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[9]\,
      O => \clk_tx_tmr[16]_i_10_n_0\
    );
\clk_tx_tmr[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[16]\,
      O => \clk_tx_tmr[16]_i_3_n_0\
    );
\clk_tx_tmr[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[15]\,
      O => \clk_tx_tmr[16]_i_4_n_0\
    );
\clk_tx_tmr[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[14]\,
      O => \clk_tx_tmr[16]_i_5_n_0\
    );
\clk_tx_tmr[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[13]\,
      O => \clk_tx_tmr[16]_i_6_n_0\
    );
\clk_tx_tmr[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[12]\,
      O => \clk_tx_tmr[16]_i_7_n_0\
    );
\clk_tx_tmr[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[11]\,
      O => \clk_tx_tmr[16]_i_8_n_0\
    );
\clk_tx_tmr[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[10]\,
      O => \clk_tx_tmr[16]_i_9_n_0\
    );
\clk_tx_tmr[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[17]\,
      O => \clk_tx_tmr[24]_i_10_n_0\
    );
\clk_tx_tmr[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[24]\,
      O => \clk_tx_tmr[24]_i_3_n_0\
    );
\clk_tx_tmr[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[23]\,
      O => \clk_tx_tmr[24]_i_4_n_0\
    );
\clk_tx_tmr[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[22]\,
      O => \clk_tx_tmr[24]_i_5_n_0\
    );
\clk_tx_tmr[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[21]\,
      O => \clk_tx_tmr[24]_i_6_n_0\
    );
\clk_tx_tmr[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[20]\,
      O => \clk_tx_tmr[24]_i_7_n_0\
    );
\clk_tx_tmr[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[19]\,
      O => \clk_tx_tmr[24]_i_8_n_0\
    );
\clk_tx_tmr[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[18]\,
      O => \clk_tx_tmr[24]_i_9_n_0\
    );
\clk_tx_tmr[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[26]\,
      O => \clk_tx_tmr[31]_i_10_n_0\
    );
\clk_tx_tmr[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[25]\,
      O => \clk_tx_tmr[31]_i_11_n_0\
    );
\clk_tx_tmr[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[31]\,
      O => \clk_tx_tmr[31]_i_5_n_0\
    );
\clk_tx_tmr[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[30]\,
      O => \clk_tx_tmr[31]_i_6_n_0\
    );
\clk_tx_tmr[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[29]\,
      O => \clk_tx_tmr[31]_i_7_n_0\
    );
\clk_tx_tmr[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[28]\,
      O => \clk_tx_tmr[31]_i_8_n_0\
    );
\clk_tx_tmr[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[27]\,
      O => \clk_tx_tmr[31]_i_9_n_0\
    );
\clk_tx_tmr[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[1]\,
      O => \clk_tx_tmr[8]_i_10_n_0\
    );
\clk_tx_tmr[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[8]\,
      O => \clk_tx_tmr[8]_i_3_n_0\
    );
\clk_tx_tmr[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[7]\,
      O => \clk_tx_tmr[8]_i_4_n_0\
    );
\clk_tx_tmr[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[6]\,
      O => \clk_tx_tmr[8]_i_5_n_0\
    );
\clk_tx_tmr[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[5]\,
      O => \clk_tx_tmr[8]_i_6_n_0\
    );
\clk_tx_tmr[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[4]\,
      O => \clk_tx_tmr[8]_i_7_n_0\
    );
\clk_tx_tmr[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[3]\,
      O => \clk_tx_tmr[8]_i_8_n_0\
    );
\clk_tx_tmr[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_tx_tmr_reg_n_0_[2]\,
      O => \clk_tx_tmr[8]_i_9_n_0\
    );
clk_tx_tmr_evt_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => TX_TMR_END_EDGE_INST_n_1,
      Q => \^d\(4),
      R => '0'
    );
\clk_tx_tmr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(0),
      Q => \^clk_tx_tmr_reg[0]_0\(0),
      R => SR(0)
    );
\clk_tx_tmr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(10),
      Q => \clk_tx_tmr_reg_n_0_[10]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(11),
      Q => \clk_tx_tmr_reg_n_0_[11]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(12),
      Q => \clk_tx_tmr_reg_n_0_[12]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(13),
      Q => \clk_tx_tmr_reg_n_0_[13]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(14),
      Q => \clk_tx_tmr_reg_n_0_[14]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(15),
      Q => \clk_tx_tmr_reg_n_0_[15]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(16),
      Q => \clk_tx_tmr_reg_n_0_[16]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_tx_tmr_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \clk_tx_tmr_reg[16]_i_2_n_0\,
      CO(6) => \clk_tx_tmr_reg[16]_i_2_n_1\,
      CO(5) => \clk_tx_tmr_reg[16]_i_2_n_2\,
      CO(4) => \clk_tx_tmr_reg[16]_i_2_n_3\,
      CO(3) => \NLW_clk_tx_tmr_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \clk_tx_tmr_reg[16]_i_2_n_5\,
      CO(1) => \clk_tx_tmr_reg[16]_i_2_n_6\,
      CO(0) => \clk_tx_tmr_reg[16]_i_2_n_7\,
      DI(7) => \clk_tx_tmr_reg_n_0_[16]\,
      DI(6) => \clk_tx_tmr_reg_n_0_[15]\,
      DI(5) => \clk_tx_tmr_reg_n_0_[14]\,
      DI(4) => \clk_tx_tmr_reg_n_0_[13]\,
      DI(3) => \clk_tx_tmr_reg_n_0_[12]\,
      DI(2) => \clk_tx_tmr_reg_n_0_[11]\,
      DI(1) => \clk_tx_tmr_reg_n_0_[10]\,
      DI(0) => \clk_tx_tmr_reg_n_0_[9]\,
      O(7 downto 0) => clk_tx_tmr0(15 downto 8),
      S(7) => \clk_tx_tmr[16]_i_3_n_0\,
      S(6) => \clk_tx_tmr[16]_i_4_n_0\,
      S(5) => \clk_tx_tmr[16]_i_5_n_0\,
      S(4) => \clk_tx_tmr[16]_i_6_n_0\,
      S(3) => \clk_tx_tmr[16]_i_7_n_0\,
      S(2) => \clk_tx_tmr[16]_i_8_n_0\,
      S(1) => \clk_tx_tmr[16]_i_9_n_0\,
      S(0) => \clk_tx_tmr[16]_i_10_n_0\
    );
\clk_tx_tmr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(17),
      Q => \clk_tx_tmr_reg_n_0_[17]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(18),
      Q => \clk_tx_tmr_reg_n_0_[18]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(19),
      Q => \clk_tx_tmr_reg_n_0_[19]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(1),
      Q => \clk_tx_tmr_reg_n_0_[1]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(20),
      Q => \clk_tx_tmr_reg_n_0_[20]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(21),
      Q => \clk_tx_tmr_reg_n_0_[21]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(22),
      Q => \clk_tx_tmr_reg_n_0_[22]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(23),
      Q => \clk_tx_tmr_reg_n_0_[23]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(24),
      Q => \clk_tx_tmr_reg_n_0_[24]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_tx_tmr_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \clk_tx_tmr_reg[24]_i_2_n_0\,
      CO(6) => \clk_tx_tmr_reg[24]_i_2_n_1\,
      CO(5) => \clk_tx_tmr_reg[24]_i_2_n_2\,
      CO(4) => \clk_tx_tmr_reg[24]_i_2_n_3\,
      CO(3) => \NLW_clk_tx_tmr_reg[24]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \clk_tx_tmr_reg[24]_i_2_n_5\,
      CO(1) => \clk_tx_tmr_reg[24]_i_2_n_6\,
      CO(0) => \clk_tx_tmr_reg[24]_i_2_n_7\,
      DI(7) => \clk_tx_tmr_reg_n_0_[24]\,
      DI(6) => \clk_tx_tmr_reg_n_0_[23]\,
      DI(5) => \clk_tx_tmr_reg_n_0_[22]\,
      DI(4) => \clk_tx_tmr_reg_n_0_[21]\,
      DI(3) => \clk_tx_tmr_reg_n_0_[20]\,
      DI(2) => \clk_tx_tmr_reg_n_0_[19]\,
      DI(1) => \clk_tx_tmr_reg_n_0_[18]\,
      DI(0) => \clk_tx_tmr_reg_n_0_[17]\,
      O(7 downto 0) => clk_tx_tmr0(23 downto 16),
      S(7) => \clk_tx_tmr[24]_i_3_n_0\,
      S(6) => \clk_tx_tmr[24]_i_4_n_0\,
      S(5) => \clk_tx_tmr[24]_i_5_n_0\,
      S(4) => \clk_tx_tmr[24]_i_6_n_0\,
      S(3) => \clk_tx_tmr[24]_i_7_n_0\,
      S(2) => \clk_tx_tmr[24]_i_8_n_0\,
      S(1) => \clk_tx_tmr[24]_i_9_n_0\,
      S(0) => \clk_tx_tmr[24]_i_10_n_0\
    );
\clk_tx_tmr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(25),
      Q => \clk_tx_tmr_reg_n_0_[25]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(26),
      Q => \clk_tx_tmr_reg_n_0_[26]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(27),
      Q => \clk_tx_tmr_reg_n_0_[27]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(28),
      Q => \clk_tx_tmr_reg_n_0_[28]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(29),
      Q => \clk_tx_tmr_reg_n_0_[29]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(2),
      Q => \clk_tx_tmr_reg_n_0_[2]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(30),
      Q => \clk_tx_tmr_reg_n_0_[30]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(31),
      Q => \clk_tx_tmr_reg_n_0_[31]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[31]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_tx_tmr_reg[24]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_clk_tx_tmr_reg[31]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \clk_tx_tmr_reg[31]_i_4_n_2\,
      CO(4) => \clk_tx_tmr_reg[31]_i_4_n_3\,
      CO(3) => \NLW_clk_tx_tmr_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \clk_tx_tmr_reg[31]_i_4_n_5\,
      CO(1) => \clk_tx_tmr_reg[31]_i_4_n_6\,
      CO(0) => \clk_tx_tmr_reg[31]_i_4_n_7\,
      DI(7) => \NLW_clk_tx_tmr_reg[31]_i_4_DI_UNCONNECTED\(7),
      DI(6) => '0',
      DI(5) => \clk_tx_tmr_reg_n_0_[30]\,
      DI(4) => \clk_tx_tmr_reg_n_0_[29]\,
      DI(3) => \clk_tx_tmr_reg_n_0_[28]\,
      DI(2) => \clk_tx_tmr_reg_n_0_[27]\,
      DI(1) => \clk_tx_tmr_reg_n_0_[26]\,
      DI(0) => \clk_tx_tmr_reg_n_0_[25]\,
      O(7) => \NLW_clk_tx_tmr_reg[31]_i_4_O_UNCONNECTED\(7),
      O(6 downto 0) => clk_tx_tmr0(30 downto 24),
      S(7) => \NLW_clk_tx_tmr_reg[31]_i_4_S_UNCONNECTED\(7),
      S(6) => \clk_tx_tmr[31]_i_5_n_0\,
      S(5) => \clk_tx_tmr[31]_i_6_n_0\,
      S(4) => \clk_tx_tmr[31]_i_7_n_0\,
      S(3) => \clk_tx_tmr[31]_i_8_n_0\,
      S(2) => \clk_tx_tmr[31]_i_9_n_0\,
      S(1) => \clk_tx_tmr[31]_i_10_n_0\,
      S(0) => \clk_tx_tmr[31]_i_11_n_0\
    );
\clk_tx_tmr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(3),
      Q => \clk_tx_tmr_reg_n_0_[3]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(4),
      Q => \clk_tx_tmr_reg_n_0_[4]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(5),
      Q => \clk_tx_tmr_reg_n_0_[5]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(6),
      Q => \clk_tx_tmr_reg_n_0_[6]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(7),
      Q => \clk_tx_tmr_reg_n_0_[7]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(8),
      Q => \clk_tx_tmr_reg_n_0_[8]\,
      R => SR(0)
    );
\clk_tx_tmr_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \^clk_tx_tmr_reg[0]_0\(0),
      CI_TOP => '0',
      CO(7) => \clk_tx_tmr_reg[8]_i_2_n_0\,
      CO(6) => \clk_tx_tmr_reg[8]_i_2_n_1\,
      CO(5) => \clk_tx_tmr_reg[8]_i_2_n_2\,
      CO(4) => \clk_tx_tmr_reg[8]_i_2_n_3\,
      CO(3) => \NLW_clk_tx_tmr_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \clk_tx_tmr_reg[8]_i_2_n_5\,
      CO(1) => \clk_tx_tmr_reg[8]_i_2_n_6\,
      CO(0) => \clk_tx_tmr_reg[8]_i_2_n_7\,
      DI(7) => \clk_tx_tmr_reg_n_0_[8]\,
      DI(6) => \clk_tx_tmr_reg_n_0_[7]\,
      DI(5) => \clk_tx_tmr_reg_n_0_[6]\,
      DI(4) => \clk_tx_tmr_reg_n_0_[5]\,
      DI(3) => \clk_tx_tmr_reg_n_0_[4]\,
      DI(2) => \clk_tx_tmr_reg_n_0_[3]\,
      DI(1) => \clk_tx_tmr_reg_n_0_[2]\,
      DI(0) => \clk_tx_tmr_reg_n_0_[1]\,
      O(7 downto 0) => clk_tx_tmr0(7 downto 0),
      S(7) => \clk_tx_tmr[8]_i_3_n_0\,
      S(6) => \clk_tx_tmr[8]_i_4_n_0\,
      S(5) => \clk_tx_tmr[8]_i_5_n_0\,
      S(4) => \clk_tx_tmr[8]_i_6_n_0\,
      S(3) => \clk_tx_tmr[8]_i_7_n_0\,
      S(2) => \clk_tx_tmr[8]_i_8_n_0\,
      S(1) => \clk_tx_tmr[8]_i_9_n_0\,
      S(0) => \clk_tx_tmr[8]_i_10_n_0\
    );
\clk_tx_tmr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => E(0),
      D => \slv_reg_0x214_reg[31]\(9),
      Q => \clk_tx_tmr_reg_n_0_[9]\,
      R => SR(0)
    );
clkdet_ctrl_rx_tmr_clr_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => cfg_phy_mem_map_control(1),
      Q => clkdet_ctrl_rx_tmr_clr_del,
      R => '0'
    );
clkdet_ctrl_tx_tmr_clr_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => cfg_phy_mem_map_control(0),
      Q => clkdet_ctrl_tx_tmr_clr_del,
      R => '0'
    );
\druclk_freq_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(7),
      O => \druclk_freq_cnt[0]_i_2_n_0\
    );
\druclk_freq_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(6),
      O => \druclk_freq_cnt[0]_i_3_n_0\
    );
\druclk_freq_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(5),
      O => \druclk_freq_cnt[0]_i_4_n_0\
    );
\druclk_freq_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(4),
      O => \druclk_freq_cnt[0]_i_5_n_0\
    );
\druclk_freq_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(3),
      O => \druclk_freq_cnt[0]_i_6_n_0\
    );
\druclk_freq_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(2),
      O => \druclk_freq_cnt[0]_i_7_n_0\
    );
\druclk_freq_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(1),
      O => \druclk_freq_cnt[0]_i_8_n_0\
    );
\druclk_freq_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => druclk_freq_cnt_reg(0),
      O => \druclk_freq_cnt[0]_i_9_n_0\
    );
\druclk_freq_cnt[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(17),
      O => \druclk_freq_cnt[16]_i_2_n_0\
    );
\druclk_freq_cnt[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(16),
      O => \druclk_freq_cnt[16]_i_3_n_0\
    );
\druclk_freq_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(15),
      O => \druclk_freq_cnt[8]_i_2_n_0\
    );
\druclk_freq_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(14),
      O => \druclk_freq_cnt[8]_i_3_n_0\
    );
\druclk_freq_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(13),
      O => \druclk_freq_cnt[8]_i_4_n_0\
    );
\druclk_freq_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(12),
      O => \druclk_freq_cnt[8]_i_5_n_0\
    );
\druclk_freq_cnt[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(11),
      O => \druclk_freq_cnt[8]_i_6_n_0\
    );
\druclk_freq_cnt[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(10),
      O => \druclk_freq_cnt[8]_i_7_n_0\
    );
\druclk_freq_cnt[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(9),
      O => \druclk_freq_cnt[8]_i_8_n_0\
    );
\druclk_freq_cnt[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => druclk_freq_cnt_reg(8),
      O => \druclk_freq_cnt[8]_i_9_n_0\
    );
\druclk_freq_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[0]_i_1_n_15\,
      Q => druclk_freq_cnt_reg(0)
    );
\druclk_freq_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \druclk_freq_cnt_reg[0]_i_1_n_0\,
      CO(6) => \druclk_freq_cnt_reg[0]_i_1_n_1\,
      CO(5) => \druclk_freq_cnt_reg[0]_i_1_n_2\,
      CO(4) => \druclk_freq_cnt_reg[0]_i_1_n_3\,
      CO(3) => \NLW_druclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \druclk_freq_cnt_reg[0]_i_1_n_5\,
      CO(1) => \druclk_freq_cnt_reg[0]_i_1_n_6\,
      CO(0) => \druclk_freq_cnt_reg[0]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \druclk_freq_cnt_reg[0]_i_1_n_8\,
      O(6) => \druclk_freq_cnt_reg[0]_i_1_n_9\,
      O(5) => \druclk_freq_cnt_reg[0]_i_1_n_10\,
      O(4) => \druclk_freq_cnt_reg[0]_i_1_n_11\,
      O(3) => \druclk_freq_cnt_reg[0]_i_1_n_12\,
      O(2) => \druclk_freq_cnt_reg[0]_i_1_n_13\,
      O(1) => \druclk_freq_cnt_reg[0]_i_1_n_14\,
      O(0) => \druclk_freq_cnt_reg[0]_i_1_n_15\,
      S(7) => \druclk_freq_cnt[0]_i_2_n_0\,
      S(6) => \druclk_freq_cnt[0]_i_3_n_0\,
      S(5) => \druclk_freq_cnt[0]_i_4_n_0\,
      S(4) => \druclk_freq_cnt[0]_i_5_n_0\,
      S(3) => \druclk_freq_cnt[0]_i_6_n_0\,
      S(2) => \druclk_freq_cnt[0]_i_7_n_0\,
      S(1) => \druclk_freq_cnt[0]_i_8_n_0\,
      S(0) => \druclk_freq_cnt[0]_i_9_n_0\
    );
\druclk_freq_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[8]_i_1_n_13\,
      Q => druclk_freq_cnt_reg(10)
    );
\druclk_freq_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[8]_i_1_n_12\,
      Q => druclk_freq_cnt_reg(11)
    );
\druclk_freq_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[8]_i_1_n_11\,
      Q => druclk_freq_cnt_reg(12)
    );
\druclk_freq_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[8]_i_1_n_10\,
      Q => druclk_freq_cnt_reg(13)
    );
\druclk_freq_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[8]_i_1_n_9\,
      Q => druclk_freq_cnt_reg(14)
    );
\druclk_freq_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[8]_i_1_n_8\,
      Q => druclk_freq_cnt_reg(15)
    );
\druclk_freq_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[16]_i_1_n_15\,
      Q => druclk_freq_cnt_reg(16)
    );
\druclk_freq_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \druclk_freq_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_druclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \druclk_freq_cnt_reg[16]_i_1_n_7\,
      DI(7 downto 2) => \NLW_druclk_freq_cnt_reg[16]_i_1_DI_UNCONNECTED\(7 downto 2),
      DI(1 downto 0) => B"00",
      O(7 downto 2) => \NLW_druclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \druclk_freq_cnt_reg[16]_i_1_n_14\,
      O(0) => \druclk_freq_cnt_reg[16]_i_1_n_15\,
      S(7 downto 2) => \NLW_druclk_freq_cnt_reg[16]_i_1_S_UNCONNECTED\(7 downto 2),
      S(1) => \druclk_freq_cnt[16]_i_2_n_0\,
      S(0) => \druclk_freq_cnt[16]_i_3_n_0\
    );
\druclk_freq_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[16]_i_1_n_14\,
      Q => druclk_freq_cnt_reg(17)
    );
\druclk_freq_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[0]_i_1_n_14\,
      Q => druclk_freq_cnt_reg(1)
    );
\druclk_freq_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[0]_i_1_n_13\,
      Q => druclk_freq_cnt_reg(2)
    );
\druclk_freq_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[0]_i_1_n_12\,
      Q => druclk_freq_cnt_reg(3)
    );
\druclk_freq_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[0]_i_1_n_11\,
      Q => druclk_freq_cnt_reg(4)
    );
\druclk_freq_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[0]_i_1_n_10\,
      Q => druclk_freq_cnt_reg(5)
    );
\druclk_freq_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[0]_i_1_n_9\,
      Q => druclk_freq_cnt_reg(6)
    );
\druclk_freq_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[0]_i_1_n_8\,
      Q => druclk_freq_cnt_reg(7)
    );
\druclk_freq_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[8]_i_1_n_15\,
      Q => druclk_freq_cnt_reg(8)
    );
\druclk_freq_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \druclk_freq_cnt_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \druclk_freq_cnt_reg[8]_i_1_n_0\,
      CO(6) => \druclk_freq_cnt_reg[8]_i_1_n_1\,
      CO(5) => \druclk_freq_cnt_reg[8]_i_1_n_2\,
      CO(4) => \druclk_freq_cnt_reg[8]_i_1_n_3\,
      CO(3) => \NLW_druclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \druclk_freq_cnt_reg[8]_i_1_n_5\,
      CO(1) => \druclk_freq_cnt_reg[8]_i_1_n_6\,
      CO(0) => \druclk_freq_cnt_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \druclk_freq_cnt_reg[8]_i_1_n_8\,
      O(6) => \druclk_freq_cnt_reg[8]_i_1_n_9\,
      O(5) => \druclk_freq_cnt_reg[8]_i_1_n_10\,
      O(4) => \druclk_freq_cnt_reg[8]_i_1_n_11\,
      O(3) => \druclk_freq_cnt_reg[8]_i_1_n_12\,
      O(2) => \druclk_freq_cnt_reg[8]_i_1_n_13\,
      O(1) => \druclk_freq_cnt_reg[8]_i_1_n_14\,
      O(0) => \druclk_freq_cnt_reg[8]_i_1_n_15\,
      S(7) => \druclk_freq_cnt[8]_i_2_n_0\,
      S(6) => \druclk_freq_cnt[8]_i_3_n_0\,
      S(5) => \druclk_freq_cnt[8]_i_4_n_0\,
      S(4) => \druclk_freq_cnt[8]_i_5_n_0\,
      S(3) => \druclk_freq_cnt[8]_i_6_n_0\,
      S(2) => \druclk_freq_cnt[8]_i_7_n_0\,
      S(1) => \druclk_freq_cnt[8]_i_8_n_0\,
      S(0) => \druclk_freq_cnt[8]_i_9_n_0\
    );
\druclk_freq_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => \out\,
      CE => druclk_run,
      CLR => druclk_rst,
      D => \druclk_freq_cnt_reg[8]_i_1_n_14\,
      Q => druclk_freq_cnt_reg(9)
    );
\txclk_freq_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(7),
      O => \txclk_freq_cnt[0]_i_2_n_0\
    );
\txclk_freq_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(6),
      O => \txclk_freq_cnt[0]_i_3_n_0\
    );
\txclk_freq_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(5),
      O => \txclk_freq_cnt[0]_i_4_n_0\
    );
\txclk_freq_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(4),
      O => \txclk_freq_cnt[0]_i_5_n_0\
    );
\txclk_freq_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(3),
      O => \txclk_freq_cnt[0]_i_6_n_0\
    );
\txclk_freq_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(2),
      O => \txclk_freq_cnt[0]_i_7_n_0\
    );
\txclk_freq_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(1),
      O => \txclk_freq_cnt[0]_i_8_n_0\
    );
\txclk_freq_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txclk_freq_cnt_reg(0),
      O => \txclk_freq_cnt[0]_i_9_n_0\
    );
\txclk_freq_cnt[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(17),
      O => \txclk_freq_cnt[16]_i_2_n_0\
    );
\txclk_freq_cnt[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(16),
      O => \txclk_freq_cnt[16]_i_3_n_0\
    );
\txclk_freq_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(15),
      O => \txclk_freq_cnt[8]_i_2_n_0\
    );
\txclk_freq_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(14),
      O => \txclk_freq_cnt[8]_i_3_n_0\
    );
\txclk_freq_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(13),
      O => \txclk_freq_cnt[8]_i_4_n_0\
    );
\txclk_freq_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(12),
      O => \txclk_freq_cnt[8]_i_5_n_0\
    );
\txclk_freq_cnt[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(11),
      O => \txclk_freq_cnt[8]_i_6_n_0\
    );
\txclk_freq_cnt[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(10),
      O => \txclk_freq_cnt[8]_i_7_n_0\
    );
\txclk_freq_cnt[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(9),
      O => \txclk_freq_cnt[8]_i_8_n_0\
    );
\txclk_freq_cnt[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txclk_freq_cnt_reg(8),
      O => \txclk_freq_cnt[8]_i_9_n_0\
    );
\txclk_freq_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[0]_i_1_n_15\,
      Q => txclk_freq_cnt_reg(0)
    );
\txclk_freq_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \txclk_freq_cnt_reg[0]_i_1_n_0\,
      CO(6) => \txclk_freq_cnt_reg[0]_i_1_n_1\,
      CO(5) => \txclk_freq_cnt_reg[0]_i_1_n_2\,
      CO(4) => \txclk_freq_cnt_reg[0]_i_1_n_3\,
      CO(3) => \NLW_txclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \txclk_freq_cnt_reg[0]_i_1_n_5\,
      CO(1) => \txclk_freq_cnt_reg[0]_i_1_n_6\,
      CO(0) => \txclk_freq_cnt_reg[0]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \txclk_freq_cnt_reg[0]_i_1_n_8\,
      O(6) => \txclk_freq_cnt_reg[0]_i_1_n_9\,
      O(5) => \txclk_freq_cnt_reg[0]_i_1_n_10\,
      O(4) => \txclk_freq_cnt_reg[0]_i_1_n_11\,
      O(3) => \txclk_freq_cnt_reg[0]_i_1_n_12\,
      O(2) => \txclk_freq_cnt_reg[0]_i_1_n_13\,
      O(1) => \txclk_freq_cnt_reg[0]_i_1_n_14\,
      O(0) => \txclk_freq_cnt_reg[0]_i_1_n_15\,
      S(7) => \txclk_freq_cnt[0]_i_2_n_0\,
      S(6) => \txclk_freq_cnt[0]_i_3_n_0\,
      S(5) => \txclk_freq_cnt[0]_i_4_n_0\,
      S(4) => \txclk_freq_cnt[0]_i_5_n_0\,
      S(3) => \txclk_freq_cnt[0]_i_6_n_0\,
      S(2) => \txclk_freq_cnt[0]_i_7_n_0\,
      S(1) => \txclk_freq_cnt[0]_i_8_n_0\,
      S(0) => \txclk_freq_cnt[0]_i_9_n_0\
    );
\txclk_freq_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[8]_i_1_n_13\,
      Q => txclk_freq_cnt_reg(10)
    );
\txclk_freq_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[8]_i_1_n_12\,
      Q => txclk_freq_cnt_reg(11)
    );
\txclk_freq_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[8]_i_1_n_11\,
      Q => txclk_freq_cnt_reg(12)
    );
\txclk_freq_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[8]_i_1_n_10\,
      Q => txclk_freq_cnt_reg(13)
    );
\txclk_freq_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[8]_i_1_n_9\,
      Q => txclk_freq_cnt_reg(14)
    );
\txclk_freq_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[8]_i_1_n_8\,
      Q => txclk_freq_cnt_reg(15)
    );
\txclk_freq_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[16]_i_1_n_15\,
      Q => txclk_freq_cnt_reg(16)
    );
\txclk_freq_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \txclk_freq_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_txclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \txclk_freq_cnt_reg[16]_i_1_n_7\,
      DI(7 downto 2) => \NLW_txclk_freq_cnt_reg[16]_i_1_DI_UNCONNECTED\(7 downto 2),
      DI(1 downto 0) => B"00",
      O(7 downto 2) => \NLW_txclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \txclk_freq_cnt_reg[16]_i_1_n_14\,
      O(0) => \txclk_freq_cnt_reg[16]_i_1_n_15\,
      S(7 downto 2) => \NLW_txclk_freq_cnt_reg[16]_i_1_S_UNCONNECTED\(7 downto 2),
      S(1) => \txclk_freq_cnt[16]_i_2_n_0\,
      S(0) => \txclk_freq_cnt[16]_i_3_n_0\
    );
\txclk_freq_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[16]_i_1_n_14\,
      Q => txclk_freq_cnt_reg(17)
    );
\txclk_freq_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[0]_i_1_n_14\,
      Q => txclk_freq_cnt_reg(1)
    );
\txclk_freq_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[0]_i_1_n_13\,
      Q => txclk_freq_cnt_reg(2)
    );
\txclk_freq_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[0]_i_1_n_12\,
      Q => txclk_freq_cnt_reg(3)
    );
\txclk_freq_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[0]_i_1_n_11\,
      Q => txclk_freq_cnt_reg(4)
    );
\txclk_freq_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[0]_i_1_n_10\,
      Q => txclk_freq_cnt_reg(5)
    );
\txclk_freq_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[0]_i_1_n_9\,
      Q => txclk_freq_cnt_reg(6)
    );
\txclk_freq_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[0]_i_1_n_8\,
      Q => txclk_freq_cnt_reg(7)
    );
\txclk_freq_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[8]_i_1_n_15\,
      Q => txclk_freq_cnt_reg(8)
    );
\txclk_freq_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \txclk_freq_cnt_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \txclk_freq_cnt_reg[8]_i_1_n_0\,
      CO(6) => \txclk_freq_cnt_reg[8]_i_1_n_1\,
      CO(5) => \txclk_freq_cnt_reg[8]_i_1_n_2\,
      CO(4) => \txclk_freq_cnt_reg[8]_i_1_n_3\,
      CO(3) => \NLW_txclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \txclk_freq_cnt_reg[8]_i_1_n_5\,
      CO(1) => \txclk_freq_cnt_reg[8]_i_1_n_6\,
      CO(0) => \txclk_freq_cnt_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \txclk_freq_cnt_reg[8]_i_1_n_8\,
      O(6) => \txclk_freq_cnt_reg[8]_i_1_n_9\,
      O(5) => \txclk_freq_cnt_reg[8]_i_1_n_10\,
      O(4) => \txclk_freq_cnt_reg[8]_i_1_n_11\,
      O(3) => \txclk_freq_cnt_reg[8]_i_1_n_12\,
      O(2) => \txclk_freq_cnt_reg[8]_i_1_n_13\,
      O(1) => \txclk_freq_cnt_reg[8]_i_1_n_14\,
      O(0) => \txclk_freq_cnt_reg[8]_i_1_n_15\,
      S(7) => \txclk_freq_cnt[8]_i_2_n_0\,
      S(6) => \txclk_freq_cnt[8]_i_3_n_0\,
      S(5) => \txclk_freq_cnt[8]_i_4_n_0\,
      S(4) => \txclk_freq_cnt[8]_i_5_n_0\,
      S(3) => \txclk_freq_cnt[8]_i_6_n_0\,
      S(2) => \txclk_freq_cnt[8]_i_7_n_0\,
      S(1) => \txclk_freq_cnt[8]_i_8_n_0\,
      S(0) => \txclk_freq_cnt[8]_i_9_n_0\
    );
\txclk_freq_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => mgtrefclk1_odiv2_i,
      CE => txclk_run,
      CLR => txclk_rst,
      D => \txclk_freq_cnt_reg[8]_i_1_n_14\,
      Q => txclk_freq_cnt_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4 is
  port (
    txsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 383 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 26 downto 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 119 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 59 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4 is
  signal \^cplllock_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gtwiz_reset_gtpowergood_int__0\ : STD_LOGIC;
  signal gtwiz_reset_gtrxreset_int : STD_LOGIC;
  signal gtwiz_reset_gttxreset_int : STD_LOGIC;
  signal \gtwiz_reset_plllock_tx_int__0\ : STD_LOGIC;
  signal gtwiz_reset_pllreset_tx_int : STD_LOGIC;
  signal \gtwiz_reset_rxcdrlock_int__0\ : STD_LOGIC;
  signal gtwiz_reset_rxprogdivreset_int : STD_LOGIC;
  signal gtwiz_reset_rxuserrdy_int : STD_LOGIC;
  signal gtwiz_reset_txprogdivreset_int : STD_LOGIC;
  signal gtwiz_reset_txuserrdy_int : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^rxcdrlock_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rxresetdone_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxresetdone_sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal txdlysreset_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^txphaligndone_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^txresetdone_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal txresetdone_sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal txsyncallin_int : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txsyncdone_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  cplllock_out(2 downto 0) <= \^cplllock_out\(2 downto 0);
  gtpowergood_out(2 downto 0) <= \^gtpowergood_out\(2 downto 0);
  rxcdrlock_out(2 downto 0) <= \^rxcdrlock_out\(2 downto 0);
  rxresetdone_out(2 downto 0) <= \^rxresetdone_out\(2 downto 0);
  txphaligndone_out(2 downto 0) <= \^txphaligndone_out\(2 downto 0);
  txresetdone_out(2 downto 0) <= \^txresetdone_out\(2 downto 0);
  txsyncdone_out(2 downto 0) <= \^txsyncdone_out\(2 downto 0);
\gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper
     port map (
      GTHE4_CHANNEL_CPLLPD(0) => gtwiz_reset_pllreset_tx_int,
      GTHE4_CHANNEL_GTRXRESET(0) => gtwiz_reset_gtrxreset_int,
      GTHE4_CHANNEL_GTTXRESET(0) => gtwiz_reset_gttxreset_int,
      GTHE4_CHANNEL_RXPROGDIVRESET(0) => gtwiz_reset_rxprogdivreset_int,
      GTHE4_CHANNEL_RXUSERRDY(0) => gtwiz_reset_rxuserrdy_int,
      GTHE4_CHANNEL_TXDLYSRESET(0) => txdlysreset_int(2),
      GTHE4_CHANNEL_TXPROGDIVRESET(0) => gtwiz_reset_txprogdivreset_int,
      GTHE4_CHANNEL_TXSYNCALLIN(0) => txsyncallin_int(0),
      GTHE4_CHANNEL_TXSYNCOUT(2 downto 0) => txsyncout_out(2 downto 0),
      GTHE4_CHANNEL_TXUSERRDY(0) => gtwiz_reset_txuserrdy_int,
      bufgtce_out(2 downto 0) => bufgtce_out(2 downto 0),
      bufgtcemask_out(8 downto 0) => bufgtcemask_out(8 downto 0),
      bufgtdiv_out(26 downto 0) => bufgtdiv_out(26 downto 0),
      bufgtreset_out(2 downto 0) => bufgtreset_out(2 downto 0),
      bufgtrstmask_out(8 downto 0) => bufgtrstmask_out(8 downto 0),
      cdrstepdir_in(2 downto 0) => cdrstepdir_in(2 downto 0),
      cdrstepsq_in(2 downto 0) => cdrstepsq_in(2 downto 0),
      cdrstepsx_in(2 downto 0) => cdrstepsx_in(2 downto 0),
      cfgreset_in(2 downto 0) => cfgreset_in(2 downto 0),
      clkrsvd0_in(2 downto 0) => clkrsvd0_in(2 downto 0),
      clkrsvd1_in(2 downto 0) => clkrsvd1_in(2 downto 0),
      cpllfbclklost_out(2 downto 0) => cpllfbclklost_out(2 downto 0),
      cpllfreqlock_in(2 downto 0) => cpllfreqlock_in(2 downto 0),
      cplllock_out(2 downto 0) => \^cplllock_out\(2 downto 0),
      cplllockdetclk_in(2 downto 0) => cplllockdetclk_in(2 downto 0),
      cplllocken_in(2 downto 0) => cplllocken_in(2 downto 0),
      cpllrefclklost_out(2 downto 0) => cpllrefclklost_out(2 downto 0),
      cpllrefclksel_in(8 downto 0) => cpllrefclksel_in(8 downto 0),
      cpllreset_in(2 downto 0) => cpllreset_in(2 downto 0),
      dmonfiforeset_in(2 downto 0) => dmonfiforeset_in(2 downto 0),
      dmonitorclk_in(2 downto 0) => dmonitorclk_in(2 downto 0),
      dmonitorout_out(47 downto 0) => dmonitorout_out(47 downto 0),
      dmonitoroutclk_out(2 downto 0) => dmonitoroutclk_out(2 downto 0),
      drpaddr_in(29 downto 0) => drpaddr_in(29 downto 0),
      drpclk_in(2 downto 0) => drpclk_in(2 downto 0),
      drpdi_in(47 downto 0) => drpdi_in(47 downto 0),
      drpdo_out(47 downto 0) => drpdo_out(47 downto 0),
      drpen_in(2 downto 0) => drpen_in(2 downto 0),
      drprdy_out(2 downto 0) => drprdy_out(2 downto 0),
      drprst_in(2 downto 0) => drprst_in(2 downto 0),
      drpwe_in(2 downto 0) => drpwe_in(2 downto 0),
      eyescandataerror_out(2 downto 0) => eyescandataerror_out(2 downto 0),
      eyescanreset_in(2 downto 0) => eyescanreset_in(2 downto 0),
      eyescantrigger_in(2 downto 0) => eyescantrigger_in(2 downto 0),
      freqos_in(2 downto 0) => freqos_in(2 downto 0),
      gtgrefclk_in(2 downto 0) => gtgrefclk_in(2 downto 0),
      gthrxn_in(2 downto 0) => gthrxn_in(2 downto 0),
      gthrxp_in(2 downto 0) => gthrxp_in(2 downto 0),
      gthtxn_out(2 downto 0) => gthtxn_out(2 downto 0),
      gthtxp_out(2 downto 0) => gthtxp_out(2 downto 0),
      gtnorthrefclk0_in(2 downto 0) => gtnorthrefclk0_in(2 downto 0),
      gtnorthrefclk1_in(2 downto 0) => gtnorthrefclk1_in(2 downto 0),
      gtpowergood_out(2 downto 0) => \^gtpowergood_out\(2 downto 0),
      gtrefclk0_in(2 downto 0) => gtrefclk0_in(2 downto 0),
      gtrefclk1_in(2 downto 0) => gtrefclk1_in(2 downto 0),
      gtrefclkmonitor_out(2 downto 0) => gtrefclkmonitor_out(2 downto 0),
      gtrsvd_in(47 downto 0) => gtrsvd_in(47 downto 0),
      gtrxresetsel_in(2 downto 0) => gtrxresetsel_in(2 downto 0),
      gtsouthrefclk0_in(2 downto 0) => gtsouthrefclk0_in(2 downto 0),
      gtsouthrefclk1_in(2 downto 0) => gtsouthrefclk1_in(2 downto 0),
      gttxresetsel_in(2 downto 0) => gttxresetsel_in(2 downto 0),
      gtwiz_userdata_tx_in(119 downto 0) => gtwiz_userdata_tx_in(119 downto 0),
      incpctrl_in(2 downto 0) => incpctrl_in(2 downto 0),
      loopback_in(8 downto 0) => loopback_in(8 downto 0),
      pcieeqrxeqadaptdone_in(2 downto 0) => pcieeqrxeqadaptdone_in(2 downto 0),
      pcierategen3_out(2 downto 0) => pcierategen3_out(2 downto 0),
      pcierateidle_out(2 downto 0) => pcierateidle_out(2 downto 0),
      pcierateqpllpd_out(5 downto 0) => pcierateqpllpd_out(5 downto 0),
      pcierateqpllreset_out(5 downto 0) => pcierateqpllreset_out(5 downto 0),
      pcierstidle_in(2 downto 0) => pcierstidle_in(2 downto 0),
      pciersttxsyncstart_in(2 downto 0) => pciersttxsyncstart_in(2 downto 0),
      pciesynctxsyncdone_out(2 downto 0) => pciesynctxsyncdone_out(2 downto 0),
      pcieusergen3rdy_out(2 downto 0) => pcieusergen3rdy_out(2 downto 0),
      pcieuserphystatusrst_out(2 downto 0) => pcieuserphystatusrst_out(2 downto 0),
      pcieuserratedone_in(2 downto 0) => pcieuserratedone_in(2 downto 0),
      pcieuserratestart_out(2 downto 0) => pcieuserratestart_out(2 downto 0),
      pcsrsvdin_in(47 downto 0) => pcsrsvdin_in(47 downto 0),
      pcsrsvdout_out(47 downto 0) => pcsrsvdout_out(47 downto 0),
      phystatus_out(2 downto 0) => phystatus_out(2 downto 0),
      pinrsrvdas_out(47 downto 0) => pinrsrvdas_out(47 downto 0),
      powerpresent_out(2 downto 0) => powerpresent_out(2 downto 0),
      qpll0clk_in(2 downto 0) => qpll0clk_in(2 downto 0),
      qpll0freqlock_in(2 downto 0) => qpll0freqlock_in(2 downto 0),
      qpll0refclk_in(2 downto 0) => qpll0refclk_in(2 downto 0),
      qpll1clk_in(2 downto 0) => qpll1clk_in(2 downto 0),
      qpll1freqlock_in(2 downto 0) => qpll1freqlock_in(2 downto 0),
      qpll1refclk_in(2 downto 0) => qpll1refclk_in(2 downto 0),
      resetexception_out(2 downto 0) => resetexception_out(2 downto 0),
      resetovrd_in(2 downto 0) => resetovrd_in(2 downto 0),
      rst_in0 => rst_in0,
      rx8b10ben_in(2 downto 0) => rx8b10ben_in(2 downto 0),
      rxafecfoken_in(2 downto 0) => rxafecfoken_in(2 downto 0),
      rxbufreset_in(2 downto 0) => rxbufreset_in(2 downto 0),
      rxbufstatus_out(8 downto 0) => rxbufstatus_out(8 downto 0),
      rxbyteisaligned_out(2 downto 0) => rxbyteisaligned_out(2 downto 0),
      rxbyterealign_out(2 downto 0) => rxbyterealign_out(2 downto 0),
      rxcdrfreqreset_in(2 downto 0) => rxcdrfreqreset_in(2 downto 0),
      rxcdrhold_in(2 downto 0) => rxcdrhold_in(2 downto 0),
      rxcdrlock_out(2 downto 0) => \^rxcdrlock_out\(2 downto 0),
      rxcdrovrden_in(2 downto 0) => rxcdrovrden_in(2 downto 0),
      rxcdrphdone_out(2 downto 0) => rxcdrphdone_out(2 downto 0),
      rxcdrreset_in(2 downto 0) => rxcdrreset_in(2 downto 0),
      rxchanbondseq_out(2 downto 0) => rxchanbondseq_out(2 downto 0),
      rxchanisaligned_out(2 downto 0) => rxchanisaligned_out(2 downto 0),
      rxchanrealign_out(2 downto 0) => rxchanrealign_out(2 downto 0),
      rxchbonden_in(2 downto 0) => rxchbonden_in(2 downto 0),
      rxchbondi_in(14 downto 0) => rxchbondi_in(14 downto 0),
      rxchbondlevel_in(8 downto 0) => rxchbondlevel_in(8 downto 0),
      rxchbondmaster_in(2 downto 0) => rxchbondmaster_in(2 downto 0),
      rxchbondo_out(14 downto 0) => rxchbondo_out(14 downto 0),
      rxchbondslave_in(2 downto 0) => rxchbondslave_in(2 downto 0),
      rxckcaldone_out(2 downto 0) => rxckcaldone_out(2 downto 0),
      rxckcalreset_in(2 downto 0) => rxckcalreset_in(2 downto 0),
      rxckcalstart_in(20 downto 0) => rxckcalstart_in(20 downto 0),
      rxclkcorcnt_out(5 downto 0) => rxclkcorcnt_out(5 downto 0),
      rxcominitdet_out(2 downto 0) => rxcominitdet_out(2 downto 0),
      rxcommadet_out(2 downto 0) => rxcommadet_out(2 downto 0),
      rxcommadeten_in(2 downto 0) => rxcommadeten_in(2 downto 0),
      rxcomsasdet_out(2 downto 0) => rxcomsasdet_out(2 downto 0),
      rxcomwakedet_out(2 downto 0) => rxcomwakedet_out(2 downto 0),
      rxctrl0_out(47 downto 0) => rxctrl0_out(47 downto 0),
      rxctrl1_out(47 downto 0) => rxctrl1_out(47 downto 0),
      rxctrl2_out(23 downto 0) => rxctrl2_out(23 downto 0),
      rxctrl3_out(23 downto 0) => rxctrl3_out(23 downto 0),
      rxdata_out(383 downto 0) => rxdata_out(383 downto 0),
      rxdataextendrsvd_out(23 downto 0) => rxdataextendrsvd_out(23 downto 0),
      rxdatavalid_out(5 downto 0) => rxdatavalid_out(5 downto 0),
      rxdfeagcctrl_in(5 downto 0) => rxdfeagcctrl_in(5 downto 0),
      rxdfeagchold_in(2 downto 0) => rxdfeagchold_in(2 downto 0),
      rxdfeagcovrden_in(2 downto 0) => rxdfeagcovrden_in(2 downto 0),
      rxdfecfokfcnum_in(11 downto 0) => rxdfecfokfcnum_in(11 downto 0),
      rxdfecfokfen_in(2 downto 0) => rxdfecfokfen_in(2 downto 0),
      rxdfecfokfpulse_in(2 downto 0) => rxdfecfokfpulse_in(2 downto 0),
      rxdfecfokhold_in(2 downto 0) => rxdfecfokhold_in(2 downto 0),
      rxdfecfokovren_in(2 downto 0) => rxdfecfokovren_in(2 downto 0),
      rxdfekhhold_in(2 downto 0) => rxdfekhhold_in(2 downto 0),
      rxdfekhovrden_in(2 downto 0) => rxdfekhovrden_in(2 downto 0),
      rxdfelfhold_in(2 downto 0) => rxdfelfhold_in(2 downto 0),
      rxdfelfovrden_in(2 downto 0) => rxdfelfovrden_in(2 downto 0),
      rxdfelpmreset_in(2 downto 0) => rxdfelpmreset_in(2 downto 0),
      rxdfetap10hold_in(2 downto 0) => rxdfetap10hold_in(2 downto 0),
      rxdfetap10ovrden_in(2 downto 0) => rxdfetap10ovrden_in(2 downto 0),
      rxdfetap11hold_in(2 downto 0) => rxdfetap11hold_in(2 downto 0),
      rxdfetap11ovrden_in(2 downto 0) => rxdfetap11ovrden_in(2 downto 0),
      rxdfetap12hold_in(2 downto 0) => rxdfetap12hold_in(2 downto 0),
      rxdfetap12ovrden_in(2 downto 0) => rxdfetap12ovrden_in(2 downto 0),
      rxdfetap13hold_in(2 downto 0) => rxdfetap13hold_in(2 downto 0),
      rxdfetap13ovrden_in(2 downto 0) => rxdfetap13ovrden_in(2 downto 0),
      rxdfetap14hold_in(2 downto 0) => rxdfetap14hold_in(2 downto 0),
      rxdfetap14ovrden_in(2 downto 0) => rxdfetap14ovrden_in(2 downto 0),
      rxdfetap15hold_in(2 downto 0) => rxdfetap15hold_in(2 downto 0),
      rxdfetap15ovrden_in(2 downto 0) => rxdfetap15ovrden_in(2 downto 0),
      rxdfetap2hold_in(2 downto 0) => rxdfetap2hold_in(2 downto 0),
      rxdfetap2ovrden_in(2 downto 0) => rxdfetap2ovrden_in(2 downto 0),
      rxdfetap3hold_in(2 downto 0) => rxdfetap3hold_in(2 downto 0),
      rxdfetap3ovrden_in(2 downto 0) => rxdfetap3ovrden_in(2 downto 0),
      rxdfetap4hold_in(2 downto 0) => rxdfetap4hold_in(2 downto 0),
      rxdfetap4ovrden_in(2 downto 0) => rxdfetap4ovrden_in(2 downto 0),
      rxdfetap5hold_in(2 downto 0) => rxdfetap5hold_in(2 downto 0),
      rxdfetap5ovrden_in(2 downto 0) => rxdfetap5ovrden_in(2 downto 0),
      rxdfetap6hold_in(2 downto 0) => rxdfetap6hold_in(2 downto 0),
      rxdfetap6ovrden_in(2 downto 0) => rxdfetap6ovrden_in(2 downto 0),
      rxdfetap7hold_in(2 downto 0) => rxdfetap7hold_in(2 downto 0),
      rxdfetap7ovrden_in(2 downto 0) => rxdfetap7ovrden_in(2 downto 0),
      rxdfetap8hold_in(2 downto 0) => rxdfetap8hold_in(2 downto 0),
      rxdfetap8ovrden_in(2 downto 0) => rxdfetap8ovrden_in(2 downto 0),
      rxdfetap9hold_in(2 downto 0) => rxdfetap9hold_in(2 downto 0),
      rxdfetap9ovrden_in(2 downto 0) => rxdfetap9ovrden_in(2 downto 0),
      rxdfeuthold_in(2 downto 0) => rxdfeuthold_in(2 downto 0),
      rxdfeutovrden_in(2 downto 0) => rxdfeutovrden_in(2 downto 0),
      rxdfevphold_in(2 downto 0) => rxdfevphold_in(2 downto 0),
      rxdfevpovrden_in(2 downto 0) => rxdfevpovrden_in(2 downto 0),
      rxdfexyden_in(2 downto 0) => rxdfexyden_in(2 downto 0),
      rxdlybypass_in(2 downto 0) => rxdlybypass_in(2 downto 0),
      rxdlyen_in(2 downto 0) => rxdlyen_in(2 downto 0),
      rxdlyovrden_in(2 downto 0) => rxdlyovrden_in(2 downto 0),
      rxdlysreset_in(2 downto 0) => rxdlysreset_in(2 downto 0),
      rxdlysresetdone_out(2 downto 0) => rxdlysresetdone_out(2 downto 0),
      rxelecidle_out(2 downto 0) => rxelecidle_out(2 downto 0),
      rxelecidlemode_in(5 downto 0) => rxelecidlemode_in(5 downto 0),
      rxeqtraining_in(2 downto 0) => rxeqtraining_in(2 downto 0),
      rxgearboxslip_in(2 downto 0) => rxgearboxslip_in(2 downto 0),
      rxheader_out(17 downto 0) => rxheader_out(17 downto 0),
      rxheadervalid_out(5 downto 0) => rxheadervalid_out(5 downto 0),
      rxlatclk_in(2 downto 0) => rxlatclk_in(2 downto 0),
      rxlfpstresetdet_out(2 downto 0) => rxlfpstresetdet_out(2 downto 0),
      rxlfpsu2lpexitdet_out(2 downto 0) => rxlfpsu2lpexitdet_out(2 downto 0),
      rxlfpsu3wakedet_out(2 downto 0) => rxlfpsu3wakedet_out(2 downto 0),
      rxlpmen_in(2 downto 0) => rxlpmen_in(2 downto 0),
      rxlpmgchold_in(2 downto 0) => rxlpmgchold_in(2 downto 0),
      rxlpmgcovrden_in(2 downto 0) => rxlpmgcovrden_in(2 downto 0),
      rxlpmhfhold_in(2 downto 0) => rxlpmhfhold_in(2 downto 0),
      rxlpmhfovrden_in(2 downto 0) => rxlpmhfovrden_in(2 downto 0),
      rxlpmlfhold_in(2 downto 0) => rxlpmlfhold_in(2 downto 0),
      rxlpmlfklovrden_in(2 downto 0) => rxlpmlfklovrden_in(2 downto 0),
      rxlpmoshold_in(2 downto 0) => rxlpmoshold_in(2 downto 0),
      rxlpmosovrden_in(2 downto 0) => rxlpmosovrden_in(2 downto 0),
      rxmcommaalignen_in(2 downto 0) => rxmcommaalignen_in(2 downto 0),
      rxmonitorout_out(23 downto 0) => rxmonitorout_out(23 downto 0),
      rxmonitorsel_in(5 downto 0) => rxmonitorsel_in(5 downto 0),
      rxoobreset_in(2 downto 0) => rxoobreset_in(2 downto 0),
      rxoscalreset_in(2 downto 0) => rxoscalreset_in(2 downto 0),
      rxoshold_in(2 downto 0) => rxoshold_in(2 downto 0),
      rxosintdone_out(2 downto 0) => rxosintdone_out(2 downto 0),
      rxosintstarted_out(2 downto 0) => rxosintstarted_out(2 downto 0),
      rxosintstrobedone_out(2 downto 0) => rxosintstrobedone_out(2 downto 0),
      rxosintstrobestarted_out(2 downto 0) => rxosintstrobestarted_out(2 downto 0),
      rxosovrden_in(2 downto 0) => rxosovrden_in(2 downto 0),
      rxoutclk_out(2 downto 0) => rxoutclk_out(2 downto 0),
      rxoutclkfabric_out(2 downto 0) => rxoutclkfabric_out(2 downto 0),
      rxoutclkpcs_out(2 downto 0) => rxoutclkpcs_out(2 downto 0),
      rxoutclksel_in(8 downto 0) => rxoutclksel_in(8 downto 0),
      rxpcommaalignen_in(2 downto 0) => rxpcommaalignen_in(2 downto 0),
      rxpcsreset_in(2 downto 0) => rxpcsreset_in(2 downto 0),
      rxpd_in(5 downto 0) => rxpd_in(5 downto 0),
      rxphalign_in(2 downto 0) => rxphalign_in(2 downto 0),
      rxphaligndone_out(2 downto 0) => rxphaligndone_out(2 downto 0),
      rxphalignen_in(2 downto 0) => rxphalignen_in(2 downto 0),
      rxphalignerr_out(2 downto 0) => rxphalignerr_out(2 downto 0),
      rxphdlypd_in(2 downto 0) => rxphdlypd_in(2 downto 0),
      rxphdlyreset_in(2 downto 0) => rxphdlyreset_in(2 downto 0),
      rxphovrden_in(2 downto 0) => rxphovrden_in(2 downto 0),
      rxpllclksel_in(5 downto 0) => rxpllclksel_in(5 downto 0),
      rxpmareset_in(2 downto 0) => rxpmareset_in(2 downto 0),
      rxpmaresetdone_out(2 downto 0) => rxpmaresetdone_out(2 downto 0),
      rxpolarity_in(2 downto 0) => rxpolarity_in(2 downto 0),
      rxprbscntreset_in(2 downto 0) => rxprbscntreset_in(2 downto 0),
      rxprbserr_out(2 downto 0) => rxprbserr_out(2 downto 0),
      rxprbslocked_out(2 downto 0) => rxprbslocked_out(2 downto 0),
      rxprbssel_in(11 downto 0) => rxprbssel_in(11 downto 0),
      rxprgdivresetdone_out(2 downto 0) => rxprgdivresetdone_out(2 downto 0),
      rxqpien_in(2 downto 0) => rxqpien_in(2 downto 0),
      rxqpisenn_out(2 downto 0) => rxqpisenn_out(2 downto 0),
      rxqpisenp_out(2 downto 0) => rxqpisenp_out(2 downto 0),
      rxrate_in(8 downto 0) => rxrate_in(8 downto 0),
      rxratedone_out(2 downto 0) => rxratedone_out(2 downto 0),
      rxratemode_in(2 downto 0) => rxratemode_in(2 downto 0),
      rxrecclkout_out(2 downto 0) => rxrecclkout_out(2 downto 0),
      rxresetdone_out(2 downto 0) => \^rxresetdone_out\(2 downto 0),
      rxslide_in(2 downto 0) => rxslide_in(2 downto 0),
      rxsliderdy_out(2 downto 0) => rxsliderdy_out(2 downto 0),
      rxslipdone_out(2 downto 0) => rxslipdone_out(2 downto 0),
      rxslipoutclk_in(2 downto 0) => rxslipoutclk_in(2 downto 0),
      rxslipoutclkrdy_out(2 downto 0) => rxslipoutclkrdy_out(2 downto 0),
      rxslippma_in(2 downto 0) => rxslippma_in(2 downto 0),
      rxslippmardy_out(2 downto 0) => rxslippmardy_out(2 downto 0),
      rxstartofseq_out(5 downto 0) => rxstartofseq_out(5 downto 0),
      rxstatus_out(8 downto 0) => rxstatus_out(8 downto 0),
      rxsyncallin_in(2 downto 0) => rxsyncallin_in(2 downto 0),
      rxsyncdone_out(2 downto 0) => rxsyncdone_out(2 downto 0),
      rxsyncin_in(2 downto 0) => rxsyncin_in(2 downto 0),
      rxsyncmode_in(2 downto 0) => rxsyncmode_in(2 downto 0),
      rxsyncout_out(2 downto 0) => rxsyncout_out(2 downto 0),
      rxsysclksel_in(5 downto 0) => rxsysclksel_in(5 downto 0),
      rxtermination_in(2 downto 0) => rxtermination_in(2 downto 0),
      rxusrclk2_in(2 downto 0) => rxusrclk2_in(2 downto 0),
      rxusrclk_in(2 downto 0) => rxusrclk_in(2 downto 0),
      rxvalid_out(2 downto 0) => rxvalid_out(2 downto 0),
      sigvalidclk_in(2 downto 0) => sigvalidclk_in(2 downto 0),
      tstin_in(59 downto 0) => tstin_in(59 downto 0),
      tx8b10bbypass_in(23 downto 0) => tx8b10bbypass_in(23 downto 0),
      tx8b10ben_in(2 downto 0) => tx8b10ben_in(2 downto 0),
      txbufstatus_out(5 downto 0) => txbufstatus_out(5 downto 0),
      txcomfinish_out(2 downto 0) => txcomfinish_out(2 downto 0),
      txcominit_in(2 downto 0) => txcominit_in(2 downto 0),
      txcomsas_in(2 downto 0) => txcomsas_in(2 downto 0),
      txcomwake_in(2 downto 0) => txcomwake_in(2 downto 0),
      txctrl2_in(23 downto 0) => txctrl2_in(23 downto 0),
      txdataextendrsvd_in(23 downto 0) => txdataextendrsvd_in(23 downto 0),
      txdccdone_out(2 downto 0) => txdccdone_out(2 downto 0),
      txdccforcestart_in(2 downto 0) => txdccforcestart_in(2 downto 0),
      txdccreset_in(2 downto 0) => txdccreset_in(2 downto 0),
      txdeemph_in(5 downto 0) => txdeemph_in(5 downto 0),
      txdetectrx_in(2 downto 0) => txdetectrx_in(2 downto 0),
      txdiffctrl_in(14 downto 0) => txdiffctrl_in(14 downto 0),
      txdlysresetdone_out(2 downto 0) => txdlysresetdone_out(2 downto 0),
      txelecidle_in(2 downto 0) => txelecidle_in(2 downto 0),
      txheader_in(17 downto 0) => txheader_in(17 downto 0),
      txinhibit_in(2 downto 0) => txinhibit_in(2 downto 0),
      txlatclk_in(2 downto 0) => txlatclk_in(2 downto 0),
      txlfpstreset_in(2 downto 0) => txlfpstreset_in(2 downto 0),
      txlfpsu2lpexit_in(2 downto 0) => txlfpsu2lpexit_in(2 downto 0),
      txlfpsu3wake_in(2 downto 0) => txlfpsu3wake_in(2 downto 0),
      txmaincursor_in(20 downto 0) => txmaincursor_in(20 downto 0),
      txmargin_in(8 downto 0) => txmargin_in(8 downto 0),
      txmuxdcdexhold_in(2 downto 0) => txmuxdcdexhold_in(2 downto 0),
      txmuxdcdorwren_in(2 downto 0) => txmuxdcdorwren_in(2 downto 0),
      txoneszeros_in(2 downto 0) => txoneszeros_in(2 downto 0),
      txoutclk_out(2 downto 0) => txoutclk_out(2 downto 0),
      txoutclkfabric_out(2 downto 0) => txoutclkfabric_out(2 downto 0),
      txoutclkpcs_out(2 downto 0) => txoutclkpcs_out(2 downto 0),
      txoutclksel_in(8 downto 0) => txoutclksel_in(8 downto 0),
      txpcsreset_in(2 downto 0) => txpcsreset_in(2 downto 0),
      txpd_in(5 downto 0) => txpd_in(5 downto 0),
      txpdelecidlemode_in(2 downto 0) => txpdelecidlemode_in(2 downto 0),
      txphaligndone_out(2 downto 0) => \^txphaligndone_out\(2 downto 0),
      txphinitdone_out(2 downto 0) => txphinitdone_out(2 downto 0),
      txpippmen_in(2 downto 0) => txpippmen_in(2 downto 0),
      txpippmovrden_in(2 downto 0) => txpippmovrden_in(2 downto 0),
      txpippmpd_in(2 downto 0) => txpippmpd_in(2 downto 0),
      txpippmsel_in(2 downto 0) => txpippmsel_in(2 downto 0),
      txpippmstepsize_in(14 downto 0) => txpippmstepsize_in(14 downto 0),
      txpisopd_in(2 downto 0) => txpisopd_in(2 downto 0),
      txpllclksel_in(5 downto 0) => txpllclksel_in(5 downto 0),
      txpmareset_in(2 downto 0) => txpmareset_in(2 downto 0),
      txpmaresetdone_out(2 downto 0) => txpmaresetdone_out(2 downto 0),
      txpolarity_in(2 downto 0) => txpolarity_in(2 downto 0),
      txpostcursor_in(14 downto 0) => txpostcursor_in(14 downto 0),
      txprbsforceerr_in(2 downto 0) => txprbsforceerr_in(2 downto 0),
      txprbssel_in(11 downto 0) => txprbssel_in(11 downto 0),
      txprecursor_in(14 downto 0) => txprecursor_in(14 downto 0),
      txprgdivresetdone_out(2 downto 0) => txprgdivresetdone_out(2 downto 0),
      txqpibiasen_in(2 downto 0) => txqpibiasen_in(2 downto 0),
      txqpisenn_out(2 downto 0) => txqpisenn_out(2 downto 0),
      txqpisenp_out(2 downto 0) => txqpisenp_out(2 downto 0),
      txqpiweakpup_in(2 downto 0) => txqpiweakpup_in(2 downto 0),
      txrate_in(8 downto 0) => txrate_in(8 downto 0),
      txratedone_out(2 downto 0) => txratedone_out(2 downto 0),
      txratemode_in(2 downto 0) => txratemode_in(2 downto 0),
      txresetdone_out(2 downto 0) => \^txresetdone_out\(2 downto 0),
      txsequence_in(20 downto 0) => txsequence_in(20 downto 0),
      txswing_in(2 downto 0) => txswing_in(2 downto 0),
      txsyncdone_out(2 downto 0) => \^txsyncdone_out\(2 downto 0),
      txsysclksel_in(5 downto 0) => txsysclksel_in(5 downto 0),
      txusrclk2_in(2 downto 0) => txusrclk2_in(2 downto 0),
      txusrclk_in(2 downto 0) => txusrclk_in(2 downto 0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      rxresetdone_out(0) => \^rxresetdone_out\(0),
      rxresetdone_sync(0) => rxresetdone_sync(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_3
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      txresetdone_out(0) => \^txresetdone_out\(0),
      txresetdone_sync(0) => txresetdone_sync(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst\: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_4
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      rxresetdone_out(0) => \^rxresetdone_out\(1),
      rxresetdone_sync(0) => rxresetdone_sync(1)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst\: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_5
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      txresetdone_out(0) => \^txresetdone_out\(1),
      txresetdone_sync(0) => txresetdone_sync(1)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst\: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_6
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      rxresetdone_out(0) => \^rxresetdone_out\(2),
      rxresetdone_sync(0) => rxresetdone_sync(2)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst\: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_7
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      txresetdone_out(0) => \^txresetdone_out\(2),
      txresetdone_sync(0) => txresetdone_sync(2)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_reset
     port map (
      GTHE4_CHANNEL_CPLLPD(0) => gtwiz_reset_pllreset_tx_int,
      GTHE4_CHANNEL_GTRXRESET(0) => gtwiz_reset_gtrxreset_int,
      GTHE4_CHANNEL_GTTXRESET(0) => gtwiz_reset_gttxreset_int,
      GTHE4_CHANNEL_RXPROGDIVRESET(0) => gtwiz_reset_rxprogdivreset_int,
      GTHE4_CHANNEL_RXUSERRDY(0) => gtwiz_reset_rxuserrdy_int,
      GTHE4_CHANNEL_TXPROGDIVRESET(0) => gtwiz_reset_txprogdivreset_int,
      GTHE4_CHANNEL_TXUSERRDY(0) => gtwiz_reset_txuserrdy_int,
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll0lock_in(0),
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      in0 => \gtwiz_reset_gtpowergood_int__0\,
      pllreset_tx_out_reg_0 => \gtwiz_reset_plllock_tx_int__0\,
      pllreset_tx_out_reg_1 => \gtwiz_reset_rxcdrlock_int__0\,
      rst_in0 => rst_in0,
      rst_in_sync2_reg => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11\,
      rxresetdone_sync(2 downto 0) => rxresetdone_sync(2 downto 0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      txresetdone_sync(2 downto 0) => txresetdone_sync(2 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0)
    );
\gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst\: entity work.design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_buffbypass_tx
     port map (
      GTHE4_CHANNEL_TXDLYSRESET(0) => txdlysreset_int(2),
      GTHE4_CHANNEL_TXSYNCALLIN(0) => txsyncallin_int(0),
      gtwiz_buffbypass_tx_done_out(0) => gtwiz_buffbypass_tx_done_out(0),
      gtwiz_buffbypass_tx_error_out(0) => gtwiz_buffbypass_tx_error_out(0),
      gtwiz_buffbypass_tx_reset_in(0) => gtwiz_buffbypass_tx_reset_in(0),
      gtwiz_buffbypass_tx_start_user_in(0) => gtwiz_buffbypass_tx_start_user_in(0),
      rst_in_out_reg => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11\,
      txphaligndone_out(2 downto 0) => \^txphaligndone_out\(2 downto 0),
      txsyncdone_out(0) => \^txsyncdone_out\(0),
      txusrclk2_in(0) => txusrclk2_in(0)
    );
gtwiz_reset_gtpowergood_int: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gtpowergood_out\(1),
      I1 => \^gtpowergood_out\(2),
      I2 => \^gtpowergood_out\(0),
      O => \gtwiz_reset_gtpowergood_int__0\
    );
gtwiz_reset_plllock_tx_int: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cplllock_out\(1),
      I1 => \^cplllock_out\(2),
      I2 => \^cplllock_out\(0),
      O => \gtwiz_reset_plllock_tx_int__0\
    );
gtwiz_reset_rxcdrlock_int: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rxcdrlock_out\(1),
      I1 => \^rxcdrlock_out\(2),
      I2 => \^rxcdrlock_out\(0),
      O => \gtwiz_reset_rxcdrlock_int__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi is
  port (
    src_in : out STD_LOGIC;
    DRP_Status_common : out STD_LOGIC_VECTOR ( 17 downto 0 );
    drpen_common_in : out STD_LOGIC;
    drpwe_common_in : out STD_LOGIC;
    \DRP_Status_Reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DRP_Status_Reg_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    drpclk : in STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DRP_Rsp_Rd_Toggle_reg_0 : in STD_LOGIC;
    vid_phy_axi4lite_aresetn : in STD_LOGIC;
    drprdy_common_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \slv_reg_0x60_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi is
  signal \DRPADDR[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[1]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[3]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[4]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[5]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[6]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[7]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[8]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[9]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[10]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[11]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[12]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[13]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[14]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[15]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[1]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[3]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[4]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[5]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[6]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[7]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[8]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[9]_i_1_n_0\ : STD_LOGIC;
  signal \DRPEN_i_1__2_n_0\ : STD_LOGIC;
  signal \DRPEN_inferred__0/i__n_0\ : STD_LOGIC;
  signal DRPWE_n_0 : STD_LOGIC;
  signal DRP_Config_Reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DRP_Status_Rdy_i_1__2_n_0\ : STD_LOGIC;
  signal DRP_Status_Reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \DRP_Status_Reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \DRP_Status_Reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \^drp_status_common\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal DRP_Status_sync : STD_LOGIC_VECTOR ( 16 to 16 );
  signal DRP_Status_sync_rdy_del : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle : STD_LOGIC;
  signal \DRP_Txn_Avail_Toggle_i_1__2_n_0\ : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_pulse : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_q_reg_n_0 : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_sync : STD_LOGIC;
  signal RST : STD_LOGIC;
  signal \drp_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal drp_state_n_0 : STD_LOGIC;
  signal drp_txn_available_del_reg_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in0_in : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_1 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_10 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_11 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_12 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_13 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_14 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_15 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_16 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_2 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_23 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_24 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_25 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_26 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_27 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_28 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_29 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_3 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_30 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_31 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_32 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_4 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_5 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_6 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_7 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_8 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_9 : STD_LOGIC;
  signal NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 18 );
  signal NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRPADDR[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \DRPADDR[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \DRPADDR[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \DRPADDR[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \DRPADDR[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \DRPADDR[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \DRPADDR[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \DRPADDR[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \DRPADDR[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \DRPADDR[9]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \DRPDI[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \DRPDI[10]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \DRPDI[11]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \DRPDI[12]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \DRPDI[13]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \DRPDI[14]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \DRPDI[15]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \DRPDI[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \DRPDI[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \DRPDI[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \DRPDI[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \DRPDI[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \DRPDI[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \DRPDI[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \DRPDI[8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \DRPDI[9]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \DRPEN_inferred__0/i_\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of DRPWE : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \drp_state[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2__2\ : label is "soft_lutpair87";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_handshake_DRP_Config_inst : label is 3;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_handshake_DRP_Config_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_handshake_DRP_Config_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_handshake_DRP_Config_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_handshake_DRP_Config_inst : label is 33;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_handshake_DRP_Config_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_handshake_DRP_Config_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_handshake_DRP_Status_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_handshake_DRP_Status_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_handshake_DRP_Status_inst : label is 0;
  attribute VERSION of xpm_handshake_DRP_Status_inst : label is 0;
  attribute WIDTH of xpm_handshake_DRP_Status_inst : label is 32;
  attribute XPM_CDC of xpm_handshake_DRP_Status_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_handshake_DRP_Status_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute VERSION of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute XPM_CDC of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_single_drp_reset_RST_inst : label is "1'b1";
  attribute DEST_SYNC_FF of xpm_single_drp_reset_RST_inst : label is 4;
  attribute INIT : string;
  attribute INIT of xpm_single_drp_reset_RST_inst : label is "1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_single_drp_reset_RST_inst : label is 1;
  attribute VERSION of xpm_single_drp_reset_RST_inst : label is 0;
  attribute XPM_CDC of xpm_single_drp_reset_RST_inst : label is "ASYNC_RST";
  attribute XPM_MODULE of xpm_single_drp_reset_RST_inst : label is "TRUE";
begin
  DRP_Status_common(17 downto 0) <= \^drp_status_common\(17 downto 0);
  src_in <= \^src_in\;
\DRPADDR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_32,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[0]_i_1_n_0\
    );
\DRPADDR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_31,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[1]_i_1_n_0\
    );
\DRPADDR[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_30,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[2]_i_1_n_0\
    );
\DRPADDR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_29,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[3]_i_1_n_0\
    );
\DRPADDR[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_28,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[4]_i_1_n_0\
    );
\DRPADDR[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_27,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[5]_i_1_n_0\
    );
\DRPADDR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_26,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[6]_i_1_n_0\
    );
\DRPADDR[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_25,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[7]_i_1_n_0\
    );
\DRPADDR[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_24,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[8]_i_1_n_0\
    );
\DRPADDR[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_23,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[9]_i_1_n_0\
    );
\DRPADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[0]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_0\(0),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[1]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_0\(1),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[2]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_0\(2),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[3]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_0\(3),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[4]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_0\(4),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[5]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_0\(5),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[6]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_0\(6),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[7]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_0\(7),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[8]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_0\(8),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPADDR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[9]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_0\(9),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_16,
      I3 => \drp_state__0\(1),
      O => \DRPDI[0]_i_1_n_0\
    );
\DRPDI[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_6,
      I3 => \drp_state__0\(1),
      O => \DRPDI[10]_i_1_n_0\
    );
\DRPDI[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_5,
      I3 => \drp_state__0\(1),
      O => \DRPDI[11]_i_1_n_0\
    );
\DRPDI[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_4,
      I3 => \drp_state__0\(1),
      O => \DRPDI[12]_i_1_n_0\
    );
\DRPDI[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_3,
      I3 => \drp_state__0\(1),
      O => \DRPDI[13]_i_1_n_0\
    );
\DRPDI[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_2,
      I3 => \drp_state__0\(1),
      O => \DRPDI[14]_i_1_n_0\
    );
\DRPDI[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_1,
      I3 => \drp_state__0\(1),
      O => \DRPDI[15]_i_1_n_0\
    );
\DRPDI[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_15,
      I3 => \drp_state__0\(1),
      O => \DRPDI[1]_i_1_n_0\
    );
\DRPDI[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_14,
      I3 => \drp_state__0\(1),
      O => \DRPDI[2]_i_1_n_0\
    );
\DRPDI[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_13,
      I3 => \drp_state__0\(1),
      O => \DRPDI[3]_i_1_n_0\
    );
\DRPDI[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_12,
      I3 => \drp_state__0\(1),
      O => \DRPDI[4]_i_1_n_0\
    );
\DRPDI[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_11,
      I3 => \drp_state__0\(1),
      O => \DRPDI[5]_i_1_n_0\
    );
\DRPDI[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_10,
      I3 => \drp_state__0\(1),
      O => \DRPDI[6]_i_1_n_0\
    );
\DRPDI[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_9,
      I3 => \drp_state__0\(1),
      O => \DRPDI[7]_i_1_n_0\
    );
\DRPDI[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_8,
      I3 => \drp_state__0\(1),
      O => \DRPDI[8]_i_1_n_0\
    );
\DRPDI[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_7,
      I3 => \drp_state__0\(1),
      O => \DRPDI[9]_i_1_n_0\
    );
\DRPDI_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[0]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(0),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[10]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(10),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[11]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(11),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[12]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(12),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[13]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(13),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[14]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(14),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[15]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(15),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[1]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(1),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[2]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(2),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[3]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(3),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[4]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(4),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[5]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(5),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[6]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(6),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[7]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(7),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[8]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(8),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPDI_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[9]_i_1_n_0\,
      Q => \DRP_Status_Reg_reg[15]_1\(9),
      R => \DRPEN_i_1__2_n_0\
    );
\DRPEN_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => RST,
      I1 => DRP_Txn_Avail_Toggle_sync,
      I2 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      O => \DRPEN_i_1__2_n_0\
    );
\DRPEN_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => p_1_in0_in,
      O => \DRPEN_inferred__0/i__n_0\
    );
DRPEN_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPEN_inferred__0/i__n_0\,
      Q => drpen_common_in,
      R => \DRPEN_i_1__2_n_0\
    );
DRPWE: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => p_1_in,
      O => DRPWE_n_0
    );
DRPWE_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => DRPWE_n_0,
      Q => drpwe_common_in,
      R => \DRPEN_i_1__2_n_0\
    );
\DRP_Config_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(0),
      Q => DRP_Config_Reg(0),
      R => '0'
    );
\DRP_Config_Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(10),
      Q => DRP_Config_Reg(10),
      R => '0'
    );
\DRP_Config_Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(11),
      Q => DRP_Config_Reg(11),
      R => '0'
    );
\DRP_Config_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(12),
      Q => DRP_Config_Reg(12),
      R => '0'
    );
\DRP_Config_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(13),
      Q => DRP_Config_Reg(13),
      R => '0'
    );
\DRP_Config_Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(14),
      Q => DRP_Config_Reg(16),
      R => '0'
    );
\DRP_Config_Reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(15),
      Q => DRP_Config_Reg(17),
      R => '0'
    );
\DRP_Config_Reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(16),
      Q => DRP_Config_Reg(18),
      R => '0'
    );
\DRP_Config_Reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(17),
      Q => DRP_Config_Reg(19),
      R => '0'
    );
\DRP_Config_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(1),
      Q => DRP_Config_Reg(1),
      R => '0'
    );
\DRP_Config_Reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(18),
      Q => DRP_Config_Reg(20),
      R => '0'
    );
\DRP_Config_Reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(19),
      Q => DRP_Config_Reg(21),
      R => '0'
    );
\DRP_Config_Reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(20),
      Q => DRP_Config_Reg(22),
      R => '0'
    );
\DRP_Config_Reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(21),
      Q => DRP_Config_Reg(23),
      R => '0'
    );
\DRP_Config_Reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(22),
      Q => DRP_Config_Reg(24),
      R => '0'
    );
\DRP_Config_Reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(23),
      Q => DRP_Config_Reg(25),
      R => '0'
    );
\DRP_Config_Reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(24),
      Q => DRP_Config_Reg(26),
      R => '0'
    );
\DRP_Config_Reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(25),
      Q => DRP_Config_Reg(27),
      R => '0'
    );
\DRP_Config_Reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(26),
      Q => DRP_Config_Reg(28),
      R => '0'
    );
\DRP_Config_Reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(27),
      Q => DRP_Config_Reg(29),
      R => '0'
    );
\DRP_Config_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(2),
      Q => DRP_Config_Reg(2),
      R => '0'
    );
\DRP_Config_Reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(28),
      Q => DRP_Config_Reg(30),
      R => '0'
    );
\DRP_Config_Reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(29),
      Q => DRP_Config_Reg(31),
      R => '0'
    );
\DRP_Config_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(3),
      Q => DRP_Config_Reg(3),
      R => '0'
    );
\DRP_Config_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(4),
      Q => DRP_Config_Reg(4),
      R => '0'
    );
\DRP_Config_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(5),
      Q => DRP_Config_Reg(5),
      R => '0'
    );
\DRP_Config_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(6),
      Q => DRP_Config_Reg(6),
      R => '0'
    );
\DRP_Config_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(7),
      Q => DRP_Config_Reg(7),
      R => '0'
    );
\DRP_Config_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(8),
      Q => DRP_Config_Reg(8),
      R => '0'
    );
\DRP_Config_Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \slv_reg_0x60_reg[31]\(9),
      Q => DRP_Config_Reg(9),
      R => '0'
    );
DRP_Rsp_Rd_Toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => DRP_Rsp_Rd_Toggle_reg_0,
      Q => \^src_in\,
      R => '0'
    );
\DRP_Status_Rdy_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => \^drp_status_common\(16),
      I1 => DRP_Status_sync(16),
      I2 => DRP_Status_sync_rdy_del,
      I3 => vid_phy_axi4lite_aresetn,
      I4 => Q(0),
      O => \DRP_Status_Rdy_i_1__2_n_0\
    );
DRP_Status_Rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => \DRP_Status_Rdy_i_1__2_n_0\,
      Q => \^drp_status_common\(16),
      R => '0'
    );
\DRP_Status_Reg[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000001000"
    )
        port map (
      I0 => \drp_state__0\(1),
      I1 => \drp_state__0\(0),
      I2 => \drp_state__0\(2),
      I3 => drprdy_common_out,
      I4 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      I5 => DRP_Txn_Avail_Toggle_sync,
      O => \DRP_Status_Reg[15]_i_1__2_n_0\
    );
\DRP_Status_Reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABAA"
    )
        port map (
      I0 => DRP_Status_Reg(16),
      I1 => \drp_state__0\(1),
      I2 => \drp_state__0\(0),
      I3 => drp_state_n_0,
      I4 => RST,
      I5 => DRP_Txn_Avail_Toggle_pulse,
      O => \DRP_Status_Reg[16]_i_1_n_0\
    );
\DRP_Status_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(0),
      Q => DRP_Status_Reg(0),
      R => RST
    );
\DRP_Status_Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(10),
      Q => DRP_Status_Reg(10),
      R => RST
    );
\DRP_Status_Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(11),
      Q => DRP_Status_Reg(11),
      R => RST
    );
\DRP_Status_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(12),
      Q => DRP_Status_Reg(12),
      R => RST
    );
\DRP_Status_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(13),
      Q => DRP_Status_Reg(13),
      R => RST
    );
\DRP_Status_Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(14),
      Q => DRP_Status_Reg(14),
      R => RST
    );
\DRP_Status_Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(15),
      Q => DRP_Status_Reg(15),
      R => RST
    );
\DRP_Status_Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRP_Status_Reg[16]_i_1_n_0\,
      Q => DRP_Status_Reg(16),
      R => '0'
    );
\DRP_Status_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(1),
      Q => DRP_Status_Reg(1),
      R => RST
    );
\DRP_Status_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(2),
      Q => DRP_Status_Reg(2),
      R => RST
    );
\DRP_Status_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(3),
      Q => DRP_Status_Reg(3),
      R => RST
    );
\DRP_Status_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(4),
      Q => DRP_Status_Reg(4),
      R => RST
    );
\DRP_Status_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(5),
      Q => DRP_Status_Reg(5),
      R => RST
    );
\DRP_Status_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(6),
      Q => DRP_Status_Reg(6),
      R => RST
    );
\DRP_Status_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(7),
      Q => DRP_Status_Reg(7),
      R => RST
    );
\DRP_Status_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(8),
      Q => DRP_Status_Reg(8),
      R => RST
    );
\DRP_Status_Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__2_n_0\,
      D => D(9),
      Q => DRP_Status_Reg(9),
      R => RST
    );
DRP_Status_sync_rdy_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => DRP_Status_sync(16),
      Q => DRP_Status_sync_rdy_del,
      R => '0'
    );
\DRP_Txn_Avail_Toggle_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DRP_Txn_Avail_Toggle,
      O => \DRP_Txn_Avail_Toggle_i_1__2_n_0\
    );
DRP_Txn_Avail_Toggle_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => DRP_Txn_Avail_Toggle_sync,
      Q => DRP_Txn_Avail_Toggle_q_reg_n_0,
      R => '0'
    );
DRP_Txn_Avail_Toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \DRP_Txn_Avail_Toggle_i_1__2_n_0\,
      Q => DRP_Txn_Avail_Toggle,
      R => '0'
    );
drp_state: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => drprdy_common_out,
      O => drp_state_n_0
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \drp_state__0\(1),
      I1 => DRP_Txn_Avail_Toggle_sync,
      I2 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      O => \drp_state[0]_i_1_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0338FFFFFFFF0338"
    )
        port map (
      I0 => drprdy_common_out,
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => \drp_state__0\(0),
      I4 => DRP_Txn_Avail_Toggle_sync,
      I5 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      O => \drp_state[1]_i_1_n_0\
    );
\drp_state[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      I1 => DRP_Txn_Avail_Toggle_sync,
      O => DRP_Txn_Avail_Toggle_pulse
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CCF4"
    )
        port map (
      I0 => drprdy_common_out,
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => \drp_state__0\(0),
      I4 => RST,
      I5 => DRP_Txn_Avail_Toggle_pulse,
      O => \drp_state[2]_i_1_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => drpclk,
      CE => \drp_state[1]_i_1_n_0\,
      D => \drp_state[0]_i_1_n_0\,
      Q => \drp_state__0\(0),
      S => RST
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \drp_state[1]_i_1_n_0\,
      D => DRP_Txn_Avail_Toggle_pulse,
      Q => \drp_state__0\(1),
      R => RST
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \drp_state[2]_i_1_n_0\,
      Q => \drp_state__0\(2),
      R => '0'
    );
drp_txn_available_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => Q(0),
      Q => drp_txn_available_del_reg_n_0,
      R => '0'
    );
xpm_handshake_DRP_Config_inst: entity work.design_1_vid_phy_controller_0_0_xpm_cdc_array_single
     port map (
      dest_clk => drpclk,
      dest_out(32) => DRP_Txn_Avail_Toggle_sync,
      dest_out(31) => xpm_handshake_DRP_Config_inst_n_1,
      dest_out(30) => xpm_handshake_DRP_Config_inst_n_2,
      dest_out(29) => xpm_handshake_DRP_Config_inst_n_3,
      dest_out(28) => xpm_handshake_DRP_Config_inst_n_4,
      dest_out(27) => xpm_handshake_DRP_Config_inst_n_5,
      dest_out(26) => xpm_handshake_DRP_Config_inst_n_6,
      dest_out(25) => xpm_handshake_DRP_Config_inst_n_7,
      dest_out(24) => xpm_handshake_DRP_Config_inst_n_8,
      dest_out(23) => xpm_handshake_DRP_Config_inst_n_9,
      dest_out(22) => xpm_handshake_DRP_Config_inst_n_10,
      dest_out(21) => xpm_handshake_DRP_Config_inst_n_11,
      dest_out(20) => xpm_handshake_DRP_Config_inst_n_12,
      dest_out(19) => xpm_handshake_DRP_Config_inst_n_13,
      dest_out(18) => xpm_handshake_DRP_Config_inst_n_14,
      dest_out(17) => xpm_handshake_DRP_Config_inst_n_15,
      dest_out(16) => xpm_handshake_DRP_Config_inst_n_16,
      dest_out(15 downto 14) => NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED(15 downto 14),
      dest_out(13) => p_1_in,
      dest_out(12) => p_1_in0_in,
      dest_out(11 downto 10) => NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED(11 downto 10),
      dest_out(9) => xpm_handshake_DRP_Config_inst_n_23,
      dest_out(8) => xpm_handshake_DRP_Config_inst_n_24,
      dest_out(7) => xpm_handshake_DRP_Config_inst_n_25,
      dest_out(6) => xpm_handshake_DRP_Config_inst_n_26,
      dest_out(5) => xpm_handshake_DRP_Config_inst_n_27,
      dest_out(4) => xpm_handshake_DRP_Config_inst_n_28,
      dest_out(3) => xpm_handshake_DRP_Config_inst_n_29,
      dest_out(2) => xpm_handshake_DRP_Config_inst_n_30,
      dest_out(1) => xpm_handshake_DRP_Config_inst_n_31,
      dest_out(0) => xpm_handshake_DRP_Config_inst_n_32,
      src_clk => vid_phy_axi4lite_aclk,
      src_in(32) => DRP_Txn_Avail_Toggle,
      src_in(31 downto 16) => DRP_Config_Reg(31 downto 16),
      src_in(15 downto 14) => B"00",
      src_in(13 downto 0) => DRP_Config_Reg(13 downto 0)
    );
xpm_handshake_DRP_Status_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(31 downto 18) => NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED(31 downto 18),
      dest_out(17) => \^drp_status_common\(17),
      dest_out(16) => DRP_Status_sync(16),
      dest_out(15 downto 0) => \^drp_status_common\(15 downto 0),
      src_clk => drpclk,
      src_in(31 downto 17) => B"000000000000000",
      src_in(16 downto 0) => DRP_Status_Reg(16 downto 0)
    );
xpm_single_DRP_Rsp_Rd_Toggle_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__562\
     port map (
      dest_clk => drpclk,
      dest_out => NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \^src_in\
    );
xpm_single_drp_reset_RST_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4\
     port map (
      dest_arst => RST,
      dest_clk => drpclk,
      src_arst => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__1\ is
  port (
    src_in : out STD_LOGIC;
    DRP_Status_b0gt0 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    drpen_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \syncstages_ff_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    drpclk : in STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DRP_Rsp_Rd_Toggle_reg_0 : in STD_LOGIC;
    vid_phy_axi4lite_aresetn : in STD_LOGIC;
    drprdy_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cfg_phy_mem_map_control_b0_reg[144]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__1\ : entity is "vid_phy_controller_v2_0_4_drp_control_hdmi";
end \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__1\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__1\ is
  signal \DRPADDR[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[1]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[3]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[4]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[5]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[6]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[7]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[8]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[9]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[10]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[11]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[12]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[13]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[14]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[15]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[1]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[3]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[4]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[5]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[6]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[7]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[8]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[9]_i_1_n_0\ : STD_LOGIC;
  signal DRPEN_i_1_n_0 : STD_LOGIC;
  signal \DRPEN_inferred__0/i__n_0\ : STD_LOGIC;
  signal DRPWE_n_0 : STD_LOGIC;
  signal DRP_Config_Reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DRP_Status_Rdy_i_1_n_0 : STD_LOGIC;
  signal DRP_Status_Reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \DRP_Status_Reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \^drp_status_b0gt0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal DRP_Status_sync : STD_LOGIC_VECTOR ( 16 to 16 );
  signal DRP_Status_sync_rdy_del : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_i_1_n_0 : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_pulse : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_q : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_sync : STD_LOGIC;
  signal RST : STD_LOGIC;
  signal \drp_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal drp_state_n_0 : STD_LOGIC;
  signal drp_txn_available_del : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in0_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^src_in\ : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_1 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_10 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_11 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_12 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_13 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_14 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_15 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_16 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_2 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_23 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_24 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_25 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_26 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_27 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_28 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_29 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_3 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_30 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_31 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_32 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_4 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_5 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_6 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_7 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_8 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_9 : STD_LOGIC;
  signal NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 18 );
  signal NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRPADDR[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \DRPADDR[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \DRPADDR[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \DRPADDR[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \DRPADDR[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \DRPADDR[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \DRPADDR[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \DRPADDR[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \DRPADDR[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \DRPADDR[9]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \DRPDI[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \DRPDI[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \DRPDI[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \DRPDI[12]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \DRPDI[13]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \DRPDI[14]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \DRPDI[15]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \DRPDI[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \DRPDI[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \DRPDI[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \DRPDI[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \DRPDI[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \DRPDI[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \DRPDI[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \DRPDI[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \DRPDI[9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \DRPEN_inferred__0/i_\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of DRPWE : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \drp_state[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2\ : label is "soft_lutpair42";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_handshake_DRP_Config_inst : label is 3;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_handshake_DRP_Config_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_handshake_DRP_Config_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_handshake_DRP_Config_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_handshake_DRP_Config_inst : label is 33;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_handshake_DRP_Config_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_handshake_DRP_Config_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_handshake_DRP_Status_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_handshake_DRP_Status_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_handshake_DRP_Status_inst : label is 0;
  attribute VERSION of xpm_handshake_DRP_Status_inst : label is 0;
  attribute WIDTH of xpm_handshake_DRP_Status_inst : label is 32;
  attribute XPM_CDC of xpm_handshake_DRP_Status_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_handshake_DRP_Status_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute VERSION of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute XPM_CDC of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_single_drp_reset_RST_inst : label is "1'b1";
  attribute DEST_SYNC_FF of xpm_single_drp_reset_RST_inst : label is 4;
  attribute INIT : string;
  attribute INIT of xpm_single_drp_reset_RST_inst : label is "1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_single_drp_reset_RST_inst : label is 1;
  attribute VERSION of xpm_single_drp_reset_RST_inst : label is 0;
  attribute XPM_CDC of xpm_single_drp_reset_RST_inst : label is "ASYNC_RST";
  attribute XPM_MODULE of xpm_single_drp_reset_RST_inst : label is "TRUE";
begin
  DRP_Status_b0gt0(17 downto 0) <= \^drp_status_b0gt0\(17 downto 0);
  src_in <= \^src_in\;
\DRPADDR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_32,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[0]_i_1_n_0\
    );
\DRPADDR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_31,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[1]_i_1_n_0\
    );
\DRPADDR[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_30,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[2]_i_1_n_0\
    );
\DRPADDR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_29,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[3]_i_1_n_0\
    );
\DRPADDR[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_28,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[4]_i_1_n_0\
    );
\DRPADDR[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_27,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[5]_i_1_n_0\
    );
\DRPADDR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_26,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[6]_i_1_n_0\
    );
\DRPADDR[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_25,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[7]_i_1_n_0\
    );
\DRPADDR[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_24,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[8]_i_1_n_0\
    );
\DRPADDR[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_23,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[9]_i_1_n_0\
    );
\DRPADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[0]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(0),
      R => DRPEN_i_1_n_0
    );
\DRPADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[1]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(1),
      R => DRPEN_i_1_n_0
    );
\DRPADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[2]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(2),
      R => DRPEN_i_1_n_0
    );
\DRPADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[3]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(3),
      R => DRPEN_i_1_n_0
    );
\DRPADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[4]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(4),
      R => DRPEN_i_1_n_0
    );
\DRPADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[5]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(5),
      R => DRPEN_i_1_n_0
    );
\DRPADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[6]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(6),
      R => DRPEN_i_1_n_0
    );
\DRPADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[7]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(7),
      R => DRPEN_i_1_n_0
    );
\DRPADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[8]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(8),
      R => DRPEN_i_1_n_0
    );
\DRPADDR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[9]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(9),
      R => DRPEN_i_1_n_0
    );
\DRPDI[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_16,
      I3 => \drp_state__0\(1),
      O => \DRPDI[0]_i_1_n_0\
    );
\DRPDI[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_6,
      I3 => \drp_state__0\(1),
      O => \DRPDI[10]_i_1_n_0\
    );
\DRPDI[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_5,
      I3 => \drp_state__0\(1),
      O => \DRPDI[11]_i_1_n_0\
    );
\DRPDI[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_4,
      I3 => \drp_state__0\(1),
      O => \DRPDI[12]_i_1_n_0\
    );
\DRPDI[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_3,
      I3 => \drp_state__0\(1),
      O => \DRPDI[13]_i_1_n_0\
    );
\DRPDI[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_2,
      I3 => \drp_state__0\(1),
      O => \DRPDI[14]_i_1_n_0\
    );
\DRPDI[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_1,
      I3 => \drp_state__0\(1),
      O => \DRPDI[15]_i_1_n_0\
    );
\DRPDI[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_15,
      I3 => \drp_state__0\(1),
      O => \DRPDI[1]_i_1_n_0\
    );
\DRPDI[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_14,
      I3 => \drp_state__0\(1),
      O => \DRPDI[2]_i_1_n_0\
    );
\DRPDI[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_13,
      I3 => \drp_state__0\(1),
      O => \DRPDI[3]_i_1_n_0\
    );
\DRPDI[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_12,
      I3 => \drp_state__0\(1),
      O => \DRPDI[4]_i_1_n_0\
    );
\DRPDI[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_11,
      I3 => \drp_state__0\(1),
      O => \DRPDI[5]_i_1_n_0\
    );
\DRPDI[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_10,
      I3 => \drp_state__0\(1),
      O => \DRPDI[6]_i_1_n_0\
    );
\DRPDI[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_9,
      I3 => \drp_state__0\(1),
      O => \DRPDI[7]_i_1_n_0\
    );
\DRPDI[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_8,
      I3 => \drp_state__0\(1),
      O => \DRPDI[8]_i_1_n_0\
    );
\DRPDI[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_7,
      I3 => \drp_state__0\(1),
      O => \DRPDI[9]_i_1_n_0\
    );
\DRPDI_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[0]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(0),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[10]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(10),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[11]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(11),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[12]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(12),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[13]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(13),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[14]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(14),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[15]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(15),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[1]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(1),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[2]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(2),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[3]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(3),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[4]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(4),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[5]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(5),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[6]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(6),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[7]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(7),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[8]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(8),
      R => DRPEN_i_1_n_0
    );
\DRPDI_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[9]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(9),
      R => DRPEN_i_1_n_0
    );
DRPEN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => RST,
      I1 => DRP_Txn_Avail_Toggle_sync,
      I2 => DRP_Txn_Avail_Toggle_q,
      O => DRPEN_i_1_n_0
    );
\DRPEN_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => p_1_in0_in,
      O => \DRPEN_inferred__0/i__n_0\
    );
DRPEN_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPEN_inferred__0/i__n_0\,
      Q => drpen_in(0),
      R => DRPEN_i_1_n_0
    );
DRPWE: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => p_1_in,
      O => DRPWE_n_0
    );
DRPWE_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => DRPWE_n_0,
      Q => drpwe_in(0),
      R => DRPEN_i_1_n_0
    );
\DRP_Config_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(0),
      Q => DRP_Config_Reg(0),
      R => '0'
    );
\DRP_Config_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(9),
      Q => DRP_Config_Reg(12),
      R => '0'
    );
\DRP_Config_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(10),
      Q => DRP_Config_Reg(13),
      R => '0'
    );
\DRP_Config_Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(11),
      Q => DRP_Config_Reg(16),
      R => '0'
    );
\DRP_Config_Reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(12),
      Q => DRP_Config_Reg(17),
      R => '0'
    );
\DRP_Config_Reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(13),
      Q => DRP_Config_Reg(18),
      R => '0'
    );
\DRP_Config_Reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(14),
      Q => DRP_Config_Reg(19),
      R => '0'
    );
\DRP_Config_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(1),
      Q => DRP_Config_Reg(1),
      R => '0'
    );
\DRP_Config_Reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(15),
      Q => DRP_Config_Reg(20),
      R => '0'
    );
\DRP_Config_Reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(16),
      Q => DRP_Config_Reg(21),
      R => '0'
    );
\DRP_Config_Reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(17),
      Q => DRP_Config_Reg(22),
      R => '0'
    );
\DRP_Config_Reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(18),
      Q => DRP_Config_Reg(23),
      R => '0'
    );
\DRP_Config_Reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(19),
      Q => DRP_Config_Reg(24),
      R => '0'
    );
\DRP_Config_Reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(20),
      Q => DRP_Config_Reg(25),
      R => '0'
    );
\DRP_Config_Reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(21),
      Q => DRP_Config_Reg(26),
      R => '0'
    );
\DRP_Config_Reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(22),
      Q => DRP_Config_Reg(27),
      R => '0'
    );
\DRP_Config_Reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(23),
      Q => DRP_Config_Reg(28),
      R => '0'
    );
\DRP_Config_Reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(24),
      Q => DRP_Config_Reg(29),
      R => '0'
    );
\DRP_Config_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(2),
      Q => DRP_Config_Reg(2),
      R => '0'
    );
\DRP_Config_Reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(25),
      Q => DRP_Config_Reg(30),
      R => '0'
    );
\DRP_Config_Reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(26),
      Q => DRP_Config_Reg(31),
      R => '0'
    );
\DRP_Config_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(3),
      Q => DRP_Config_Reg(3),
      R => '0'
    );
\DRP_Config_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(4),
      Q => DRP_Config_Reg(4),
      R => '0'
    );
\DRP_Config_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(5),
      Q => DRP_Config_Reg(5),
      R => '0'
    );
\DRP_Config_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(6),
      Q => DRP_Config_Reg(6),
      R => '0'
    );
\DRP_Config_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(7),
      Q => DRP_Config_Reg(7),
      R => '0'
    );
\DRP_Config_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => \cfg_phy_mem_map_control_b0_reg[144]\(8),
      Q => DRP_Config_Reg(8),
      R => '0'
    );
DRP_Rsp_Rd_Toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => DRP_Rsp_Rd_Toggle_reg_0,
      Q => \^src_in\,
      R => '0'
    );
DRP_Status_Rdy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => \^drp_status_b0gt0\(16),
      I1 => DRP_Status_sync(16),
      I2 => DRP_Status_sync_rdy_del,
      I3 => vid_phy_axi4lite_aresetn,
      I4 => Q(0),
      O => DRP_Status_Rdy_i_1_n_0
    );
DRP_Status_Rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => DRP_Status_Rdy_i_1_n_0,
      Q => \^drp_status_b0gt0\(16),
      R => '0'
    );
\DRP_Status_Reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000001000"
    )
        port map (
      I0 => \drp_state__0\(1),
      I1 => \drp_state__0\(0),
      I2 => \drp_state__0\(2),
      I3 => drprdy_out(0),
      I4 => DRP_Txn_Avail_Toggle_q,
      I5 => DRP_Txn_Avail_Toggle_sync,
      O => \p_1_in__0\(15)
    );
\DRP_Status_Reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABAA"
    )
        port map (
      I0 => DRP_Status_Reg(16),
      I1 => \drp_state__0\(1),
      I2 => \drp_state__0\(0),
      I3 => drp_state_n_0,
      I4 => RST,
      I5 => DRP_Txn_Avail_Toggle_pulse,
      O => \DRP_Status_Reg[16]_i_1_n_0\
    );
\DRP_Status_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(0),
      Q => DRP_Status_Reg(0),
      R => RST
    );
\DRP_Status_Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(10),
      Q => DRP_Status_Reg(10),
      R => RST
    );
\DRP_Status_Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(11),
      Q => DRP_Status_Reg(11),
      R => RST
    );
\DRP_Status_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(12),
      Q => DRP_Status_Reg(12),
      R => RST
    );
\DRP_Status_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(13),
      Q => DRP_Status_Reg(13),
      R => RST
    );
\DRP_Status_Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(14),
      Q => DRP_Status_Reg(14),
      R => RST
    );
\DRP_Status_Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(15),
      Q => DRP_Status_Reg(15),
      R => RST
    );
\DRP_Status_Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRP_Status_Reg[16]_i_1_n_0\,
      Q => DRP_Status_Reg(16),
      R => '0'
    );
\DRP_Status_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(1),
      Q => DRP_Status_Reg(1),
      R => RST
    );
\DRP_Status_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(2),
      Q => DRP_Status_Reg(2),
      R => RST
    );
\DRP_Status_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(3),
      Q => DRP_Status_Reg(3),
      R => RST
    );
\DRP_Status_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(4),
      Q => DRP_Status_Reg(4),
      R => RST
    );
\DRP_Status_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(5),
      Q => DRP_Status_Reg(5),
      R => RST
    );
\DRP_Status_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(6),
      Q => DRP_Status_Reg(6),
      R => RST
    );
\DRP_Status_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(7),
      Q => DRP_Status_Reg(7),
      R => RST
    );
\DRP_Status_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(8),
      Q => DRP_Status_Reg(8),
      R => RST
    );
\DRP_Status_Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \p_1_in__0\(15),
      D => D(9),
      Q => DRP_Status_Reg(9),
      R => RST
    );
DRP_Status_sync_rdy_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => DRP_Status_sync(16),
      Q => DRP_Status_sync_rdy_del,
      R => '0'
    );
DRP_Txn_Avail_Toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DRP_Txn_Avail_Toggle,
      O => DRP_Txn_Avail_Toggle_i_1_n_0
    );
DRP_Txn_Avail_Toggle_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => DRP_Txn_Avail_Toggle_sync,
      Q => DRP_Txn_Avail_Toggle_q,
      R => '0'
    );
DRP_Txn_Avail_Toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del,
      D => DRP_Txn_Avail_Toggle_i_1_n_0,
      Q => DRP_Txn_Avail_Toggle,
      R => '0'
    );
drp_state: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => drprdy_out(0),
      O => drp_state_n_0
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \drp_state__0\(1),
      I1 => DRP_Txn_Avail_Toggle_sync,
      I2 => DRP_Txn_Avail_Toggle_q,
      O => \drp_state[0]_i_1_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0338FFFFFFFF0338"
    )
        port map (
      I0 => drprdy_out(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => \drp_state__0\(0),
      I4 => DRP_Txn_Avail_Toggle_sync,
      I5 => DRP_Txn_Avail_Toggle_q,
      O => \drp_state[1]_i_1_n_0\
    );
\drp_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DRP_Txn_Avail_Toggle_q,
      I1 => DRP_Txn_Avail_Toggle_sync,
      O => DRP_Txn_Avail_Toggle_pulse
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CCF4"
    )
        port map (
      I0 => drprdy_out(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => \drp_state__0\(0),
      I4 => RST,
      I5 => DRP_Txn_Avail_Toggle_pulse,
      O => \drp_state[2]_i_1_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => drpclk,
      CE => \drp_state[1]_i_1_n_0\,
      D => \drp_state[0]_i_1_n_0\,
      Q => \drp_state__0\(0),
      S => RST
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \drp_state[1]_i_1_n_0\,
      D => DRP_Txn_Avail_Toggle_pulse,
      Q => \drp_state__0\(1),
      R => RST
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \drp_state[2]_i_1_n_0\,
      Q => \drp_state__0\(2),
      R => '0'
    );
drp_txn_available_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => Q(0),
      Q => drp_txn_available_del,
      R => '0'
    );
xpm_handshake_DRP_Config_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1\
     port map (
      dest_clk => drpclk,
      dest_out(32) => DRP_Txn_Avail_Toggle_sync,
      dest_out(31) => xpm_handshake_DRP_Config_inst_n_1,
      dest_out(30) => xpm_handshake_DRP_Config_inst_n_2,
      dest_out(29) => xpm_handshake_DRP_Config_inst_n_3,
      dest_out(28) => xpm_handshake_DRP_Config_inst_n_4,
      dest_out(27) => xpm_handshake_DRP_Config_inst_n_5,
      dest_out(26) => xpm_handshake_DRP_Config_inst_n_6,
      dest_out(25) => xpm_handshake_DRP_Config_inst_n_7,
      dest_out(24) => xpm_handshake_DRP_Config_inst_n_8,
      dest_out(23) => xpm_handshake_DRP_Config_inst_n_9,
      dest_out(22) => xpm_handshake_DRP_Config_inst_n_10,
      dest_out(21) => xpm_handshake_DRP_Config_inst_n_11,
      dest_out(20) => xpm_handshake_DRP_Config_inst_n_12,
      dest_out(19) => xpm_handshake_DRP_Config_inst_n_13,
      dest_out(18) => xpm_handshake_DRP_Config_inst_n_14,
      dest_out(17) => xpm_handshake_DRP_Config_inst_n_15,
      dest_out(16) => xpm_handshake_DRP_Config_inst_n_16,
      dest_out(15 downto 14) => NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED(15 downto 14),
      dest_out(13) => p_1_in,
      dest_out(12) => p_1_in0_in,
      dest_out(11 downto 10) => NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED(11 downto 10),
      dest_out(9) => xpm_handshake_DRP_Config_inst_n_23,
      dest_out(8) => xpm_handshake_DRP_Config_inst_n_24,
      dest_out(7) => xpm_handshake_DRP_Config_inst_n_25,
      dest_out(6) => xpm_handshake_DRP_Config_inst_n_26,
      dest_out(5) => xpm_handshake_DRP_Config_inst_n_27,
      dest_out(4) => xpm_handshake_DRP_Config_inst_n_28,
      dest_out(3) => xpm_handshake_DRP_Config_inst_n_29,
      dest_out(2) => xpm_handshake_DRP_Config_inst_n_30,
      dest_out(1) => xpm_handshake_DRP_Config_inst_n_31,
      dest_out(0) => xpm_handshake_DRP_Config_inst_n_32,
      src_clk => vid_phy_axi4lite_aclk,
      src_in(32) => DRP_Txn_Avail_Toggle,
      src_in(31 downto 16) => DRP_Config_Reg(31 downto 16),
      src_in(15 downto 14) => B"00",
      src_in(13 downto 12) => DRP_Config_Reg(13 downto 12),
      src_in(11 downto 9) => B"000",
      src_in(8 downto 0) => DRP_Config_Reg(8 downto 0)
    );
xpm_handshake_DRP_Status_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(31 downto 18) => NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED(31 downto 18),
      dest_out(17) => \^drp_status_b0gt0\(17),
      dest_out(16) => DRP_Status_sync(16),
      dest_out(15 downto 0) => \^drp_status_b0gt0\(15 downto 0),
      src_clk => drpclk,
      src_in(31 downto 17) => B"000000000000000",
      src_in(16 downto 0) => DRP_Status_Reg(16 downto 0)
    );
xpm_single_DRP_Rsp_Rd_Toggle_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__760\
     port map (
      dest_clk => drpclk,
      dest_out => NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \^src_in\
    );
xpm_single_drp_reset_RST_inst: entity work.design_1_vid_phy_controller_0_0_xpm_cdc_async_rst
     port map (
      dest_arst => RST,
      dest_clk => drpclk,
      src_arst => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__2\ is
  port (
    src_in : out STD_LOGIC;
    DRP_Status_b0gt1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    drpen_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \syncstages_ff_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    drpclk : in STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DRP_Rsp_Rd_Toggle_reg_0 : in STD_LOGIC;
    vid_phy_axi4lite_aresetn : in STD_LOGIC;
    drprdy_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cfg_phy_mem_map_control_b0_reg[172]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__2\ : entity is "vid_phy_controller_v2_0_4_drp_control_hdmi";
end \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__2\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__2\ is
  signal \DRPADDR[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[1]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[3]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[4]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[5]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[6]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[7]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[8]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[9]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[10]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[11]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[12]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[13]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[14]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[15]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[1]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[3]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[4]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[5]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[6]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[7]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[8]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[9]_i_1_n_0\ : STD_LOGIC;
  signal \DRPEN_i_1__0_n_0\ : STD_LOGIC;
  signal \DRPEN_inferred__0/i__n_0\ : STD_LOGIC;
  signal DRPWE_n_0 : STD_LOGIC;
  signal DRP_Config_Reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DRP_Status_Rdy_i_1__0_n_0\ : STD_LOGIC;
  signal DRP_Status_Reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \DRP_Status_Reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \DRP_Status_Reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \^drp_status_b0gt1\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal DRP_Status_sync : STD_LOGIC_VECTOR ( 16 to 16 );
  signal DRP_Status_sync_rdy_del : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle : STD_LOGIC;
  signal \DRP_Txn_Avail_Toggle_i_1__0_n_0\ : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_pulse : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_q_reg_n_0 : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_sync : STD_LOGIC;
  signal RST : STD_LOGIC;
  signal \drp_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal drp_state_n_0 : STD_LOGIC;
  signal drp_txn_available_del_reg_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in0_in : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_1 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_10 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_11 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_12 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_13 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_14 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_15 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_16 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_2 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_23 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_24 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_25 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_26 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_27 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_28 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_29 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_3 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_30 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_31 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_32 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_4 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_5 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_6 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_7 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_8 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_9 : STD_LOGIC;
  signal NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 18 );
  signal NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRPADDR[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \DRPADDR[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \DRPADDR[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \DRPADDR[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \DRPADDR[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \DRPADDR[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \DRPADDR[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \DRPADDR[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \DRPADDR[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \DRPADDR[9]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \DRPDI[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \DRPDI[10]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \DRPDI[11]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \DRPDI[12]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \DRPDI[13]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \DRPDI[14]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \DRPDI[15]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \DRPDI[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \DRPDI[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \DRPDI[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \DRPDI[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \DRPDI[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \DRPDI[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \DRPDI[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \DRPDI[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \DRPDI[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \DRPEN_inferred__0/i_\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of DRPWE : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \drp_state[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2__0\ : label is "soft_lutpair57";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_handshake_DRP_Config_inst : label is 3;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_handshake_DRP_Config_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_handshake_DRP_Config_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_handshake_DRP_Config_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_handshake_DRP_Config_inst : label is 33;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_handshake_DRP_Config_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_handshake_DRP_Config_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_handshake_DRP_Status_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_handshake_DRP_Status_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_handshake_DRP_Status_inst : label is 0;
  attribute VERSION of xpm_handshake_DRP_Status_inst : label is 0;
  attribute WIDTH of xpm_handshake_DRP_Status_inst : label is 32;
  attribute XPM_CDC of xpm_handshake_DRP_Status_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_handshake_DRP_Status_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute VERSION of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute XPM_CDC of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_single_drp_reset_RST_inst : label is "1'b1";
  attribute DEST_SYNC_FF of xpm_single_drp_reset_RST_inst : label is 4;
  attribute INIT : string;
  attribute INIT of xpm_single_drp_reset_RST_inst : label is "1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_single_drp_reset_RST_inst : label is 1;
  attribute VERSION of xpm_single_drp_reset_RST_inst : label is 0;
  attribute XPM_CDC of xpm_single_drp_reset_RST_inst : label is "ASYNC_RST";
  attribute XPM_MODULE of xpm_single_drp_reset_RST_inst : label is "TRUE";
begin
  DRP_Status_b0gt1(17 downto 0) <= \^drp_status_b0gt1\(17 downto 0);
  src_in <= \^src_in\;
\DRPADDR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_32,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[0]_i_1_n_0\
    );
\DRPADDR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_31,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[1]_i_1_n_0\
    );
\DRPADDR[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_30,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[2]_i_1_n_0\
    );
\DRPADDR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_29,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[3]_i_1_n_0\
    );
\DRPADDR[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_28,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[4]_i_1_n_0\
    );
\DRPADDR[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_27,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[5]_i_1_n_0\
    );
\DRPADDR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_26,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[6]_i_1_n_0\
    );
\DRPADDR[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_25,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[7]_i_1_n_0\
    );
\DRPADDR[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_24,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[8]_i_1_n_0\
    );
\DRPADDR[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_23,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[9]_i_1_n_0\
    );
\DRPADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[0]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(0),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[1]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(1),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[2]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(2),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[3]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(3),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[4]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(4),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[5]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(5),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[6]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(6),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[7]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(7),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[8]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(8),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPADDR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[9]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(9),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_16,
      I3 => \drp_state__0\(1),
      O => \DRPDI[0]_i_1_n_0\
    );
\DRPDI[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_6,
      I3 => \drp_state__0\(1),
      O => \DRPDI[10]_i_1_n_0\
    );
\DRPDI[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_5,
      I3 => \drp_state__0\(1),
      O => \DRPDI[11]_i_1_n_0\
    );
\DRPDI[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_4,
      I3 => \drp_state__0\(1),
      O => \DRPDI[12]_i_1_n_0\
    );
\DRPDI[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_3,
      I3 => \drp_state__0\(1),
      O => \DRPDI[13]_i_1_n_0\
    );
\DRPDI[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_2,
      I3 => \drp_state__0\(1),
      O => \DRPDI[14]_i_1_n_0\
    );
\DRPDI[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_1,
      I3 => \drp_state__0\(1),
      O => \DRPDI[15]_i_1_n_0\
    );
\DRPDI[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_15,
      I3 => \drp_state__0\(1),
      O => \DRPDI[1]_i_1_n_0\
    );
\DRPDI[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_14,
      I3 => \drp_state__0\(1),
      O => \DRPDI[2]_i_1_n_0\
    );
\DRPDI[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_13,
      I3 => \drp_state__0\(1),
      O => \DRPDI[3]_i_1_n_0\
    );
\DRPDI[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_12,
      I3 => \drp_state__0\(1),
      O => \DRPDI[4]_i_1_n_0\
    );
\DRPDI[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_11,
      I3 => \drp_state__0\(1),
      O => \DRPDI[5]_i_1_n_0\
    );
\DRPDI[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_10,
      I3 => \drp_state__0\(1),
      O => \DRPDI[6]_i_1_n_0\
    );
\DRPDI[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_9,
      I3 => \drp_state__0\(1),
      O => \DRPDI[7]_i_1_n_0\
    );
\DRPDI[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_8,
      I3 => \drp_state__0\(1),
      O => \DRPDI[8]_i_1_n_0\
    );
\DRPDI[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_7,
      I3 => \drp_state__0\(1),
      O => \DRPDI[9]_i_1_n_0\
    );
\DRPDI_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[0]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(0),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[10]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(10),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[11]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(11),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[12]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(12),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[13]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(13),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[14]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(14),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[15]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(15),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[1]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(1),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[2]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(2),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[3]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(3),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[4]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(4),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[5]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(5),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[6]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(6),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[7]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(7),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[8]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(8),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPDI_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[9]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(9),
      R => \DRPEN_i_1__0_n_0\
    );
\DRPEN_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => RST,
      I1 => DRP_Txn_Avail_Toggle_sync,
      I2 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      O => \DRPEN_i_1__0_n_0\
    );
\DRPEN_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => p_1_in0_in,
      O => \DRPEN_inferred__0/i__n_0\
    );
DRPEN_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPEN_inferred__0/i__n_0\,
      Q => drpen_in(0),
      R => \DRPEN_i_1__0_n_0\
    );
DRPWE: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => p_1_in,
      O => DRPWE_n_0
    );
DRPWE_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => DRPWE_n_0,
      Q => drpwe_in(0),
      R => \DRPEN_i_1__0_n_0\
    );
\DRP_Config_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(0),
      Q => DRP_Config_Reg(0),
      R => '0'
    );
\DRP_Config_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(9),
      Q => DRP_Config_Reg(12),
      R => '0'
    );
\DRP_Config_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(10),
      Q => DRP_Config_Reg(13),
      R => '0'
    );
\DRP_Config_Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(11),
      Q => DRP_Config_Reg(16),
      R => '0'
    );
\DRP_Config_Reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(12),
      Q => DRP_Config_Reg(17),
      R => '0'
    );
\DRP_Config_Reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(13),
      Q => DRP_Config_Reg(18),
      R => '0'
    );
\DRP_Config_Reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(14),
      Q => DRP_Config_Reg(19),
      R => '0'
    );
\DRP_Config_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(1),
      Q => DRP_Config_Reg(1),
      R => '0'
    );
\DRP_Config_Reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(15),
      Q => DRP_Config_Reg(20),
      R => '0'
    );
\DRP_Config_Reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(16),
      Q => DRP_Config_Reg(21),
      R => '0'
    );
\DRP_Config_Reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(17),
      Q => DRP_Config_Reg(22),
      R => '0'
    );
\DRP_Config_Reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(18),
      Q => DRP_Config_Reg(23),
      R => '0'
    );
\DRP_Config_Reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(19),
      Q => DRP_Config_Reg(24),
      R => '0'
    );
\DRP_Config_Reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(20),
      Q => DRP_Config_Reg(25),
      R => '0'
    );
\DRP_Config_Reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(21),
      Q => DRP_Config_Reg(26),
      R => '0'
    );
\DRP_Config_Reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(22),
      Q => DRP_Config_Reg(27),
      R => '0'
    );
\DRP_Config_Reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(23),
      Q => DRP_Config_Reg(28),
      R => '0'
    );
\DRP_Config_Reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(24),
      Q => DRP_Config_Reg(29),
      R => '0'
    );
\DRP_Config_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(2),
      Q => DRP_Config_Reg(2),
      R => '0'
    );
\DRP_Config_Reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(25),
      Q => DRP_Config_Reg(30),
      R => '0'
    );
\DRP_Config_Reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(26),
      Q => DRP_Config_Reg(31),
      R => '0'
    );
\DRP_Config_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(3),
      Q => DRP_Config_Reg(3),
      R => '0'
    );
\DRP_Config_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(4),
      Q => DRP_Config_Reg(4),
      R => '0'
    );
\DRP_Config_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(5),
      Q => DRP_Config_Reg(5),
      R => '0'
    );
\DRP_Config_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(6),
      Q => DRP_Config_Reg(6),
      R => '0'
    );
\DRP_Config_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(7),
      Q => DRP_Config_Reg(7),
      R => '0'
    );
\DRP_Config_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[172]\(8),
      Q => DRP_Config_Reg(8),
      R => '0'
    );
DRP_Rsp_Rd_Toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => DRP_Rsp_Rd_Toggle_reg_0,
      Q => \^src_in\,
      R => '0'
    );
\DRP_Status_Rdy_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => \^drp_status_b0gt1\(16),
      I1 => DRP_Status_sync(16),
      I2 => DRP_Status_sync_rdy_del,
      I3 => vid_phy_axi4lite_aresetn,
      I4 => Q(0),
      O => \DRP_Status_Rdy_i_1__0_n_0\
    );
DRP_Status_Rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => \DRP_Status_Rdy_i_1__0_n_0\,
      Q => \^drp_status_b0gt1\(16),
      R => '0'
    );
\DRP_Status_Reg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000001000"
    )
        port map (
      I0 => \drp_state__0\(1),
      I1 => \drp_state__0\(0),
      I2 => \drp_state__0\(2),
      I3 => drprdy_out(0),
      I4 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      I5 => DRP_Txn_Avail_Toggle_sync,
      O => \DRP_Status_Reg[15]_i_1__0_n_0\
    );
\DRP_Status_Reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABAA"
    )
        port map (
      I0 => DRP_Status_Reg(16),
      I1 => \drp_state__0\(1),
      I2 => \drp_state__0\(0),
      I3 => drp_state_n_0,
      I4 => RST,
      I5 => DRP_Txn_Avail_Toggle_pulse,
      O => \DRP_Status_Reg[16]_i_1_n_0\
    );
\DRP_Status_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(0),
      Q => DRP_Status_Reg(0),
      R => RST
    );
\DRP_Status_Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(10),
      Q => DRP_Status_Reg(10),
      R => RST
    );
\DRP_Status_Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(11),
      Q => DRP_Status_Reg(11),
      R => RST
    );
\DRP_Status_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(12),
      Q => DRP_Status_Reg(12),
      R => RST
    );
\DRP_Status_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(13),
      Q => DRP_Status_Reg(13),
      R => RST
    );
\DRP_Status_Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(14),
      Q => DRP_Status_Reg(14),
      R => RST
    );
\DRP_Status_Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(15),
      Q => DRP_Status_Reg(15),
      R => RST
    );
\DRP_Status_Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRP_Status_Reg[16]_i_1_n_0\,
      Q => DRP_Status_Reg(16),
      R => '0'
    );
\DRP_Status_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(1),
      Q => DRP_Status_Reg(1),
      R => RST
    );
\DRP_Status_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(2),
      Q => DRP_Status_Reg(2),
      R => RST
    );
\DRP_Status_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(3),
      Q => DRP_Status_Reg(3),
      R => RST
    );
\DRP_Status_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(4),
      Q => DRP_Status_Reg(4),
      R => RST
    );
\DRP_Status_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(5),
      Q => DRP_Status_Reg(5),
      R => RST
    );
\DRP_Status_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(6),
      Q => DRP_Status_Reg(6),
      R => RST
    );
\DRP_Status_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(7),
      Q => DRP_Status_Reg(7),
      R => RST
    );
\DRP_Status_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(8),
      Q => DRP_Status_Reg(8),
      R => RST
    );
\DRP_Status_Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__0_n_0\,
      D => D(9),
      Q => DRP_Status_Reg(9),
      R => RST
    );
DRP_Status_sync_rdy_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => DRP_Status_sync(16),
      Q => DRP_Status_sync_rdy_del,
      R => '0'
    );
\DRP_Txn_Avail_Toggle_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DRP_Txn_Avail_Toggle,
      O => \DRP_Txn_Avail_Toggle_i_1__0_n_0\
    );
DRP_Txn_Avail_Toggle_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => DRP_Txn_Avail_Toggle_sync,
      Q => DRP_Txn_Avail_Toggle_q_reg_n_0,
      R => '0'
    );
DRP_Txn_Avail_Toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \DRP_Txn_Avail_Toggle_i_1__0_n_0\,
      Q => DRP_Txn_Avail_Toggle,
      R => '0'
    );
drp_state: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => drprdy_out(0),
      O => drp_state_n_0
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \drp_state__0\(1),
      I1 => DRP_Txn_Avail_Toggle_sync,
      I2 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      O => \drp_state[0]_i_1_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0338FFFFFFFF0338"
    )
        port map (
      I0 => drprdy_out(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => \drp_state__0\(0),
      I4 => DRP_Txn_Avail_Toggle_sync,
      I5 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      O => \drp_state[1]_i_1_n_0\
    );
\drp_state[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      I1 => DRP_Txn_Avail_Toggle_sync,
      O => DRP_Txn_Avail_Toggle_pulse
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CCF4"
    )
        port map (
      I0 => drprdy_out(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => \drp_state__0\(0),
      I4 => RST,
      I5 => DRP_Txn_Avail_Toggle_pulse,
      O => \drp_state[2]_i_1_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => drpclk,
      CE => \drp_state[1]_i_1_n_0\,
      D => \drp_state[0]_i_1_n_0\,
      Q => \drp_state__0\(0),
      S => RST
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \drp_state[1]_i_1_n_0\,
      D => DRP_Txn_Avail_Toggle_pulse,
      Q => \drp_state__0\(1),
      R => RST
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \drp_state[2]_i_1_n_0\,
      Q => \drp_state__0\(2),
      R => '0'
    );
drp_txn_available_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => Q(0),
      Q => drp_txn_available_del_reg_n_0,
      R => '0'
    );
xpm_handshake_DRP_Config_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2\
     port map (
      dest_clk => drpclk,
      dest_out(32) => DRP_Txn_Avail_Toggle_sync,
      dest_out(31) => xpm_handshake_DRP_Config_inst_n_1,
      dest_out(30) => xpm_handshake_DRP_Config_inst_n_2,
      dest_out(29) => xpm_handshake_DRP_Config_inst_n_3,
      dest_out(28) => xpm_handshake_DRP_Config_inst_n_4,
      dest_out(27) => xpm_handshake_DRP_Config_inst_n_5,
      dest_out(26) => xpm_handshake_DRP_Config_inst_n_6,
      dest_out(25) => xpm_handshake_DRP_Config_inst_n_7,
      dest_out(24) => xpm_handshake_DRP_Config_inst_n_8,
      dest_out(23) => xpm_handshake_DRP_Config_inst_n_9,
      dest_out(22) => xpm_handshake_DRP_Config_inst_n_10,
      dest_out(21) => xpm_handshake_DRP_Config_inst_n_11,
      dest_out(20) => xpm_handshake_DRP_Config_inst_n_12,
      dest_out(19) => xpm_handshake_DRP_Config_inst_n_13,
      dest_out(18) => xpm_handshake_DRP_Config_inst_n_14,
      dest_out(17) => xpm_handshake_DRP_Config_inst_n_15,
      dest_out(16) => xpm_handshake_DRP_Config_inst_n_16,
      dest_out(15 downto 14) => NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED(15 downto 14),
      dest_out(13) => p_1_in,
      dest_out(12) => p_1_in0_in,
      dest_out(11 downto 10) => NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED(11 downto 10),
      dest_out(9) => xpm_handshake_DRP_Config_inst_n_23,
      dest_out(8) => xpm_handshake_DRP_Config_inst_n_24,
      dest_out(7) => xpm_handshake_DRP_Config_inst_n_25,
      dest_out(6) => xpm_handshake_DRP_Config_inst_n_26,
      dest_out(5) => xpm_handshake_DRP_Config_inst_n_27,
      dest_out(4) => xpm_handshake_DRP_Config_inst_n_28,
      dest_out(3) => xpm_handshake_DRP_Config_inst_n_29,
      dest_out(2) => xpm_handshake_DRP_Config_inst_n_30,
      dest_out(1) => xpm_handshake_DRP_Config_inst_n_31,
      dest_out(0) => xpm_handshake_DRP_Config_inst_n_32,
      src_clk => vid_phy_axi4lite_aclk,
      src_in(32) => DRP_Txn_Avail_Toggle,
      src_in(31 downto 16) => DRP_Config_Reg(31 downto 16),
      src_in(15 downto 14) => B"00",
      src_in(13 downto 12) => DRP_Config_Reg(13 downto 12),
      src_in(11 downto 9) => B"000",
      src_in(8 downto 0) => DRP_Config_Reg(8 downto 0)
    );
xpm_handshake_DRP_Status_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(31 downto 18) => NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED(31 downto 18),
      dest_out(17) => \^drp_status_b0gt1\(17),
      dest_out(16) => DRP_Status_sync(16),
      dest_out(15 downto 0) => \^drp_status_b0gt1\(15 downto 0),
      src_clk => drpclk,
      src_in(31 downto 17) => B"000000000000000",
      src_in(16 downto 0) => DRP_Status_Reg(16 downto 0)
    );
xpm_single_DRP_Rsp_Rd_Toggle_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__694\
     port map (
      dest_clk => drpclk,
      dest_out => NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \^src_in\
    );
xpm_single_drp_reset_RST_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6\
     port map (
      dest_arst => RST,
      dest_clk => drpclk,
      src_arst => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__3\ is
  port (
    src_in : out STD_LOGIC;
    DRP_Status_b0gt2 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    drpen_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \syncstages_ff_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    drpclk : in STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DRP_Rsp_Rd_Toggle_reg_0 : in STD_LOGIC;
    vid_phy_axi4lite_aresetn : in STD_LOGIC;
    drprdy_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cfg_phy_mem_map_control_b0_reg[204]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__3\ : entity is "vid_phy_controller_v2_0_4_drp_control_hdmi";
end \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__3\;

architecture STRUCTURE of \design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__3\ is
  signal \DRPADDR[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[1]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[3]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[4]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[5]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[6]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[7]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[8]_i_1_n_0\ : STD_LOGIC;
  signal \DRPADDR[9]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[10]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[11]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[12]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[13]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[14]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[15]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[1]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[3]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[4]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[5]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[6]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[7]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[8]_i_1_n_0\ : STD_LOGIC;
  signal \DRPDI[9]_i_1_n_0\ : STD_LOGIC;
  signal \DRPEN_i_1__1_n_0\ : STD_LOGIC;
  signal \DRPEN_inferred__0/i__n_0\ : STD_LOGIC;
  signal DRPWE_n_0 : STD_LOGIC;
  signal DRP_Config_Reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DRP_Status_Rdy_i_1__1_n_0\ : STD_LOGIC;
  signal DRP_Status_Reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \DRP_Status_Reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \DRP_Status_Reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \^drp_status_b0gt2\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal DRP_Status_sync : STD_LOGIC_VECTOR ( 16 to 16 );
  signal DRP_Status_sync_rdy_del : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle : STD_LOGIC;
  signal \DRP_Txn_Avail_Toggle_i_1__1_n_0\ : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_pulse : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_q_reg_n_0 : STD_LOGIC;
  signal DRP_Txn_Avail_Toggle_sync : STD_LOGIC;
  signal RST : STD_LOGIC;
  signal \drp_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal drp_state_n_0 : STD_LOGIC;
  signal drp_txn_available_del_reg_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in0_in : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_1 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_10 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_11 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_12 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_13 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_14 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_15 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_16 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_2 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_23 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_24 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_25 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_26 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_27 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_28 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_29 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_3 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_30 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_31 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_32 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_4 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_5 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_6 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_7 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_8 : STD_LOGIC;
  signal xpm_handshake_DRP_Config_inst_n_9 : STD_LOGIC;
  signal NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 18 );
  signal NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRPADDR[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \DRPADDR[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \DRPADDR[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \DRPADDR[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \DRPADDR[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \DRPADDR[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \DRPADDR[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \DRPADDR[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \DRPADDR[8]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \DRPADDR[9]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \DRPDI[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \DRPDI[10]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \DRPDI[11]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \DRPDI[12]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \DRPDI[13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \DRPDI[14]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \DRPDI[15]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \DRPDI[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \DRPDI[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \DRPDI[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \DRPDI[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \DRPDI[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \DRPDI[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \DRPDI[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \DRPDI[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \DRPDI[9]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \DRPEN_inferred__0/i_\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of DRPWE : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \drp_state[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2__1\ : label is "soft_lutpair72";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_handshake_DRP_Config_inst : label is 3;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_handshake_DRP_Config_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_handshake_DRP_Config_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_handshake_DRP_Config_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_handshake_DRP_Config_inst : label is 33;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_handshake_DRP_Config_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_handshake_DRP_Config_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_handshake_DRP_Status_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_handshake_DRP_Status_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_handshake_DRP_Status_inst : label is 0;
  attribute VERSION of xpm_handshake_DRP_Status_inst : label is 0;
  attribute WIDTH of xpm_handshake_DRP_Status_inst : label is 32;
  attribute XPM_CDC of xpm_handshake_DRP_Status_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_handshake_DRP_Status_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute VERSION of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is 0;
  attribute XPM_CDC of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_DRP_Rsp_Rd_Toggle_inst : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_single_drp_reset_RST_inst : label is "1'b1";
  attribute DEST_SYNC_FF of xpm_single_drp_reset_RST_inst : label is 4;
  attribute INIT : string;
  attribute INIT of xpm_single_drp_reset_RST_inst : label is "1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_single_drp_reset_RST_inst : label is 1;
  attribute VERSION of xpm_single_drp_reset_RST_inst : label is 0;
  attribute XPM_CDC of xpm_single_drp_reset_RST_inst : label is "ASYNC_RST";
  attribute XPM_MODULE of xpm_single_drp_reset_RST_inst : label is "TRUE";
begin
  DRP_Status_b0gt2(17 downto 0) <= \^drp_status_b0gt2\(17 downto 0);
  src_in <= \^src_in\;
\DRPADDR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_32,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[0]_i_1_n_0\
    );
\DRPADDR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_31,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[1]_i_1_n_0\
    );
\DRPADDR[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_30,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[2]_i_1_n_0\
    );
\DRPADDR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_29,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[3]_i_1_n_0\
    );
\DRPADDR[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_28,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[4]_i_1_n_0\
    );
\DRPADDR[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_27,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[5]_i_1_n_0\
    );
\DRPADDR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_26,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[6]_i_1_n_0\
    );
\DRPADDR[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_25,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[7]_i_1_n_0\
    );
\DRPADDR[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_24,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[8]_i_1_n_0\
    );
\DRPADDR[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_23,
      I3 => \drp_state__0\(1),
      O => \DRPADDR[9]_i_1_n_0\
    );
\DRPADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[0]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(0),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[1]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(1),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[2]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(2),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[3]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(3),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[4]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(4),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[5]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(5),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[6]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(6),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[7]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(7),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[8]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(8),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPADDR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPADDR[9]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]\(9),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_16,
      I3 => \drp_state__0\(1),
      O => \DRPDI[0]_i_1_n_0\
    );
\DRPDI[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_6,
      I3 => \drp_state__0\(1),
      O => \DRPDI[10]_i_1_n_0\
    );
\DRPDI[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_5,
      I3 => \drp_state__0\(1),
      O => \DRPDI[11]_i_1_n_0\
    );
\DRPDI[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_4,
      I3 => \drp_state__0\(1),
      O => \DRPDI[12]_i_1_n_0\
    );
\DRPDI[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_3,
      I3 => \drp_state__0\(1),
      O => \DRPDI[13]_i_1_n_0\
    );
\DRPDI[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_2,
      I3 => \drp_state__0\(1),
      O => \DRPDI[14]_i_1_n_0\
    );
\DRPDI[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_1,
      I3 => \drp_state__0\(1),
      O => \DRPDI[15]_i_1_n_0\
    );
\DRPDI[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_15,
      I3 => \drp_state__0\(1),
      O => \DRPDI[1]_i_1_n_0\
    );
\DRPDI[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_14,
      I3 => \drp_state__0\(1),
      O => \DRPDI[2]_i_1_n_0\
    );
\DRPDI[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_13,
      I3 => \drp_state__0\(1),
      O => \DRPDI[3]_i_1_n_0\
    );
\DRPDI[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_12,
      I3 => \drp_state__0\(1),
      O => \DRPDI[4]_i_1_n_0\
    );
\DRPDI[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_11,
      I3 => \drp_state__0\(1),
      O => \DRPDI[5]_i_1_n_0\
    );
\DRPDI[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_10,
      I3 => \drp_state__0\(1),
      O => \DRPDI[6]_i_1_n_0\
    );
\DRPDI[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_9,
      I3 => \drp_state__0\(1),
      O => \DRPDI[7]_i_1_n_0\
    );
\DRPDI[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_8,
      I3 => \drp_state__0\(1),
      O => \DRPDI[8]_i_1_n_0\
    );
\DRPDI[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => \drp_state__0\(0),
      I2 => xpm_handshake_DRP_Config_inst_n_7,
      I3 => \drp_state__0\(1),
      O => \DRPDI[9]_i_1_n_0\
    );
\DRPDI_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[0]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(0),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[10]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(10),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[11]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(11),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[12]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(12),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[13]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(13),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[14]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(14),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[15]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(15),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[1]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(1),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[2]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(2),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[3]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(3),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[4]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(4),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[5]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(5),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[6]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(6),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[7]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(7),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[8]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(8),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPDI_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPDI[9]_i_1_n_0\,
      Q => \syncstages_ff_reg[0]_0\(9),
      R => \DRPEN_i_1__1_n_0\
    );
\DRPEN_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => RST,
      I1 => DRP_Txn_Avail_Toggle_sync,
      I2 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      O => \DRPEN_i_1__1_n_0\
    );
\DRPEN_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => p_1_in0_in,
      O => \DRPEN_inferred__0/i__n_0\
    );
DRPEN_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRPEN_inferred__0/i__n_0\,
      Q => drpen_in(0),
      R => \DRPEN_i_1__1_n_0\
    );
DRPWE: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \drp_state__0\(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => p_1_in,
      O => DRPWE_n_0
    );
DRPWE_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => DRPWE_n_0,
      Q => drpwe_in(0),
      R => \DRPEN_i_1__1_n_0\
    );
\DRP_Config_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(0),
      Q => DRP_Config_Reg(0),
      R => '0'
    );
\DRP_Config_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(9),
      Q => DRP_Config_Reg(12),
      R => '0'
    );
\DRP_Config_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(10),
      Q => DRP_Config_Reg(13),
      R => '0'
    );
\DRP_Config_Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(11),
      Q => DRP_Config_Reg(16),
      R => '0'
    );
\DRP_Config_Reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(12),
      Q => DRP_Config_Reg(17),
      R => '0'
    );
\DRP_Config_Reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(13),
      Q => DRP_Config_Reg(18),
      R => '0'
    );
\DRP_Config_Reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(14),
      Q => DRP_Config_Reg(19),
      R => '0'
    );
\DRP_Config_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(1),
      Q => DRP_Config_Reg(1),
      R => '0'
    );
\DRP_Config_Reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(15),
      Q => DRP_Config_Reg(20),
      R => '0'
    );
\DRP_Config_Reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(16),
      Q => DRP_Config_Reg(21),
      R => '0'
    );
\DRP_Config_Reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(17),
      Q => DRP_Config_Reg(22),
      R => '0'
    );
\DRP_Config_Reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(18),
      Q => DRP_Config_Reg(23),
      R => '0'
    );
\DRP_Config_Reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(19),
      Q => DRP_Config_Reg(24),
      R => '0'
    );
\DRP_Config_Reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(20),
      Q => DRP_Config_Reg(25),
      R => '0'
    );
\DRP_Config_Reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(21),
      Q => DRP_Config_Reg(26),
      R => '0'
    );
\DRP_Config_Reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(22),
      Q => DRP_Config_Reg(27),
      R => '0'
    );
\DRP_Config_Reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(23),
      Q => DRP_Config_Reg(28),
      R => '0'
    );
\DRP_Config_Reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(24),
      Q => DRP_Config_Reg(29),
      R => '0'
    );
\DRP_Config_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(2),
      Q => DRP_Config_Reg(2),
      R => '0'
    );
\DRP_Config_Reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(25),
      Q => DRP_Config_Reg(30),
      R => '0'
    );
\DRP_Config_Reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(26),
      Q => DRP_Config_Reg(31),
      R => '0'
    );
\DRP_Config_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(3),
      Q => DRP_Config_Reg(3),
      R => '0'
    );
\DRP_Config_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(4),
      Q => DRP_Config_Reg(4),
      R => '0'
    );
\DRP_Config_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(5),
      Q => DRP_Config_Reg(5),
      R => '0'
    );
\DRP_Config_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(6),
      Q => DRP_Config_Reg(6),
      R => '0'
    );
\DRP_Config_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(7),
      Q => DRP_Config_Reg(7),
      R => '0'
    );
\DRP_Config_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \cfg_phy_mem_map_control_b0_reg[204]\(8),
      Q => DRP_Config_Reg(8),
      R => '0'
    );
DRP_Rsp_Rd_Toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => DRP_Rsp_Rd_Toggle_reg_0,
      Q => \^src_in\,
      R => '0'
    );
\DRP_Status_Rdy_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => \^drp_status_b0gt2\(16),
      I1 => DRP_Status_sync(16),
      I2 => DRP_Status_sync_rdy_del,
      I3 => vid_phy_axi4lite_aresetn,
      I4 => Q(0),
      O => \DRP_Status_Rdy_i_1__1_n_0\
    );
DRP_Status_Rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => \DRP_Status_Rdy_i_1__1_n_0\,
      Q => \^drp_status_b0gt2\(16),
      R => '0'
    );
\DRP_Status_Reg[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000001000"
    )
        port map (
      I0 => \drp_state__0\(1),
      I1 => \drp_state__0\(0),
      I2 => \drp_state__0\(2),
      I3 => drprdy_out(0),
      I4 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      I5 => DRP_Txn_Avail_Toggle_sync,
      O => \DRP_Status_Reg[15]_i_1__1_n_0\
    );
\DRP_Status_Reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABAA"
    )
        port map (
      I0 => DRP_Status_Reg(16),
      I1 => \drp_state__0\(1),
      I2 => \drp_state__0\(0),
      I3 => drp_state_n_0,
      I4 => RST,
      I5 => DRP_Txn_Avail_Toggle_pulse,
      O => \DRP_Status_Reg[16]_i_1_n_0\
    );
\DRP_Status_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(0),
      Q => DRP_Status_Reg(0),
      R => RST
    );
\DRP_Status_Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(10),
      Q => DRP_Status_Reg(10),
      R => RST
    );
\DRP_Status_Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(11),
      Q => DRP_Status_Reg(11),
      R => RST
    );
\DRP_Status_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(12),
      Q => DRP_Status_Reg(12),
      R => RST
    );
\DRP_Status_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(13),
      Q => DRP_Status_Reg(13),
      R => RST
    );
\DRP_Status_Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(14),
      Q => DRP_Status_Reg(14),
      R => RST
    );
\DRP_Status_Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(15),
      Q => DRP_Status_Reg(15),
      R => RST
    );
\DRP_Status_Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \DRP_Status_Reg[16]_i_1_n_0\,
      Q => DRP_Status_Reg(16),
      R => '0'
    );
\DRP_Status_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(1),
      Q => DRP_Status_Reg(1),
      R => RST
    );
\DRP_Status_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(2),
      Q => DRP_Status_Reg(2),
      R => RST
    );
\DRP_Status_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(3),
      Q => DRP_Status_Reg(3),
      R => RST
    );
\DRP_Status_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(4),
      Q => DRP_Status_Reg(4),
      R => RST
    );
\DRP_Status_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(5),
      Q => DRP_Status_Reg(5),
      R => RST
    );
\DRP_Status_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(6),
      Q => DRP_Status_Reg(6),
      R => RST
    );
\DRP_Status_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(7),
      Q => DRP_Status_Reg(7),
      R => RST
    );
\DRP_Status_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(8),
      Q => DRP_Status_Reg(8),
      R => RST
    );
\DRP_Status_Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \DRP_Status_Reg[15]_i_1__1_n_0\,
      D => D(9),
      Q => DRP_Status_Reg(9),
      R => RST
    );
DRP_Status_sync_rdy_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => DRP_Status_sync(16),
      Q => DRP_Status_sync_rdy_del,
      R => '0'
    );
\DRP_Txn_Avail_Toggle_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DRP_Txn_Avail_Toggle,
      O => \DRP_Txn_Avail_Toggle_i_1__1_n_0\
    );
DRP_Txn_Avail_Toggle_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => DRP_Txn_Avail_Toggle_sync,
      Q => DRP_Txn_Avail_Toggle_q_reg_n_0,
      R => '0'
    );
DRP_Txn_Avail_Toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_phy_axi4lite_aclk,
      CE => drp_txn_available_del_reg_n_0,
      D => \DRP_Txn_Avail_Toggle_i_1__1_n_0\,
      Q => DRP_Txn_Avail_Toggle,
      R => '0'
    );
drp_state: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \drp_state__0\(2),
      I1 => drprdy_out(0),
      O => drp_state_n_0
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \drp_state__0\(1),
      I1 => DRP_Txn_Avail_Toggle_sync,
      I2 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      O => \drp_state[0]_i_1_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0338FFFFFFFF0338"
    )
        port map (
      I0 => drprdy_out(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => \drp_state__0\(0),
      I4 => DRP_Txn_Avail_Toggle_sync,
      I5 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      O => \drp_state[1]_i_1_n_0\
    );
\drp_state[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DRP_Txn_Avail_Toggle_q_reg_n_0,
      I1 => DRP_Txn_Avail_Toggle_sync,
      O => DRP_Txn_Avail_Toggle_pulse
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CCF4"
    )
        port map (
      I0 => drprdy_out(0),
      I1 => \drp_state__0\(2),
      I2 => \drp_state__0\(1),
      I3 => \drp_state__0\(0),
      I4 => RST,
      I5 => DRP_Txn_Avail_Toggle_pulse,
      O => \drp_state[2]_i_1_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => drpclk,
      CE => \drp_state[1]_i_1_n_0\,
      D => \drp_state[0]_i_1_n_0\,
      Q => \drp_state__0\(0),
      S => RST
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => \drp_state[1]_i_1_n_0\,
      D => DRP_Txn_Avail_Toggle_pulse,
      Q => \drp_state__0\(1),
      R => RST
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => \drp_state[2]_i_1_n_0\,
      Q => \drp_state__0\(2),
      R => '0'
    );
drp_txn_available_del_reg: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => Q(0),
      Q => drp_txn_available_del_reg_n_0,
      R => '0'
    );
xpm_handshake_DRP_Config_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3\
     port map (
      dest_clk => drpclk,
      dest_out(32) => DRP_Txn_Avail_Toggle_sync,
      dest_out(31) => xpm_handshake_DRP_Config_inst_n_1,
      dest_out(30) => xpm_handshake_DRP_Config_inst_n_2,
      dest_out(29) => xpm_handshake_DRP_Config_inst_n_3,
      dest_out(28) => xpm_handshake_DRP_Config_inst_n_4,
      dest_out(27) => xpm_handshake_DRP_Config_inst_n_5,
      dest_out(26) => xpm_handshake_DRP_Config_inst_n_6,
      dest_out(25) => xpm_handshake_DRP_Config_inst_n_7,
      dest_out(24) => xpm_handshake_DRP_Config_inst_n_8,
      dest_out(23) => xpm_handshake_DRP_Config_inst_n_9,
      dest_out(22) => xpm_handshake_DRP_Config_inst_n_10,
      dest_out(21) => xpm_handshake_DRP_Config_inst_n_11,
      dest_out(20) => xpm_handshake_DRP_Config_inst_n_12,
      dest_out(19) => xpm_handshake_DRP_Config_inst_n_13,
      dest_out(18) => xpm_handshake_DRP_Config_inst_n_14,
      dest_out(17) => xpm_handshake_DRP_Config_inst_n_15,
      dest_out(16) => xpm_handshake_DRP_Config_inst_n_16,
      dest_out(15 downto 14) => NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED(15 downto 14),
      dest_out(13) => p_1_in,
      dest_out(12) => p_1_in0_in,
      dest_out(11 downto 10) => NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED(11 downto 10),
      dest_out(9) => xpm_handshake_DRP_Config_inst_n_23,
      dest_out(8) => xpm_handshake_DRP_Config_inst_n_24,
      dest_out(7) => xpm_handshake_DRP_Config_inst_n_25,
      dest_out(6) => xpm_handshake_DRP_Config_inst_n_26,
      dest_out(5) => xpm_handshake_DRP_Config_inst_n_27,
      dest_out(4) => xpm_handshake_DRP_Config_inst_n_28,
      dest_out(3) => xpm_handshake_DRP_Config_inst_n_29,
      dest_out(2) => xpm_handshake_DRP_Config_inst_n_30,
      dest_out(1) => xpm_handshake_DRP_Config_inst_n_31,
      dest_out(0) => xpm_handshake_DRP_Config_inst_n_32,
      src_clk => vid_phy_axi4lite_aclk,
      src_in(32) => DRP_Txn_Avail_Toggle,
      src_in(31 downto 16) => DRP_Config_Reg(31 downto 16),
      src_in(15 downto 14) => B"00",
      src_in(13 downto 12) => DRP_Config_Reg(13 downto 12),
      src_in(11 downto 9) => B"000",
      src_in(8 downto 0) => DRP_Config_Reg(8 downto 0)
    );
xpm_handshake_DRP_Status_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(31 downto 18) => NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED(31 downto 18),
      dest_out(17) => \^drp_status_b0gt2\(17),
      dest_out(16) => DRP_Status_sync(16),
      dest_out(15 downto 0) => \^drp_status_b0gt2\(15 downto 0),
      src_clk => drpclk,
      src_in(31 downto 17) => B"000000000000000",
      src_in(16 downto 0) => DRP_Status_Reg(16 downto 0)
    );
xpm_single_DRP_Rsp_Rd_Toggle_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__628\
     port map (
      dest_clk => drpclk,
      dest_out => NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \^src_in\
    );
xpm_single_drp_reset_RST_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5\
     port map (
      dest_arst => RST,
      dest_clk => drpclk,
      src_arst => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 53 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 53 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 53 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 53 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 53 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 53 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 119 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 119 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 59 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 383 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 20 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 26 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 383 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "2970.000000";
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "100.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 54;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 40;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "5.940000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 108;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "148.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "297.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 40;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "148.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "148.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "297.000000";
  attribute C_SIM_CPLL_CAL_BYPASS : string;
  attribute C_SIM_CPLL_CAL_BYPASS of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "1'b0";
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 3;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "148.500000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 40;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "5.940000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 108;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "148.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "297.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is 40;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "148.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top : entity is "148.500000";
end design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtwiz_reset_qpll0lock_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_reset_qpll1lock_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_rx_active_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_tx_active_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll1reset_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^rxdata_out\ : STD_LOGIC_VECTOR ( 383 downto 0 );
begin
  \^gtwiz_reset_qpll0lock_in\(0) <= gtwiz_reset_qpll0lock_in(0);
  \^gtwiz_reset_qpll1lock_in\(0) <= gtwiz_reset_qpll1lock_in(0);
  \^gtwiz_userclk_rx_active_in\(0) <= gtwiz_userclk_rx_active_in(0);
  \^gtwiz_userclk_tx_active_in\(0) <= gtwiz_userclk_tx_active_in(0);
  \^qpll1reset_in\(0) <= qpll1reset_in(0);
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \^qpll1reset_in\(0);
  gtwiz_userclk_rx_active_out(0) <= \^gtwiz_userclk_rx_active_in\(0);
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \^gtwiz_userclk_tx_active_in\(0);
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtwiz_userdata_rx_out(119) <= \^rxctrl1_out\(35);
  gtwiz_userdata_rx_out(118) <= \^rxctrl0_out\(35);
  gtwiz_userdata_rx_out(117 downto 110) <= \^rxdata_out\(287 downto 280);
  gtwiz_userdata_rx_out(109) <= \^rxctrl1_out\(34);
  gtwiz_userdata_rx_out(108) <= \^rxctrl0_out\(34);
  gtwiz_userdata_rx_out(107 downto 100) <= \^rxdata_out\(279 downto 272);
  gtwiz_userdata_rx_out(99) <= \^rxctrl1_out\(33);
  gtwiz_userdata_rx_out(98) <= \^rxctrl0_out\(33);
  gtwiz_userdata_rx_out(97 downto 90) <= \^rxdata_out\(271 downto 264);
  gtwiz_userdata_rx_out(89) <= \^rxctrl1_out\(32);
  gtwiz_userdata_rx_out(88) <= \^rxctrl0_out\(32);
  gtwiz_userdata_rx_out(87 downto 80) <= \^rxdata_out\(263 downto 256);
  gtwiz_userdata_rx_out(79) <= \^rxctrl1_out\(19);
  gtwiz_userdata_rx_out(78) <= \^rxctrl0_out\(19);
  gtwiz_userdata_rx_out(77 downto 70) <= \^rxdata_out\(159 downto 152);
  gtwiz_userdata_rx_out(69) <= \^rxctrl1_out\(18);
  gtwiz_userdata_rx_out(68) <= \^rxctrl0_out\(18);
  gtwiz_userdata_rx_out(67 downto 60) <= \^rxdata_out\(151 downto 144);
  gtwiz_userdata_rx_out(59) <= \^rxctrl1_out\(17);
  gtwiz_userdata_rx_out(58) <= \^rxctrl0_out\(17);
  gtwiz_userdata_rx_out(57 downto 50) <= \^rxdata_out\(143 downto 136);
  gtwiz_userdata_rx_out(49) <= \^rxctrl1_out\(16);
  gtwiz_userdata_rx_out(48) <= \^rxctrl0_out\(16);
  gtwiz_userdata_rx_out(47 downto 40) <= \^rxdata_out\(135 downto 128);
  gtwiz_userdata_rx_out(39) <= \^rxctrl1_out\(3);
  gtwiz_userdata_rx_out(38) <= \^rxctrl0_out\(3);
  gtwiz_userdata_rx_out(37 downto 30) <= \^rxdata_out\(31 downto 24);
  gtwiz_userdata_rx_out(29) <= \^rxctrl1_out\(2);
  gtwiz_userdata_rx_out(28) <= \^rxctrl0_out\(2);
  gtwiz_userdata_rx_out(27 downto 20) <= \^rxdata_out\(23 downto 16);
  gtwiz_userdata_rx_out(19) <= \^rxctrl1_out\(1);
  gtwiz_userdata_rx_out(18) <= \^rxctrl0_out\(1);
  gtwiz_userdata_rx_out(17 downto 10) <= \^rxdata_out\(15 downto 8);
  gtwiz_userdata_rx_out(9) <= \^rxctrl1_out\(0);
  gtwiz_userdata_rx_out(8) <= \^rxctrl0_out\(0);
  gtwiz_userdata_rx_out(7 downto 0) <= \^rxdata_out\(7 downto 0);
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \^gtwiz_reset_qpll0lock_in\(0);
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \^gtwiz_reset_qpll1lock_in\(0);
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  rxctrl0_out(47 downto 0) <= \^rxctrl0_out\(47 downto 0);
  rxctrl1_out(47 downto 0) <= \^rxctrl1_out\(47 downto 0);
  rxdata_out(383 downto 0) <= \^rxdata_out\(383 downto 0);
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst\: entity work.design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4
     port map (
      bufgtce_out(2 downto 0) => bufgtce_out(2 downto 0),
      bufgtcemask_out(8 downto 0) => bufgtcemask_out(8 downto 0),
      bufgtdiv_out(26 downto 0) => bufgtdiv_out(26 downto 0),
      bufgtreset_out(2 downto 0) => bufgtreset_out(2 downto 0),
      bufgtrstmask_out(8 downto 0) => bufgtrstmask_out(8 downto 0),
      cdrstepdir_in(2 downto 0) => cdrstepdir_in(2 downto 0),
      cdrstepsq_in(2 downto 0) => cdrstepsq_in(2 downto 0),
      cdrstepsx_in(2 downto 0) => cdrstepsx_in(2 downto 0),
      cfgreset_in(2 downto 0) => cfgreset_in(2 downto 0),
      clkrsvd0_in(2 downto 0) => clkrsvd0_in(2 downto 0),
      clkrsvd1_in(2 downto 0) => clkrsvd1_in(2 downto 0),
      cpllfbclklost_out(2 downto 0) => cpllfbclklost_out(2 downto 0),
      cpllfreqlock_in(2 downto 0) => cpllfreqlock_in(2 downto 0),
      cplllock_out(2 downto 0) => cplllock_out(2 downto 0),
      cplllockdetclk_in(2 downto 0) => cplllockdetclk_in(2 downto 0),
      cplllocken_in(2 downto 0) => cplllocken_in(2 downto 0),
      cpllrefclklost_out(2 downto 0) => cpllrefclklost_out(2 downto 0),
      cpllrefclksel_in(8 downto 0) => cpllrefclksel_in(8 downto 0),
      cpllreset_in(2 downto 0) => cpllreset_in(2 downto 0),
      dmonfiforeset_in(2 downto 0) => dmonfiforeset_in(2 downto 0),
      dmonitorclk_in(2 downto 0) => dmonitorclk_in(2 downto 0),
      dmonitorout_out(47 downto 0) => dmonitorout_out(47 downto 0),
      dmonitoroutclk_out(2 downto 0) => dmonitoroutclk_out(2 downto 0),
      drpaddr_in(29 downto 0) => drpaddr_in(29 downto 0),
      drpclk_in(2 downto 0) => drpclk_in(2 downto 0),
      drpdi_in(47 downto 0) => drpdi_in(47 downto 0),
      drpdo_out(47 downto 0) => drpdo_out(47 downto 0),
      drpen_in(2 downto 0) => drpen_in(2 downto 0),
      drprdy_out(2 downto 0) => drprdy_out(2 downto 0),
      drprst_in(2 downto 0) => drprst_in(2 downto 0),
      drpwe_in(2 downto 0) => drpwe_in(2 downto 0),
      eyescandataerror_out(2 downto 0) => eyescandataerror_out(2 downto 0),
      eyescanreset_in(2 downto 0) => eyescanreset_in(2 downto 0),
      eyescantrigger_in(2 downto 0) => eyescantrigger_in(2 downto 0),
      freqos_in(2 downto 0) => freqos_in(2 downto 0),
      gtgrefclk_in(2 downto 0) => gtgrefclk_in(2 downto 0),
      gthrxn_in(2 downto 0) => gthrxn_in(2 downto 0),
      gthrxp_in(2 downto 0) => gthrxp_in(2 downto 0),
      gthtxn_out(2 downto 0) => gthtxn_out(2 downto 0),
      gthtxp_out(2 downto 0) => gthtxp_out(2 downto 0),
      gtnorthrefclk0_in(2 downto 0) => gtnorthrefclk0_in(2 downto 0),
      gtnorthrefclk1_in(2 downto 0) => gtnorthrefclk1_in(2 downto 0),
      gtpowergood_out(2 downto 0) => gtpowergood_out(2 downto 0),
      gtrefclk0_in(2 downto 0) => gtrefclk0_in(2 downto 0),
      gtrefclk1_in(2 downto 0) => gtrefclk1_in(2 downto 0),
      gtrefclkmonitor_out(2 downto 0) => gtrefclkmonitor_out(2 downto 0),
      gtrsvd_in(47 downto 0) => gtrsvd_in(47 downto 0),
      gtrxresetsel_in(2 downto 0) => gtrxresetsel_in(2 downto 0),
      gtsouthrefclk0_in(2 downto 0) => gtsouthrefclk0_in(2 downto 0),
      gtsouthrefclk1_in(2 downto 0) => gtsouthrefclk1_in(2 downto 0),
      gttxresetsel_in(2 downto 0) => gttxresetsel_in(2 downto 0),
      gtwiz_buffbypass_tx_done_out(0) => gtwiz_buffbypass_tx_done_out(0),
      gtwiz_buffbypass_tx_error_out(0) => gtwiz_buffbypass_tx_error_out(0),
      gtwiz_buffbypass_tx_reset_in(0) => gtwiz_buffbypass_tx_reset_in(0),
      gtwiz_buffbypass_tx_start_user_in(0) => gtwiz_buffbypass_tx_start_user_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_qpll0lock_in(0) => \^gtwiz_reset_qpll0lock_in\(0),
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_in(0) => \^gtwiz_userclk_rx_active_in\(0),
      gtwiz_userclk_tx_active_in(0) => \^gtwiz_userclk_tx_active_in\(0),
      gtwiz_userdata_tx_in(119 downto 0) => gtwiz_userdata_tx_in(119 downto 0),
      incpctrl_in(2 downto 0) => incpctrl_in(2 downto 0),
      loopback_in(8 downto 0) => loopback_in(8 downto 0),
      pcieeqrxeqadaptdone_in(2 downto 0) => pcieeqrxeqadaptdone_in(2 downto 0),
      pcierategen3_out(2 downto 0) => pcierategen3_out(2 downto 0),
      pcierateidle_out(2 downto 0) => pcierateidle_out(2 downto 0),
      pcierateqpllpd_out(5 downto 0) => pcierateqpllpd_out(5 downto 0),
      pcierateqpllreset_out(5 downto 0) => pcierateqpllreset_out(5 downto 0),
      pcierstidle_in(2 downto 0) => pcierstidle_in(2 downto 0),
      pciersttxsyncstart_in(2 downto 0) => pciersttxsyncstart_in(2 downto 0),
      pciesynctxsyncdone_out(2 downto 0) => pciesynctxsyncdone_out(2 downto 0),
      pcieusergen3rdy_out(2 downto 0) => pcieusergen3rdy_out(2 downto 0),
      pcieuserphystatusrst_out(2 downto 0) => pcieuserphystatusrst_out(2 downto 0),
      pcieuserratedone_in(2 downto 0) => pcieuserratedone_in(2 downto 0),
      pcieuserratestart_out(2 downto 0) => pcieuserratestart_out(2 downto 0),
      pcsrsvdin_in(47 downto 0) => pcsrsvdin_in(47 downto 0),
      pcsrsvdout_out(47 downto 0) => pcsrsvdout_out(47 downto 0),
      phystatus_out(2 downto 0) => phystatus_out(2 downto 0),
      pinrsrvdas_out(47 downto 0) => pinrsrvdas_out(47 downto 0),
      powerpresent_out(2 downto 0) => powerpresent_out(2 downto 0),
      qpll0clk_in(2 downto 0) => qpll0clk_in(2 downto 0),
      qpll0freqlock_in(2 downto 0) => qpll0freqlock_in(2 downto 0),
      qpll0refclk_in(2 downto 0) => qpll0refclk_in(2 downto 0),
      qpll1clk_in(2 downto 0) => qpll1clk_in(2 downto 0),
      qpll1freqlock_in(2 downto 0) => qpll1freqlock_in(2 downto 0),
      qpll1refclk_in(2 downto 0) => qpll1refclk_in(2 downto 0),
      resetexception_out(2 downto 0) => resetexception_out(2 downto 0),
      resetovrd_in(2 downto 0) => resetovrd_in(2 downto 0),
      rx8b10ben_in(2 downto 0) => rx8b10ben_in(2 downto 0),
      rxafecfoken_in(2 downto 0) => rxafecfoken_in(2 downto 0),
      rxbufreset_in(2 downto 0) => rxbufreset_in(2 downto 0),
      rxbufstatus_out(8 downto 0) => rxbufstatus_out(8 downto 0),
      rxbyteisaligned_out(2 downto 0) => rxbyteisaligned_out(2 downto 0),
      rxbyterealign_out(2 downto 0) => rxbyterealign_out(2 downto 0),
      rxcdrfreqreset_in(2 downto 0) => rxcdrfreqreset_in(2 downto 0),
      rxcdrhold_in(2 downto 0) => rxcdrhold_in(2 downto 0),
      rxcdrlock_out(2 downto 0) => rxcdrlock_out(2 downto 0),
      rxcdrovrden_in(2 downto 0) => rxcdrovrden_in(2 downto 0),
      rxcdrphdone_out(2 downto 0) => rxcdrphdone_out(2 downto 0),
      rxcdrreset_in(2 downto 0) => rxcdrreset_in(2 downto 0),
      rxchanbondseq_out(2 downto 0) => rxchanbondseq_out(2 downto 0),
      rxchanisaligned_out(2 downto 0) => rxchanisaligned_out(2 downto 0),
      rxchanrealign_out(2 downto 0) => rxchanrealign_out(2 downto 0),
      rxchbonden_in(2 downto 0) => rxchbonden_in(2 downto 0),
      rxchbondi_in(14 downto 0) => rxchbondi_in(14 downto 0),
      rxchbondlevel_in(8 downto 0) => rxchbondlevel_in(8 downto 0),
      rxchbondmaster_in(2 downto 0) => rxchbondmaster_in(2 downto 0),
      rxchbondo_out(14 downto 0) => rxchbondo_out(14 downto 0),
      rxchbondslave_in(2 downto 0) => rxchbondslave_in(2 downto 0),
      rxckcaldone_out(2 downto 0) => rxckcaldone_out(2 downto 0),
      rxckcalreset_in(2 downto 0) => rxckcalreset_in(2 downto 0),
      rxckcalstart_in(20 downto 0) => rxckcalstart_in(20 downto 0),
      rxclkcorcnt_out(5 downto 0) => rxclkcorcnt_out(5 downto 0),
      rxcominitdet_out(2 downto 0) => rxcominitdet_out(2 downto 0),
      rxcommadet_out(2 downto 0) => rxcommadet_out(2 downto 0),
      rxcommadeten_in(2 downto 0) => rxcommadeten_in(2 downto 0),
      rxcomsasdet_out(2 downto 0) => rxcomsasdet_out(2 downto 0),
      rxcomwakedet_out(2 downto 0) => rxcomwakedet_out(2 downto 0),
      rxctrl0_out(47 downto 0) => \^rxctrl0_out\(47 downto 0),
      rxctrl1_out(47 downto 0) => \^rxctrl1_out\(47 downto 0),
      rxctrl2_out(23 downto 0) => rxctrl2_out(23 downto 0),
      rxctrl3_out(23 downto 0) => rxctrl3_out(23 downto 0),
      rxdata_out(383 downto 0) => \^rxdata_out\(383 downto 0),
      rxdataextendrsvd_out(23 downto 0) => rxdataextendrsvd_out(23 downto 0),
      rxdatavalid_out(5 downto 0) => rxdatavalid_out(5 downto 0),
      rxdfeagcctrl_in(5 downto 0) => rxdfeagcctrl_in(5 downto 0),
      rxdfeagchold_in(2 downto 0) => rxdfeagchold_in(2 downto 0),
      rxdfeagcovrden_in(2 downto 0) => rxdfeagcovrden_in(2 downto 0),
      rxdfecfokfcnum_in(11 downto 0) => rxdfecfokfcnum_in(11 downto 0),
      rxdfecfokfen_in(2 downto 0) => rxdfecfokfen_in(2 downto 0),
      rxdfecfokfpulse_in(2 downto 0) => rxdfecfokfpulse_in(2 downto 0),
      rxdfecfokhold_in(2 downto 0) => rxdfecfokhold_in(2 downto 0),
      rxdfecfokovren_in(2 downto 0) => rxdfecfokovren_in(2 downto 0),
      rxdfekhhold_in(2 downto 0) => rxdfekhhold_in(2 downto 0),
      rxdfekhovrden_in(2 downto 0) => rxdfekhovrden_in(2 downto 0),
      rxdfelfhold_in(2 downto 0) => rxdfelfhold_in(2 downto 0),
      rxdfelfovrden_in(2 downto 0) => rxdfelfovrden_in(2 downto 0),
      rxdfelpmreset_in(2 downto 0) => rxdfelpmreset_in(2 downto 0),
      rxdfetap10hold_in(2 downto 0) => rxdfetap10hold_in(2 downto 0),
      rxdfetap10ovrden_in(2 downto 0) => rxdfetap10ovrden_in(2 downto 0),
      rxdfetap11hold_in(2 downto 0) => rxdfetap11hold_in(2 downto 0),
      rxdfetap11ovrden_in(2 downto 0) => rxdfetap11ovrden_in(2 downto 0),
      rxdfetap12hold_in(2 downto 0) => rxdfetap12hold_in(2 downto 0),
      rxdfetap12ovrden_in(2 downto 0) => rxdfetap12ovrden_in(2 downto 0),
      rxdfetap13hold_in(2 downto 0) => rxdfetap13hold_in(2 downto 0),
      rxdfetap13ovrden_in(2 downto 0) => rxdfetap13ovrden_in(2 downto 0),
      rxdfetap14hold_in(2 downto 0) => rxdfetap14hold_in(2 downto 0),
      rxdfetap14ovrden_in(2 downto 0) => rxdfetap14ovrden_in(2 downto 0),
      rxdfetap15hold_in(2 downto 0) => rxdfetap15hold_in(2 downto 0),
      rxdfetap15ovrden_in(2 downto 0) => rxdfetap15ovrden_in(2 downto 0),
      rxdfetap2hold_in(2 downto 0) => rxdfetap2hold_in(2 downto 0),
      rxdfetap2ovrden_in(2 downto 0) => rxdfetap2ovrden_in(2 downto 0),
      rxdfetap3hold_in(2 downto 0) => rxdfetap3hold_in(2 downto 0),
      rxdfetap3ovrden_in(2 downto 0) => rxdfetap3ovrden_in(2 downto 0),
      rxdfetap4hold_in(2 downto 0) => rxdfetap4hold_in(2 downto 0),
      rxdfetap4ovrden_in(2 downto 0) => rxdfetap4ovrden_in(2 downto 0),
      rxdfetap5hold_in(2 downto 0) => rxdfetap5hold_in(2 downto 0),
      rxdfetap5ovrden_in(2 downto 0) => rxdfetap5ovrden_in(2 downto 0),
      rxdfetap6hold_in(2 downto 0) => rxdfetap6hold_in(2 downto 0),
      rxdfetap6ovrden_in(2 downto 0) => rxdfetap6ovrden_in(2 downto 0),
      rxdfetap7hold_in(2 downto 0) => rxdfetap7hold_in(2 downto 0),
      rxdfetap7ovrden_in(2 downto 0) => rxdfetap7ovrden_in(2 downto 0),
      rxdfetap8hold_in(2 downto 0) => rxdfetap8hold_in(2 downto 0),
      rxdfetap8ovrden_in(2 downto 0) => rxdfetap8ovrden_in(2 downto 0),
      rxdfetap9hold_in(2 downto 0) => rxdfetap9hold_in(2 downto 0),
      rxdfetap9ovrden_in(2 downto 0) => rxdfetap9ovrden_in(2 downto 0),
      rxdfeuthold_in(2 downto 0) => rxdfeuthold_in(2 downto 0),
      rxdfeutovrden_in(2 downto 0) => rxdfeutovrden_in(2 downto 0),
      rxdfevphold_in(2 downto 0) => rxdfevphold_in(2 downto 0),
      rxdfevpovrden_in(2 downto 0) => rxdfevpovrden_in(2 downto 0),
      rxdfexyden_in(2 downto 0) => rxdfexyden_in(2 downto 0),
      rxdlybypass_in(2 downto 0) => rxdlybypass_in(2 downto 0),
      rxdlyen_in(2 downto 0) => rxdlyen_in(2 downto 0),
      rxdlyovrden_in(2 downto 0) => rxdlyovrden_in(2 downto 0),
      rxdlysreset_in(2 downto 0) => rxdlysreset_in(2 downto 0),
      rxdlysresetdone_out(2 downto 0) => rxdlysresetdone_out(2 downto 0),
      rxelecidle_out(2 downto 0) => rxelecidle_out(2 downto 0),
      rxelecidlemode_in(5 downto 0) => rxelecidlemode_in(5 downto 0),
      rxeqtraining_in(2 downto 0) => rxeqtraining_in(2 downto 0),
      rxgearboxslip_in(2 downto 0) => rxgearboxslip_in(2 downto 0),
      rxheader_out(17 downto 0) => rxheader_out(17 downto 0),
      rxheadervalid_out(5 downto 0) => rxheadervalid_out(5 downto 0),
      rxlatclk_in(2 downto 0) => rxlatclk_in(2 downto 0),
      rxlfpstresetdet_out(2 downto 0) => rxlfpstresetdet_out(2 downto 0),
      rxlfpsu2lpexitdet_out(2 downto 0) => rxlfpsu2lpexitdet_out(2 downto 0),
      rxlfpsu3wakedet_out(2 downto 0) => rxlfpsu3wakedet_out(2 downto 0),
      rxlpmen_in(2 downto 0) => rxlpmen_in(2 downto 0),
      rxlpmgchold_in(2 downto 0) => rxlpmgchold_in(2 downto 0),
      rxlpmgcovrden_in(2 downto 0) => rxlpmgcovrden_in(2 downto 0),
      rxlpmhfhold_in(2 downto 0) => rxlpmhfhold_in(2 downto 0),
      rxlpmhfovrden_in(2 downto 0) => rxlpmhfovrden_in(2 downto 0),
      rxlpmlfhold_in(2 downto 0) => rxlpmlfhold_in(2 downto 0),
      rxlpmlfklovrden_in(2 downto 0) => rxlpmlfklovrden_in(2 downto 0),
      rxlpmoshold_in(2 downto 0) => rxlpmoshold_in(2 downto 0),
      rxlpmosovrden_in(2 downto 0) => rxlpmosovrden_in(2 downto 0),
      rxmcommaalignen_in(2 downto 0) => rxmcommaalignen_in(2 downto 0),
      rxmonitorout_out(23 downto 0) => rxmonitorout_out(23 downto 0),
      rxmonitorsel_in(5 downto 0) => rxmonitorsel_in(5 downto 0),
      rxoobreset_in(2 downto 0) => rxoobreset_in(2 downto 0),
      rxoscalreset_in(2 downto 0) => rxoscalreset_in(2 downto 0),
      rxoshold_in(2 downto 0) => rxoshold_in(2 downto 0),
      rxosintdone_out(2 downto 0) => rxosintdone_out(2 downto 0),
      rxosintstarted_out(2 downto 0) => rxosintstarted_out(2 downto 0),
      rxosintstrobedone_out(2 downto 0) => rxosintstrobedone_out(2 downto 0),
      rxosintstrobestarted_out(2 downto 0) => rxosintstrobestarted_out(2 downto 0),
      rxosovrden_in(2 downto 0) => rxosovrden_in(2 downto 0),
      rxoutclk_out(2 downto 0) => rxoutclk_out(2 downto 0),
      rxoutclkfabric_out(2 downto 0) => rxoutclkfabric_out(2 downto 0),
      rxoutclkpcs_out(2 downto 0) => rxoutclkpcs_out(2 downto 0),
      rxoutclksel_in(8 downto 0) => rxoutclksel_in(8 downto 0),
      rxpcommaalignen_in(2 downto 0) => rxpcommaalignen_in(2 downto 0),
      rxpcsreset_in(2 downto 0) => rxpcsreset_in(2 downto 0),
      rxpd_in(5 downto 0) => rxpd_in(5 downto 0),
      rxphalign_in(2 downto 0) => rxphalign_in(2 downto 0),
      rxphaligndone_out(2 downto 0) => rxphaligndone_out(2 downto 0),
      rxphalignen_in(2 downto 0) => rxphalignen_in(2 downto 0),
      rxphalignerr_out(2 downto 0) => rxphalignerr_out(2 downto 0),
      rxphdlypd_in(2 downto 0) => rxphdlypd_in(2 downto 0),
      rxphdlyreset_in(2 downto 0) => rxphdlyreset_in(2 downto 0),
      rxphovrden_in(2 downto 0) => rxphovrden_in(2 downto 0),
      rxpllclksel_in(5 downto 0) => rxpllclksel_in(5 downto 0),
      rxpmareset_in(2 downto 0) => rxpmareset_in(2 downto 0),
      rxpmaresetdone_out(2 downto 0) => rxpmaresetdone_out(2 downto 0),
      rxpolarity_in(2 downto 0) => rxpolarity_in(2 downto 0),
      rxprbscntreset_in(2 downto 0) => rxprbscntreset_in(2 downto 0),
      rxprbserr_out(2 downto 0) => rxprbserr_out(2 downto 0),
      rxprbslocked_out(2 downto 0) => rxprbslocked_out(2 downto 0),
      rxprbssel_in(11 downto 0) => rxprbssel_in(11 downto 0),
      rxprgdivresetdone_out(2 downto 0) => rxprgdivresetdone_out(2 downto 0),
      rxqpien_in(2 downto 0) => rxqpien_in(2 downto 0),
      rxqpisenn_out(2 downto 0) => rxqpisenn_out(2 downto 0),
      rxqpisenp_out(2 downto 0) => rxqpisenp_out(2 downto 0),
      rxrate_in(8 downto 0) => rxrate_in(8 downto 0),
      rxratedone_out(2 downto 0) => rxratedone_out(2 downto 0),
      rxratemode_in(2 downto 0) => rxratemode_in(2 downto 0),
      rxrecclkout_out(2 downto 0) => rxrecclkout_out(2 downto 0),
      rxresetdone_out(2 downto 0) => rxresetdone_out(2 downto 0),
      rxslide_in(2 downto 0) => rxslide_in(2 downto 0),
      rxsliderdy_out(2 downto 0) => rxsliderdy_out(2 downto 0),
      rxslipdone_out(2 downto 0) => rxslipdone_out(2 downto 0),
      rxslipoutclk_in(2 downto 0) => rxslipoutclk_in(2 downto 0),
      rxslipoutclkrdy_out(2 downto 0) => rxslipoutclkrdy_out(2 downto 0),
      rxslippma_in(2 downto 0) => rxslippma_in(2 downto 0),
      rxslippmardy_out(2 downto 0) => rxslippmardy_out(2 downto 0),
      rxstartofseq_out(5 downto 0) => rxstartofseq_out(5 downto 0),
      rxstatus_out(8 downto 0) => rxstatus_out(8 downto 0),
      rxsyncallin_in(2 downto 0) => rxsyncallin_in(2 downto 0),
      rxsyncdone_out(2 downto 0) => rxsyncdone_out(2 downto 0),
      rxsyncin_in(2 downto 0) => rxsyncin_in(2 downto 0),
      rxsyncmode_in(2 downto 0) => rxsyncmode_in(2 downto 0),
      rxsyncout_out(2 downto 0) => rxsyncout_out(2 downto 0),
      rxsysclksel_in(5 downto 0) => rxsysclksel_in(5 downto 0),
      rxtermination_in(2 downto 0) => rxtermination_in(2 downto 0),
      rxusrclk2_in(2 downto 0) => rxusrclk2_in(2 downto 0),
      rxusrclk_in(2 downto 0) => rxusrclk_in(2 downto 0),
      rxvalid_out(2 downto 0) => rxvalid_out(2 downto 0),
      sigvalidclk_in(2 downto 0) => sigvalidclk_in(2 downto 0),
      tstin_in(59 downto 0) => tstin_in(59 downto 0),
      tx8b10bbypass_in(23 downto 0) => tx8b10bbypass_in(23 downto 0),
      tx8b10ben_in(2 downto 0) => tx8b10ben_in(2 downto 0),
      txbufstatus_out(5 downto 0) => txbufstatus_out(5 downto 0),
      txcomfinish_out(2 downto 0) => txcomfinish_out(2 downto 0),
      txcominit_in(2 downto 0) => txcominit_in(2 downto 0),
      txcomsas_in(2 downto 0) => txcomsas_in(2 downto 0),
      txcomwake_in(2 downto 0) => txcomwake_in(2 downto 0),
      txctrl2_in(23 downto 0) => txctrl2_in(23 downto 0),
      txdataextendrsvd_in(23 downto 0) => txdataextendrsvd_in(23 downto 0),
      txdccdone_out(2 downto 0) => txdccdone_out(2 downto 0),
      txdccforcestart_in(2 downto 0) => txdccforcestart_in(2 downto 0),
      txdccreset_in(2 downto 0) => txdccreset_in(2 downto 0),
      txdeemph_in(5 downto 0) => txdeemph_in(5 downto 0),
      txdetectrx_in(2 downto 0) => txdetectrx_in(2 downto 0),
      txdiffctrl_in(14 downto 0) => txdiffctrl_in(14 downto 0),
      txdlysresetdone_out(2 downto 0) => txdlysresetdone_out(2 downto 0),
      txelecidle_in(2 downto 0) => txelecidle_in(2 downto 0),
      txheader_in(17 downto 0) => txheader_in(17 downto 0),
      txinhibit_in(2 downto 0) => txinhibit_in(2 downto 0),
      txlatclk_in(2 downto 0) => txlatclk_in(2 downto 0),
      txlfpstreset_in(2 downto 0) => txlfpstreset_in(2 downto 0),
      txlfpsu2lpexit_in(2 downto 0) => txlfpsu2lpexit_in(2 downto 0),
      txlfpsu3wake_in(2 downto 0) => txlfpsu3wake_in(2 downto 0),
      txmaincursor_in(20 downto 0) => txmaincursor_in(20 downto 0),
      txmargin_in(8 downto 0) => txmargin_in(8 downto 0),
      txmuxdcdexhold_in(2 downto 0) => txmuxdcdexhold_in(2 downto 0),
      txmuxdcdorwren_in(2 downto 0) => txmuxdcdorwren_in(2 downto 0),
      txoneszeros_in(2 downto 0) => txoneszeros_in(2 downto 0),
      txoutclk_out(2 downto 0) => txoutclk_out(2 downto 0),
      txoutclkfabric_out(2 downto 0) => txoutclkfabric_out(2 downto 0),
      txoutclkpcs_out(2 downto 0) => txoutclkpcs_out(2 downto 0),
      txoutclksel_in(8 downto 0) => txoutclksel_in(8 downto 0),
      txpcsreset_in(2 downto 0) => txpcsreset_in(2 downto 0),
      txpd_in(5 downto 0) => txpd_in(5 downto 0),
      txpdelecidlemode_in(2 downto 0) => txpdelecidlemode_in(2 downto 0),
      txphaligndone_out(2 downto 0) => txphaligndone_out(2 downto 0),
      txphinitdone_out(2 downto 0) => txphinitdone_out(2 downto 0),
      txpippmen_in(2 downto 0) => txpippmen_in(2 downto 0),
      txpippmovrden_in(2 downto 0) => txpippmovrden_in(2 downto 0),
      txpippmpd_in(2 downto 0) => txpippmpd_in(2 downto 0),
      txpippmsel_in(2 downto 0) => txpippmsel_in(2 downto 0),
      txpippmstepsize_in(14 downto 0) => txpippmstepsize_in(14 downto 0),
      txpisopd_in(2 downto 0) => txpisopd_in(2 downto 0),
      txpllclksel_in(5 downto 0) => txpllclksel_in(5 downto 0),
      txpmareset_in(2 downto 0) => txpmareset_in(2 downto 0),
      txpmaresetdone_out(2 downto 0) => txpmaresetdone_out(2 downto 0),
      txpolarity_in(2 downto 0) => txpolarity_in(2 downto 0),
      txpostcursor_in(14 downto 0) => txpostcursor_in(14 downto 0),
      txprbsforceerr_in(2 downto 0) => txprbsforceerr_in(2 downto 0),
      txprbssel_in(11 downto 0) => txprbssel_in(11 downto 0),
      txprecursor_in(14 downto 0) => txprecursor_in(14 downto 0),
      txprgdivresetdone_out(2 downto 0) => txprgdivresetdone_out(2 downto 0),
      txqpibiasen_in(2 downto 0) => txqpibiasen_in(2 downto 0),
      txqpisenn_out(2 downto 0) => txqpisenn_out(2 downto 0),
      txqpisenp_out(2 downto 0) => txqpisenp_out(2 downto 0),
      txqpiweakpup_in(2 downto 0) => txqpiweakpup_in(2 downto 0),
      txrate_in(8 downto 0) => txrate_in(8 downto 0),
      txratedone_out(2 downto 0) => txratedone_out(2 downto 0),
      txratemode_in(2 downto 0) => txratemode_in(2 downto 0),
      txresetdone_out(2 downto 0) => txresetdone_out(2 downto 0),
      txsequence_in(20 downto 0) => txsequence_in(20 downto 0),
      txswing_in(2 downto 0) => txswing_in(2 downto 0),
      txsyncdone_out(2 downto 0) => txsyncdone_out(2 downto 0),
      txsyncout_out(2 downto 0) => txsyncout_out(2 downto 0),
      txsysclksel_in(5 downto 0) => txsysclksel_in(5 downto 0),
      txusrclk2_in(2 downto 0) => txusrclk2_in(2 downto 0),
      txusrclk_in(2 downto 0) => txusrclk_in(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper is
  port (
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 119 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 119 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper : entity is "design_1_vid_phy_controller_0_0_gtwrapper,design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper : entity is "design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top,Vivado 2016.4";
end design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper is
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gtpowergood_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 383 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2970.000000";
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "100.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 54;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 1;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 0;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 40;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "5.940000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 108;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "148.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 0;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "297.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 40;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "148.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "148.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 1;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "297.000000";
  attribute C_SIM_CPLL_CAL_BYPASS : string;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is "1'b0";
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 3;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "148.500000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 0;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 0;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 40;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "5.940000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 108;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "148.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "297.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 40;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "148.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "148.500000";
begin
inst: entity work.design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(2 downto 0) => NLW_inst_bufgtce_out_UNCONNECTED(2 downto 0),
      bufgtcemask_out(8 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(8 downto 0),
      bufgtdiv_out(26 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(26 downto 0),
      bufgtreset_out(2 downto 0) => NLW_inst_bufgtreset_out_UNCONNECTED(2 downto 0),
      bufgtrstmask_out(8 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(8 downto 0),
      cdrstepdir_in(2 downto 0) => B"000",
      cdrstepsq_in(2 downto 0) => B"000",
      cdrstepsx_in(2 downto 0) => B"000",
      cfgreset_in(2 downto 0) => B"000",
      clkrsvd0_in(2 downto 0) => B"000",
      clkrsvd1_in(2 downto 0) => B"000",
      cpllfbclklost_out(2 downto 0) => cpllfbclklost_out(2 downto 0),
      cpllfreqlock_in(2 downto 0) => B"000",
      cplllock_out(2 downto 0) => cplllock_out(2 downto 0),
      cplllockdetclk_in(2 downto 0) => B"000",
      cplllocken_in(2 downto 0) => B"111",
      cpllpd_in(2 downto 0) => B"000",
      cpllrefclklost_out(2 downto 0) => cpllrefclklost_out(2 downto 0),
      cpllrefclksel_in(8 downto 0) => cpllrefclksel_in(8 downto 0),
      cpllreset_in(2 downto 0) => B"000",
      dmonfiforeset_in(2 downto 0) => B"000",
      dmonitorclk_in(2 downto 0) => B"000",
      dmonitorout_out(47 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(47 downto 0),
      dmonitoroutclk_out(2 downto 0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(2 downto 0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(29 downto 0) => drpaddr_in(29 downto 0),
      drpclk_common_in(0) => '0',
      drpclk_in(2 downto 0) => drpclk_in(2 downto 0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(47 downto 0) => drpdi_in(47 downto 0),
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(47 downto 0) => drpdo_out(47 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(2 downto 0) => drpen_in(2 downto 0),
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(2 downto 0) => drprdy_out(2 downto 0),
      drprst_in(2 downto 0) => B"000",
      drpwe_common_in(0) => '0',
      drpwe_in(2 downto 0) => drpwe_in(2 downto 0),
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(2 downto 0) => NLW_inst_eyescandataerror_out_UNCONNECTED(2 downto 0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(2 downto 0) => B"000",
      eyescantrigger_in(2 downto 0) => B"000",
      freqos_in(2 downto 0) => B"000",
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(2 downto 0) => gtgrefclk_in(2 downto 0),
      gthrxn_in(2 downto 0) => gthrxn_in(2 downto 0),
      gthrxp_in(2 downto 0) => gthrxp_in(2 downto 0),
      gthtxn_out(2 downto 0) => gthtxn_out(2 downto 0),
      gthtxp_out(2 downto 0) => gthtxp_out(2 downto 0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(2 downto 0) => gtnorthrefclk0_in(2 downto 0),
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(2 downto 0) => gtnorthrefclk1_in(2 downto 0),
      gtpowergood_out(2 downto 0) => NLW_inst_gtpowergood_out_UNCONNECTED(2 downto 0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(2 downto 0) => gtrefclk0_in(2 downto 0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(2 downto 0) => gtrefclk1_in(2 downto 0),
      gtrefclkmonitor_out(2 downto 0) => gtrefclkmonitor_out(2 downto 0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      gtrxreset_in(2 downto 0) => B"000",
      gtrxresetsel_in(2 downto 0) => B"000",
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(2 downto 0) => gtsouthrefclk0_in(2 downto 0),
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(2 downto 0) => gtsouthrefclk1_in(2 downto 0),
      gttxreset_in(2 downto 0) => B"000",
      gttxresetsel_in(2 downto 0) => B"000",
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => gtwiz_buffbypass_tx_done_out(0),
      gtwiz_buffbypass_tx_error_out(0) => gtwiz_buffbypass_tx_error_out(0),
      gtwiz_buffbypass_tx_reset_in(0) => gtwiz_buffbypass_tx_reset_in(0),
      gtwiz_buffbypass_tx_start_user_in(0) => gtwiz_buffbypass_tx_start_user_in(0),
      gtwiz_gthe3_cpll_cal_bufg_ce_in(2 downto 0) => B"000",
      gtwiz_gthe3_cpll_cal_cnt_tol_in(53 downto 0) => B"000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(53 downto 0) => B"000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(2 downto 0) => B"000",
      gtwiz_gthe4_cpll_cal_cnt_tol_in(53 downto 0) => B"000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(53 downto 0) => B"000000000000000000000000000000000000000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(2 downto 0) => B"000",
      gtwiz_gtye4_cpll_cal_cnt_tol_in(53 downto 0) => B"000000000000000000000000000000000000000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(53 downto 0) => B"000000000000000000000000000000000000000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll0lock_in(0),
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(119 downto 0) => gtwiz_userdata_rx_out(119 downto 0),
      gtwiz_userdata_tx_in(119 downto 0) => gtwiz_userdata_tx_in(119 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(2 downto 0) => B"000",
      loopback_in(8 downto 0) => loopback_in(8 downto 0),
      looprsvd_in(0) => '0',
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(2 downto 0) => B"000",
      pcierategen3_out(2 downto 0) => NLW_inst_pcierategen3_out_UNCONNECTED(2 downto 0),
      pcierateidle_out(2 downto 0) => NLW_inst_pcierateidle_out_UNCONNECTED(2 downto 0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(5 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(5 downto 0),
      pcierateqpllreset_out(5 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(5 downto 0),
      pcierstidle_in(2 downto 0) => B"000",
      pciersttxsyncstart_in(2 downto 0) => B"000",
      pciesynctxsyncdone_out(2 downto 0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(2 downto 0),
      pcieusergen3rdy_out(2 downto 0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(2 downto 0),
      pcieuserphystatusrst_out(2 downto 0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(2 downto 0),
      pcieuserratedone_in(2 downto 0) => B"000",
      pcieuserratestart_out(2 downto 0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(2 downto 0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      pcsrsvdout_out(47 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(47 downto 0),
      phystatus_out(2 downto 0) => NLW_inst_phystatus_out_UNCONNECTED(2 downto 0),
      pinrsrvdas_out(47 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(47 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(2 downto 0) => NLW_inst_powerpresent_out_UNCONNECTED(2 downto 0),
      qpll0clk_in(2 downto 0) => qpll0clk_in(2 downto 0),
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(2 downto 0) => B"000",
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '1',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '0',
      qpll0refclk_in(2 downto 0) => qpll0refclk_in(2 downto 0),
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '0',
      qpll1clk_in(2 downto 0) => qpll1clk_in(2 downto 0),
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(2 downto 0) => B"000",
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '1',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '0',
      qpll1refclk_in(2 downto 0) => qpll1refclk_in(2 downto 0),
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '0',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(2 downto 0) => NLW_inst_resetexception_out_UNCONNECTED(2 downto 0),
      resetovrd_in(2 downto 0) => B"000",
      rstclkentx_in(0) => '0',
      rx8b10ben_in(2 downto 0) => B"000",
      rxafecfoken_in(2 downto 0) => B"111",
      rxbufreset_in(2 downto 0) => B"000",
      rxbufstatus_out(8 downto 0) => rxbufstatus_out(8 downto 0),
      rxbyteisaligned_out(2 downto 0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(2 downto 0),
      rxbyterealign_out(2 downto 0) => NLW_inst_rxbyterealign_out_UNCONNECTED(2 downto 0),
      rxcdrfreqreset_in(2 downto 0) => B"000",
      rxcdrhold_in(2 downto 0) => rxcdrhold_in(2 downto 0),
      rxcdrlock_out(2 downto 0) => NLW_inst_rxcdrlock_out_UNCONNECTED(2 downto 0),
      rxcdrovrden_in(2 downto 0) => B"000",
      rxcdrphdone_out(2 downto 0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(2 downto 0),
      rxcdrreset_in(2 downto 0) => B"000",
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(2 downto 0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(2 downto 0),
      rxchanisaligned_out(2 downto 0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(2 downto 0),
      rxchanrealign_out(2 downto 0) => NLW_inst_rxchanrealign_out_UNCONNECTED(2 downto 0),
      rxchbonden_in(2 downto 0) => B"000",
      rxchbondi_in(14 downto 0) => B"000000000000000",
      rxchbondlevel_in(8 downto 0) => B"000000000",
      rxchbondmaster_in(2 downto 0) => B"000",
      rxchbondo_out(14 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(14 downto 0),
      rxchbondslave_in(2 downto 0) => B"000",
      rxckcaldone_out(2 downto 0) => NLW_inst_rxckcaldone_out_UNCONNECTED(2 downto 0),
      rxckcalreset_in(2 downto 0) => B"000",
      rxckcalstart_in(20 downto 0) => B"000000000000000000000",
      rxclkcorcnt_out(5 downto 0) => NLW_inst_rxclkcorcnt_out_UNCONNECTED(5 downto 0),
      rxcominitdet_out(2 downto 0) => NLW_inst_rxcominitdet_out_UNCONNECTED(2 downto 0),
      rxcommadet_out(2 downto 0) => NLW_inst_rxcommadet_out_UNCONNECTED(2 downto 0),
      rxcommadeten_in(2 downto 0) => B"000",
      rxcomsasdet_out(2 downto 0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(2 downto 0),
      rxcomwakedet_out(2 downto 0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(2 downto 0),
      rxctrl0_out(47 downto 0) => NLW_inst_rxctrl0_out_UNCONNECTED(47 downto 0),
      rxctrl1_out(47 downto 0) => NLW_inst_rxctrl1_out_UNCONNECTED(47 downto 0),
      rxctrl2_out(23 downto 0) => NLW_inst_rxctrl2_out_UNCONNECTED(23 downto 0),
      rxctrl3_out(23 downto 0) => NLW_inst_rxctrl3_out_UNCONNECTED(23 downto 0),
      rxdata_out(383 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(383 downto 0),
      rxdataextendrsvd_out(23 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(23 downto 0),
      rxdatavalid_out(5 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(5 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(5 downto 0) => B"010101",
      rxdfeagchold_in(2 downto 0) => B"000",
      rxdfeagcovrden_in(2 downto 0) => B"000",
      rxdfecfokfcnum_in(11 downto 0) => B"110111011101",
      rxdfecfokfen_in(2 downto 0) => B"000",
      rxdfecfokfpulse_in(2 downto 0) => B"000",
      rxdfecfokhold_in(2 downto 0) => B"000",
      rxdfecfokovren_in(2 downto 0) => B"000",
      rxdfekhhold_in(2 downto 0) => B"000",
      rxdfekhovrden_in(2 downto 0) => B"000",
      rxdfelfhold_in(2 downto 0) => B"000",
      rxdfelfovrden_in(2 downto 0) => B"000",
      rxdfelpmreset_in(2 downto 0) => B"000",
      rxdfetap10hold_in(2 downto 0) => B"000",
      rxdfetap10ovrden_in(2 downto 0) => B"000",
      rxdfetap11hold_in(2 downto 0) => B"000",
      rxdfetap11ovrden_in(2 downto 0) => B"000",
      rxdfetap12hold_in(2 downto 0) => B"000",
      rxdfetap12ovrden_in(2 downto 0) => B"000",
      rxdfetap13hold_in(2 downto 0) => B"000",
      rxdfetap13ovrden_in(2 downto 0) => B"000",
      rxdfetap14hold_in(2 downto 0) => B"000",
      rxdfetap14ovrden_in(2 downto 0) => B"000",
      rxdfetap15hold_in(2 downto 0) => B"000",
      rxdfetap15ovrden_in(2 downto 0) => B"000",
      rxdfetap2hold_in(2 downto 0) => B"000",
      rxdfetap2ovrden_in(2 downto 0) => B"000",
      rxdfetap3hold_in(2 downto 0) => B"000",
      rxdfetap3ovrden_in(2 downto 0) => B"000",
      rxdfetap4hold_in(2 downto 0) => B"000",
      rxdfetap4ovrden_in(2 downto 0) => B"000",
      rxdfetap5hold_in(2 downto 0) => B"000",
      rxdfetap5ovrden_in(2 downto 0) => B"000",
      rxdfetap6hold_in(2 downto 0) => B"000",
      rxdfetap6ovrden_in(2 downto 0) => B"000",
      rxdfetap7hold_in(2 downto 0) => B"000",
      rxdfetap7ovrden_in(2 downto 0) => B"000",
      rxdfetap8hold_in(2 downto 0) => B"000",
      rxdfetap8ovrden_in(2 downto 0) => B"000",
      rxdfetap9hold_in(2 downto 0) => B"000",
      rxdfetap9ovrden_in(2 downto 0) => B"000",
      rxdfeuthold_in(2 downto 0) => B"000",
      rxdfeutovrden_in(2 downto 0) => B"000",
      rxdfevphold_in(2 downto 0) => B"000",
      rxdfevpovrden_in(2 downto 0) => B"000",
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(2 downto 0) => B"111",
      rxdlybypass_in(2 downto 0) => B"111",
      rxdlyen_in(2 downto 0) => B"000",
      rxdlyovrden_in(2 downto 0) => B"000",
      rxdlysreset_in(2 downto 0) => B"000",
      rxdlysresetdone_out(2 downto 0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(2 downto 0),
      rxelecidle_out(2 downto 0) => NLW_inst_rxelecidle_out_UNCONNECTED(2 downto 0),
      rxelecidlemode_in(5 downto 0) => B"111111",
      rxeqtraining_in(2 downto 0) => B"000",
      rxgearboxslip_in(2 downto 0) => B"000",
      rxheader_out(17 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(17 downto 0),
      rxheadervalid_out(5 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(5 downto 0),
      rxlatclk_in(2 downto 0) => B"000",
      rxlfpstresetdet_out(2 downto 0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(2 downto 0),
      rxlfpsu2lpexitdet_out(2 downto 0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(2 downto 0),
      rxlfpsu3wakedet_out(2 downto 0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(2 downto 0),
      rxlpmen_in(2 downto 0) => rxlpmen_in(2 downto 0),
      rxlpmgchold_in(2 downto 0) => B"000",
      rxlpmgcovrden_in(2 downto 0) => B"000",
      rxlpmhfhold_in(2 downto 0) => B"000",
      rxlpmhfovrden_in(2 downto 0) => rxlpmhfovrden_in(2 downto 0),
      rxlpmlfhold_in(2 downto 0) => B"000",
      rxlpmlfklovrden_in(2 downto 0) => rxlpmlfklovrden_in(2 downto 0),
      rxlpmoshold_in(2 downto 0) => B"000",
      rxlpmosovrden_in(2 downto 0) => B"000",
      rxmcommaalignen_in(2 downto 0) => B"000",
      rxmonitorout_out(23 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(23 downto 0),
      rxmonitorsel_in(5 downto 0) => B"000000",
      rxoobreset_in(2 downto 0) => B"000",
      rxoscalreset_in(2 downto 0) => B"000",
      rxoshold_in(2 downto 0) => B"000",
      rxosintcfg_in(0) => '0',
      rxosintdone_out(2 downto 0) => NLW_inst_rxosintdone_out_UNCONNECTED(2 downto 0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(2 downto 0) => NLW_inst_rxosintstarted_out_UNCONNECTED(2 downto 0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(2 downto 0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(2 downto 0),
      rxosintstrobestarted_out(2 downto 0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(2 downto 0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(2 downto 0) => rxosovrden_in(2 downto 0),
      rxoutclk_out(2 downto 0) => rxoutclk_out(2 downto 0),
      rxoutclkfabric_out(2 downto 0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(2 downto 0),
      rxoutclkpcs_out(2 downto 0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(2 downto 0),
      rxoutclksel_in(8 downto 0) => B"010010010",
      rxpcommaalignen_in(2 downto 0) => B"000",
      rxpcsreset_in(2 downto 0) => B"000",
      rxpd_in(5 downto 0) => B"000000",
      rxphalign_in(2 downto 0) => B"000",
      rxphaligndone_out(2 downto 0) => NLW_inst_rxphaligndone_out_UNCONNECTED(2 downto 0),
      rxphalignen_in(2 downto 0) => B"000",
      rxphalignerr_out(2 downto 0) => NLW_inst_rxphalignerr_out_UNCONNECTED(2 downto 0),
      rxphdlypd_in(2 downto 0) => B"111",
      rxphdlyreset_in(2 downto 0) => B"000",
      rxphovrden_in(2 downto 0) => B"000",
      rxpllclksel_in(5 downto 0) => rxpllclksel_in(5 downto 0),
      rxpmareset_in(2 downto 0) => B"000",
      rxpmaresetdone_out(2 downto 0) => rxpmaresetdone_out(2 downto 0),
      rxpolarity_in(2 downto 0) => B"000",
      rxprbscntreset_in(2 downto 0) => rxprbscntreset_in(2 downto 0),
      rxprbserr_out(2 downto 0) => rxprbserr_out(2 downto 0),
      rxprbslocked_out(2 downto 0) => rxprbslocked_out(2 downto 0),
      rxprbssel_in(11 downto 0) => rxprbssel_in(11 downto 0),
      rxprgdivresetdone_out(2 downto 0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(2 downto 0),
      rxprogdivreset_in(2 downto 0) => B"000",
      rxqpien_in(2 downto 0) => B"000",
      rxqpisenn_out(2 downto 0) => NLW_inst_rxqpisenn_out_UNCONNECTED(2 downto 0),
      rxqpisenp_out(2 downto 0) => NLW_inst_rxqpisenp_out_UNCONNECTED(2 downto 0),
      rxrate_in(8 downto 0) => B"000000000",
      rxratedone_out(2 downto 0) => NLW_inst_rxratedone_out_UNCONNECTED(2 downto 0),
      rxratemode_in(2 downto 0) => B"000",
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(2 downto 0) => NLW_inst_rxrecclkout_out_UNCONNECTED(2 downto 0),
      rxresetdone_out(2 downto 0) => rxresetdone_out(2 downto 0),
      rxslide_in(2 downto 0) => B"000",
      rxsliderdy_out(2 downto 0) => NLW_inst_rxsliderdy_out_UNCONNECTED(2 downto 0),
      rxslipdone_out(2 downto 0) => NLW_inst_rxslipdone_out_UNCONNECTED(2 downto 0),
      rxslipoutclk_in(2 downto 0) => B"000",
      rxslipoutclkrdy_out(2 downto 0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(2 downto 0),
      rxslippma_in(2 downto 0) => B"000",
      rxslippmardy_out(2 downto 0) => NLW_inst_rxslippmardy_out_UNCONNECTED(2 downto 0),
      rxstartofseq_out(5 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(5 downto 0),
      rxstatus_out(8 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(8 downto 0),
      rxsyncallin_in(2 downto 0) => B"000",
      rxsyncdone_out(2 downto 0) => NLW_inst_rxsyncdone_out_UNCONNECTED(2 downto 0),
      rxsyncin_in(2 downto 0) => B"000",
      rxsyncmode_in(2 downto 0) => B"000",
      rxsyncout_out(2 downto 0) => NLW_inst_rxsyncout_out_UNCONNECTED(2 downto 0),
      rxsysclksel_in(5 downto 0) => rxsysclksel_in(5 downto 0),
      rxtermination_in(2 downto 0) => B"000",
      rxuserrdy_in(2 downto 0) => B"111",
      rxusrclk2_in(2 downto 0) => rxusrclk2_in(2 downto 0),
      rxusrclk_in(2 downto 0) => rxusrclk_in(2 downto 0),
      rxvalid_out(2 downto 0) => NLW_inst_rxvalid_out_UNCONNECTED(2 downto 0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(2 downto 0) => B"000",
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(59 downto 0) => B"000000000000000000000000000000000000000000000000000000000000",
      tx8b10bbypass_in(23 downto 0) => B"000000000000000000000000",
      tx8b10ben_in(2 downto 0) => B"000",
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(5 downto 0) => txbufstatus_out(5 downto 0),
      txcomfinish_out(2 downto 0) => NLW_inst_txcomfinish_out_UNCONNECTED(2 downto 0),
      txcominit_in(2 downto 0) => B"000",
      txcomsas_in(2 downto 0) => B"000",
      txcomwake_in(2 downto 0) => B"000",
      txctrl0_in(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      txctrl1_in(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      txctrl2_in(23 downto 0) => B"000000000000000000000000",
      txdata_in(383 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(23 downto 0) => B"000000000000000000000000",
      txdccdone_out(2 downto 0) => NLW_inst_txdccdone_out_UNCONNECTED(2 downto 0),
      txdccforcestart_in(2 downto 0) => B"000",
      txdccreset_in(2 downto 0) => B"000",
      txdeemph_in(5 downto 0) => B"000000",
      txdetectrx_in(2 downto 0) => B"000",
      txdiffctrl_in(14 downto 0) => B"110001100011000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(2 downto 0) => B"000",
      txdlyen_in(2 downto 0) => B"000",
      txdlyhold_in(2 downto 0) => B"000",
      txdlyovrden_in(2 downto 0) => B"000",
      txdlysreset_in(2 downto 0) => B"000",
      txdlysresetdone_out(2 downto 0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(2 downto 0),
      txdlyupdown_in(2 downto 0) => B"000",
      txelecidle_in(2 downto 0) => txelecidle_in(2 downto 0),
      txelforcestart_in(0) => '0',
      txheader_in(17 downto 0) => B"000000000000000000",
      txinhibit_in(2 downto 0) => B"000",
      txlatclk_in(2 downto 0) => B"000",
      txlfpstreset_in(2 downto 0) => B"000",
      txlfpsu2lpexit_in(2 downto 0) => B"000",
      txlfpsu3wake_in(2 downto 0) => B"000",
      txmaincursor_in(20 downto 0) => B"000000000000000000000",
      txmargin_in(8 downto 0) => B"000000000",
      txmuxdcdexhold_in(2 downto 0) => B"000",
      txmuxdcdorwren_in(2 downto 0) => B"000",
      txoneszeros_in(2 downto 0) => B"000",
      txoutclk_out(2 downto 0) => txoutclk_out(2 downto 0),
      txoutclkfabric_out(2 downto 0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(2 downto 0),
      txoutclkpcs_out(2 downto 0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(2 downto 0),
      txoutclksel_in(8 downto 0) => B"101101101",
      txpcsreset_in(2 downto 0) => B"000",
      txpd_in(5 downto 0) => B"000000",
      txpdelecidlemode_in(2 downto 0) => B"000",
      txphalign_in(2 downto 0) => B"000",
      txphaligndone_out(2 downto 0) => txphaligndone_out(2 downto 0),
      txphalignen_in(2 downto 0) => B"000",
      txphdlypd_in(2 downto 0) => B"000",
      txphdlyreset_in(2 downto 0) => B"000",
      txphdlytstclk_in(2 downto 0) => B"000",
      txphinit_in(2 downto 0) => B"000",
      txphinitdone_out(2 downto 0) => NLW_inst_txphinitdone_out_UNCONNECTED(2 downto 0),
      txphovrden_in(2 downto 0) => B"000",
      txpippmen_in(2 downto 0) => B"000",
      txpippmovrden_in(2 downto 0) => B"000",
      txpippmpd_in(2 downto 0) => B"111",
      txpippmsel_in(2 downto 0) => B"000",
      txpippmstepsize_in(14 downto 0) => B"000000000000000",
      txpisopd_in(2 downto 0) => B"000",
      txpllclksel_in(5 downto 0) => txpllclksel_in(5 downto 0),
      txpmareset_in(2 downto 0) => B"000",
      txpmaresetdone_out(2 downto 0) => txpmaresetdone_out(2 downto 0),
      txpolarity_in(2 downto 0) => B"000",
      txpostcursor_in(14 downto 0) => B"000000000000000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(2 downto 0) => txprbsforceerr_in(2 downto 0),
      txprbssel_in(11 downto 0) => txprbssel_in(11 downto 0),
      txprecursor_in(14 downto 0) => txprecursor_in(14 downto 0),
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(2 downto 0) => txprgdivresetdone_out(2 downto 0),
      txprogdivreset_in(2 downto 0) => B"000",
      txqpibiasen_in(2 downto 0) => B"000",
      txqpisenn_out(2 downto 0) => NLW_inst_txqpisenn_out_UNCONNECTED(2 downto 0),
      txqpisenp_out(2 downto 0) => NLW_inst_txqpisenp_out_UNCONNECTED(2 downto 0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(2 downto 0) => B"000",
      txrate_in(8 downto 0) => B"000000000",
      txratedone_out(2 downto 0) => NLW_inst_txratedone_out_UNCONNECTED(2 downto 0),
      txratemode_in(2 downto 0) => B"000",
      txresetdone_out(2 downto 0) => txresetdone_out(2 downto 0),
      txsequence_in(20 downto 0) => B"000000000000000000000",
      txswing_in(2 downto 0) => B"000",
      txsyncallin_in(2 downto 0) => B"000",
      txsyncdone_out(2 downto 0) => NLW_inst_txsyncdone_out_UNCONNECTED(2 downto 0),
      txsyncin_in(2 downto 0) => B"000",
      txsyncmode_in(2 downto 0) => B"000",
      txsyncout_out(2 downto 0) => NLW_inst_txsyncout_out_UNCONNECTED(2 downto 0),
      txsysclksel_in(5 downto 0) => txsysclksel_in(5 downto 0),
      txuserrdy_in(2 downto 0) => B"111",
      txusrclk2_in(2 downto 0) => txusrclk2_in(2 downto 0),
      txusrclk_in(2 downto 0) => txusrclk_in(2 downto 0),
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top is
  port (
    mgtrefclk0_pad_n_in : in STD_LOGIC;
    mgtrefclk0_pad_p_in : in STD_LOGIC;
    mgtrefclk1_pad_n_in : in STD_LOGIC;
    mgtrefclk1_pad_p_in : in STD_LOGIC;
    mgtrefclk0_in : in STD_LOGIC;
    mgtrefclk1_in : in STD_LOGIC;
    drpclk : in STD_LOGIC;
    gtnorthrefclk0_in : in STD_LOGIC;
    gtnorthrefclk1_in : in STD_LOGIC;
    gtsouthrefclk0_in : in STD_LOGIC;
    gtsouthrefclk1_in : in STD_LOGIC;
    gteastrefclk0_in : in STD_LOGIC;
    gteastrefclk1_in : in STD_LOGIC;
    gtwestrefclk0_in : in STD_LOGIC;
    gtwestrefclk1_in : in STD_LOGIC;
    gtnorthrefclk00_in : in STD_LOGIC;
    gtnorthrefclk01_in : in STD_LOGIC;
    gtnorthrefclk10_in : in STD_LOGIC;
    gtnorthrefclk11_in : in STD_LOGIC;
    gtsouthrefclk00_in : in STD_LOGIC;
    gtsouthrefclk01_in : in STD_LOGIC;
    gtsouthrefclk10_in : in STD_LOGIC;
    gtsouthrefclk11_in : in STD_LOGIC;
    phy_rxn_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_rxp_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_txn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_txp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    vid_phy_axi4lite_aresetn : in STD_LOGIC;
    vid_phy_axi4lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    vid_phy_axi4lite_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vid_phy_axi4lite_awvalid : in STD_LOGIC;
    vid_phy_axi4lite_awready : out STD_LOGIC;
    vid_phy_axi4lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vid_phy_axi4lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vid_phy_axi4lite_wvalid : in STD_LOGIC;
    vid_phy_axi4lite_wready : out STD_LOGIC;
    vid_phy_axi4lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vid_phy_axi4lite_bvalid : out STD_LOGIC;
    vid_phy_axi4lite_bready : in STD_LOGIC;
    vid_phy_axi4lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    vid_phy_axi4lite_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vid_phy_axi4lite_arvalid : in STD_LOGIC;
    vid_phy_axi4lite_arready : out STD_LOGIC;
    vid_phy_axi4lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vid_phy_axi4lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vid_phy_axi4lite_rvalid : out STD_LOGIC;
    vid_phy_axi4lite_rready : in STD_LOGIC;
    vid_phy_tx_axi4s_aclk : in STD_LOGIC;
    vid_phy_tx_axi4s_aresetn : in STD_LOGIC;
    vid_phy_tx_axi4s_ch0_tready : out STD_LOGIC;
    vid_phy_tx_axi4s_ch0_tdata : in STD_LOGIC_VECTOR ( 39 downto 0 );
    vid_phy_tx_axi4s_ch0_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_tx_axi4s_ch0_tvalid : in STD_LOGIC;
    vid_phy_tx_axi4s_ch1_tready : out STD_LOGIC;
    vid_phy_tx_axi4s_ch1_tdata : in STD_LOGIC_VECTOR ( 39 downto 0 );
    vid_phy_tx_axi4s_ch1_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_tx_axi4s_ch1_tvalid : in STD_LOGIC;
    vid_phy_tx_axi4s_ch2_tready : out STD_LOGIC;
    vid_phy_tx_axi4s_ch2_tdata : in STD_LOGIC_VECTOR ( 39 downto 0 );
    vid_phy_tx_axi4s_ch2_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_tx_axi4s_ch2_tvalid : in STD_LOGIC;
    vid_phy_tx_axi4s_ch3_tready : out STD_LOGIC;
    vid_phy_tx_axi4s_ch3_tdata : in STD_LOGIC_VECTOR ( 39 downto 0 );
    vid_phy_tx_axi4s_ch3_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_tx_axi4s_ch3_tvalid : in STD_LOGIC;
    vid_phy_rx_axi4s_aclk : in STD_LOGIC;
    vid_phy_rx_axi4s_aresetn : in STD_LOGIC;
    vid_phy_rx_axi4s_ch0_tvalid : out STD_LOGIC;
    vid_phy_rx_axi4s_ch0_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 );
    vid_phy_rx_axi4s_ch0_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_rx_axi4s_ch0_tready : in STD_LOGIC;
    vid_phy_rx_axi4s_ch1_tvalid : out STD_LOGIC;
    vid_phy_rx_axi4s_ch1_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 );
    vid_phy_rx_axi4s_ch1_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_rx_axi4s_ch1_tready : in STD_LOGIC;
    vid_phy_rx_axi4s_ch2_tvalid : out STD_LOGIC;
    vid_phy_rx_axi4s_ch2_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 );
    vid_phy_rx_axi4s_ch2_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_rx_axi4s_ch2_tready : in STD_LOGIC;
    vid_phy_rx_axi4s_ch3_tvalid : out STD_LOGIC;
    vid_phy_rx_axi4s_ch3_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 );
    vid_phy_rx_axi4s_ch3_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_rx_axi4s_ch3_tready : in STD_LOGIC;
    vid_phy_sb_aclk : in STD_LOGIC;
    vid_phy_sb_aresetn : in STD_LOGIC;
    vid_phy_control_sb_tx_tready : out STD_LOGIC;
    vid_phy_control_sb_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_control_sb_tx_tvalid : in STD_LOGIC;
    vid_phy_status_sb_tx_tvalid : out STD_LOGIC;
    vid_phy_status_sb_tx_tdata : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vid_phy_status_sb_tx_tready : in STD_LOGIC;
    vid_phy_control_sb_rx_tready : out STD_LOGIC;
    vid_phy_control_sb_rx_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_control_sb_rx_tvalid : in STD_LOGIC;
    vid_phy_status_sb_rx_tvalid : out STD_LOGIC;
    vid_phy_status_sb_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_status_sb_rx_tready : in STD_LOGIC;
    tx_refclk_rdy : in STD_LOGIC;
    tx_tmds_clk : out STD_LOGIC;
    tx_video_clk : out STD_LOGIC;
    rx_tmds_clk : out STD_LOGIC;
    rx_video_clk : out STD_LOGIC;
    tx_tmds_clk_p : out STD_LOGIC;
    tx_tmds_clk_n : out STD_LOGIC;
    rx_tmds_clk_p : out STD_LOGIC;
    rx_tmds_clk_n : out STD_LOGIC;
    mgtrefclk0_odiv2_in : in STD_LOGIC;
    mgtrefclk1_odiv2_in : in STD_LOGIC;
    gtnorthrefclk0_odiv2_in : in STD_LOGIC;
    gtnorthrefclk1_odiv2_in : in STD_LOGIC;
    gtsouthrefclk0_odiv2_in : in STD_LOGIC;
    gtsouthrefclk1_odiv2_in : in STD_LOGIC;
    txrefclk_ceb : out STD_LOGIC;
    rxrefclk_ceb : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    irq : out STD_LOGIC
  );
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is "design_1_vid_phy_controller_0_0";
  attribute C_DEVICE : string;
  attribute C_DEVICE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is "xczu9eg";
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is "zynquplus";
  attribute C_Hdmi_Fast_Switch : integer;
  attribute C_Hdmi_Fast_Switch of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 1;
  attribute C_INPUT_PIXELS_PER_CLOCK : integer;
  attribute C_INPUT_PIXELS_PER_CLOCK of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 2;
  attribute C_NIDRU : integer;
  attribute C_NIDRU of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 0;
  attribute C_NIDRU_REFCLK_SEL : integer;
  attribute C_NIDRU_REFCLK_SEL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 0;
  attribute C_RX_PLL_SELECTION : integer;
  attribute C_RX_PLL_SELECTION of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 6;
  attribute C_RX_REFCLK_SEL : integer;
  attribute C_RX_REFCLK_SEL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 0;
  attribute C_Rx_No_Of_Channels : integer;
  attribute C_Rx_No_Of_Channels of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 3;
  attribute C_Rx_Protocol : integer;
  attribute C_Rx_Protocol of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 3;
  attribute C_SILICON_REVISION : string;
  attribute C_SILICON_REVISION of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is "0";
  attribute C_SPEEDGRADE : string;
  attribute C_SPEEDGRADE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is "-2";
  attribute C_SupportLevel : integer;
  attribute C_SupportLevel of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 1;
  attribute C_TX_PLL_SELECTION : integer;
  attribute C_TX_PLL_SELECTION of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 0;
  attribute C_TX_REFCLK_SEL : integer;
  attribute C_TX_REFCLK_SEL of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 1;
  attribute C_TransceiverControl : integer;
  attribute C_TransceiverControl of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 0;
  attribute C_Tx_No_Of_Channels : integer;
  attribute C_Tx_No_Of_Channels of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 3;
  attribute C_Tx_Protocol : integer;
  attribute C_Tx_Protocol of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 1;
  attribute C_vid_phy_axi4lite_ADDR_WIDTH : integer;
  attribute C_vid_phy_axi4lite_ADDR_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 10;
  attribute C_vid_phy_axi4lite_DATA_WIDTH : integer;
  attribute C_vid_phy_axi4lite_DATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 32;
  attribute C_vid_phy_control_sb_rx_TDATA_WIDTH : integer;
  attribute C_vid_phy_control_sb_rx_TDATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 1;
  attribute C_vid_phy_control_sb_tx_TDATA_WIDTH : integer;
  attribute C_vid_phy_control_sb_tx_TDATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 1;
  attribute C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH : integer;
  attribute C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 40;
  attribute C_vid_phy_rx_axi4s_ch_TDATA_WIDTH : integer;
  attribute C_vid_phy_rx_axi4s_ch_TDATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 40;
  attribute C_vid_phy_rx_axi4s_ch_TUSER_WIDTH : integer;
  attribute C_vid_phy_rx_axi4s_ch_TUSER_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 1;
  attribute C_vid_phy_status_sb_rx_TDATA_WIDTH : integer;
  attribute C_vid_phy_status_sb_rx_TDATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 1;
  attribute C_vid_phy_status_sb_tx_TDATA_WIDTH : integer;
  attribute C_vid_phy_status_sb_tx_TDATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 2;
  attribute C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH : integer;
  attribute C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 40;
  attribute C_vid_phy_tx_axi4s_ch_TDATA_WIDTH : integer;
  attribute C_vid_phy_tx_axi4s_ch_TDATA_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 40;
  attribute C_vid_phy_tx_axi4s_ch_TUSER_WIDTH : integer;
  attribute C_vid_phy_tx_axi4s_ch_TUSER_WIDTH of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is "yes";
  attribute GTEASTREFCLK0 : integer;
  attribute GTEASTREFCLK0 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 6;
  attribute GTEASTREFCLK1 : integer;
  attribute GTEASTREFCLK1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 7;
  attribute GTNORTHREFCLK0 : integer;
  attribute GTNORTHREFCLK0 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 2;
  attribute GTNORTHREFCLK1 : integer;
  attribute GTNORTHREFCLK1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 3;
  attribute GTREFCLK0 : integer;
  attribute GTREFCLK0 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 0;
  attribute GTREFCLK1 : integer;
  attribute GTREFCLK1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 1;
  attribute GTSOUTHREFCLK0 : integer;
  attribute GTSOUTHREFCLK0 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 4;
  attribute GTSOUTHREFCLK1 : integer;
  attribute GTSOUTHREFCLK1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 5;
  attribute GTWESTREFCLK0 : integer;
  attribute GTWESTREFCLK0 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 8;
  attribute GTWESTREFCLK1 : integer;
  attribute GTWESTREFCLK1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 9;
  attribute Tx_Buffer_Bypass : integer;
  attribute Tx_Buffer_Bypass of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is 1;
  attribute c_sub_core_name : string;
  attribute c_sub_core_name of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is "design_1_vid_phy_controller_0_0_gtwrapper";
  attribute pBANK0 : string;
  attribute pBANK0 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is "5'b00000";
  attribute pBANK1 : string;
  attribute pBANK1 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is "5'b00001";
  attribute pBANK2 : string;
  attribute pBANK2 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is "5'b00010";
  attribute pBANK3 : string;
  attribute pBANK3 of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top : entity is "5'b00011";
end design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top;

architecture STRUCTURE of design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal DRP_Config : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DRP_Config_common : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DRP_Rsp_Rd_Toggle : STD_LOGIC;
  signal DRP_Rsp_Rd_Toggle_0 : STD_LOGIC;
  signal DRP_Rsp_Rd_Toggle_1 : STD_LOGIC;
  signal DRP_Rsp_Rd_Toggle_2 : STD_LOGIC;
  signal DRP_Status_b0gt0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal DRP_Status_b0gt0_16_sync : STD_LOGIC;
  signal DRP_Status_b0gt1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal DRP_Status_b0gt1_16_sync : STD_LOGIC;
  signal DRP_Status_b0gt2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal DRP_Status_b0gt2_16_sync : STD_LOGIC;
  signal DRP_Status_common : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal DRP_Status_common_16_sync : STD_LOGIC;
  signal b0_CPLL_LOCK_DLY5_out : STD_LOGIC;
  signal b0_CPLL_LOCK_DLY_CNT : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal b0_CPLL_LOCK_DLY_CNT0 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[16]_i_10_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[16]_i_3_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[16]_i_4_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[16]_i_5_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[16]_i_6_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[16]_i_7_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[16]_i_8_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[16]_i_9_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_10_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_11_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_12_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_13_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_14_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_15_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_16_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[8]_i_10_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[8]_i_3_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[8]_i_4_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[8]_i_5_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[8]_i_6_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[8]_i_7_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[8]_i_8_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[8]_i_9_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_5\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_6\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_7\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal b0_CPLL_LOCK_DLY_reg_n_0 : STD_LOGIC;
  signal b0_CPLL_RESET : STD_LOGIC;
  signal b0_MMCM_TX_DRP_LOCKED_DLY9_out : STD_LOGIC;
  signal b0_MMCM_TX_DRP_LOCKED_DLY_CNT : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal b0_MMCM_TX_DRP_LOCKED_DLY_CNT0 : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_10_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_3_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_4_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_5_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_6_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_7_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_8_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_9_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_10_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_10_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_3_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_4_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_5_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_6_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_7_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_8_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_9_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_10\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_11\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_12\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_13\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_14\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_15\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_9\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0 : STD_LOGIC;
  signal b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0 : STD_LOGIC;
  signal b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0 : STD_LOGIC;
  signal b0_MMCM_TX_DRP_RESET : STD_LOGIC;
  signal b0_MMCM_TX_DRP_SEN : STD_LOGIC;
  signal b0_MMCM_TX_DRP_SRDY : STD_LOGIC;
  signal b0_MMCM_TX_PWRDN : STD_LOGIC;
  signal b0_OBUFTDS_TX_EN : STD_LOGIC;
  signal b0_PROG_TX_CLKFBOUT_FRAC : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal b0_PROG_TX_CLKFBOUT_MULT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b0_PROG_TX_CLKOUT0_DIVIDE : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b0_PROG_TX_CLKOUT0_FRAC : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal b0_PROG_TX_CLKOUT1_DIVIDE : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b0_PROG_TX_CLKOUT2_DIVIDE : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b0_PROG_TX_DIVCLK_DIVIDE : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b0_QPLL_LOCK_DLY3_out : STD_LOGIC;
  signal b0_QPLL_LOCK_DLY_CNT : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal b0_QPLL_LOCK_DLY_CNT0 : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[16]_i_10_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[16]_i_3_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[16]_i_4_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[16]_i_5_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[16]_i_6_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[16]_i_7_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[16]_i_8_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[16]_i_9_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_10_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_11_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_12_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_13_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_14_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_15_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[23]_i_9_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[8]_i_10_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[8]_i_3_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[8]_i_4_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[8]_i_5_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[8]_i_6_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[8]_i_7_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[8]_i_8_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT[8]_i_9_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_5\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_6\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_7\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal b0_QPLL_LOCK_DLY_reg_n_0 : STD_LOGIC;
  signal \b0_TX_LINK_RDY_SYNC_reg_n_0_[0]\ : STD_LOGIC;
  signal \b0_TX_LINK_RDY_SYNC_reg_n_0_[2]\ : STD_LOGIC;
  signal b0_TX_LINK_RDY_i_1_n_0 : STD_LOGIC;
  signal b0_TX_LINK_RDY_i_2_n_0 : STD_LOGIC;
  signal b0_clkdet_ctrl_lock_cntr_threshold : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b0_clkdet_ctrl_run : STD_LOGIC;
  signal b0_clkdet_ctrl_rx_freq_rst : STD_LOGIC;
  signal b0_clkdet_ctrl_rx_tmr_clr : STD_LOGIC;
  signal b0_clkdet_ctrl_tx_freq_rst : STD_LOGIC;
  signal b0_clkdet_ctrl_tx_tmr_clr : STD_LOGIC;
  signal b0_clkdet_dru_refclk : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of b0_clkdet_dru_refclk : signal is std.standard.true;
  signal b0_clkdet_freq_cntr_timeout : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal b0_clkdet_rx_tmr_evt_clr : STD_LOGIC;
  signal b0_clkdet_tx_tmr_evt_clr : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[10]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[11]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[12]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[145]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[146]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[147]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[148]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[149]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[14]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[150]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[151]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[152]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[153]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[154]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[155]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[157]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[158]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[159]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[15]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[160]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[161]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[162]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[163]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[164]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[165]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[166]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[167]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[168]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[169]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[16]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[170]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[171]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[172]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[173]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[174]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[175]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[176]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[177]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[178]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[179]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[180]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[181]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[182]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[183]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[189]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[18]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[190]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[191]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[192]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[193]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[194]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[195]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[196]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[197]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[198]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[199]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[19]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[200]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[201]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[202]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[203]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[204]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[20]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[22]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[235]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[236]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[237]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[238]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[23]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[241]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[242]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[243]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[244]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[247]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[248]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[249]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[24]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[250]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[257]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[259]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[25]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[26]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[27]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[28]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[293]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[29]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[309]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[325]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[355]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[356]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[357]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[358]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[362]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[363]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[364]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[365]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[369]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[370]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[371]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[372]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[596]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[597]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[598]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[603]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[940]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[942]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[943]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[944]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[946]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[947]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_control_b0_reg_n_0_[948]\ : STD_LOGIC;
  signal cfg_phy_mem_map_status : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[100]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[101]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[102]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[103]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[104]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[105]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[106]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[107]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[108]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[109]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[10]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[110]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[111]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[112]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[113]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[114]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[115]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[116]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[117]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[120]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[121]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[122]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[125]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[126]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[127]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[130]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[131]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[138]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[139]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[140]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[142]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[143]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[144]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[146]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[147]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[148]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[153]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[154]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[155]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[157]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[158]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[15]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[161]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[162]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[163]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[168]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[16]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[18]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[19]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[1]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[21]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[22]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[233]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[234]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[235]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[236]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[248]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[249]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[250]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[251]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[252]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[253]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[254]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[255]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[256]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[257]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[258]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[259]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[260]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[261]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[262]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[263]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[264]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[265]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[27]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[280]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[281]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[282]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[283]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[284]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[285]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[286]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[287]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[288]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[289]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[28]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[290]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[291]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[292]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[293]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[294]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[295]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[296]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[297]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[29]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[2]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[30]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[312]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[313]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[314]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[315]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[316]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[317]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[318]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[319]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[31]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[320]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[321]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[322]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[323]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[324]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[325]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[326]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[327]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[328]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[329]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[32]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[333]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[334]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[335]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[336]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[33]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[34]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[35]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[36]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[37]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[38]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[39]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[3]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[40]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[41]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[42]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[43]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[44]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[45]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[46]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[47]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[48]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[49]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[4]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[50]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[51]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[52]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[53]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[54]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[55]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[56]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[57]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[58]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[59]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[60]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[61]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[62]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[63]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[64]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[65]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[66]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[67]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[68]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[69]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[6]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[70]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[71]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[72]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[73]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[74]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[75]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[76]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[77]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[78]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[79]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[7]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[80]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[99]\ : STD_LOGIC;
  signal \cfg_phy_mem_map_status_reg_n_0_[9]\ : STD_LOGIC;
  signal clk_dru_freq : STD_LOGIC_VECTOR ( 28 downto 11 );
  signal \clk_rx_flt_lock_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clk_rx_freq_lock : STD_LOGIC;
  signal clk_rx_tmr : STD_LOGIC;
  signal clk_rx_tmr0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal clk_rx_tmr_end : STD_LOGIC;
  signal clk_tx_freq : STD_LOGIC_VECTOR ( 28 downto 11 );
  signal clk_tx_tmr : STD_LOGIC;
  signal clk_tx_tmr0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal clk_tx_tmr_end : STD_LOGIC;
  signal clock_detector_inst_n_0 : STD_LOGIC;
  signal clock_detector_inst_n_1 : STD_LOGIC;
  signal clock_detector_inst_n_11 : STD_LOGIC;
  signal clock_detector_inst_n_119 : STD_LOGIC;
  signal clock_detector_inst_n_12 : STD_LOGIC;
  signal clock_detector_inst_n_13 : STD_LOGIC;
  signal clock_detector_inst_n_14 : STD_LOGIC;
  signal clock_detector_inst_n_15 : STD_LOGIC;
  signal clock_detector_inst_n_16 : STD_LOGIC;
  signal clock_detector_inst_n_17 : STD_LOGIC;
  signal clock_detector_inst_n_18 : STD_LOGIC;
  signal clock_detector_inst_n_19 : STD_LOGIC;
  signal clock_detector_inst_n_2 : STD_LOGIC;
  signal clock_detector_inst_n_20 : STD_LOGIC;
  signal clock_detector_inst_n_21 : STD_LOGIC;
  signal clock_detector_inst_n_22 : STD_LOGIC;
  signal clock_detector_inst_n_23 : STD_LOGIC;
  signal clock_detector_inst_n_24 : STD_LOGIC;
  signal clock_detector_inst_n_25 : STD_LOGIC;
  signal clock_detector_inst_n_26 : STD_LOGIC;
  signal clock_detector_inst_n_27 : STD_LOGIC;
  signal clock_detector_inst_n_28 : STD_LOGIC;
  signal clock_detector_inst_n_29 : STD_LOGIC;
  signal clock_detector_inst_n_3 : STD_LOGIC;
  signal clock_detector_inst_n_30 : STD_LOGIC;
  signal clock_detector_inst_n_4 : STD_LOGIC;
  signal clock_detector_inst_n_5 : STD_LOGIC;
  signal clock_detector_inst_n_6 : STD_LOGIC;
  signal clock_detector_inst_n_7 : STD_LOGIC;
  signal cplllock_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data35 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal drp_txn_available : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal drpaddr_common_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal drpaddr_in : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal drpdi_common_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdi_in : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal drpdo_common_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal drpen_common_in : STD_LOGIC;
  signal drpen_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal drprdy_common_out : STD_LOGIC;
  signal drprdy_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal drpwe_common_in : STD_LOGIC;
  signal drpwe_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gt_common_inst_n_23 : STD_LOGIC;
  signal gt_common_inst_n_24 : STD_LOGIC;
  signal gt_common_inst_n_25 : STD_LOGIC;
  signal gt_common_inst_n_26 : STD_LOGIC;
  signal gt_common_inst_n_27 : STD_LOGIC;
  signal gt_common_inst_n_28 : STD_LOGIC;
  signal gt_common_inst_n_29 : STD_LOGIC;
  signal gt_common_inst_n_30 : STD_LOGIC;
  signal gt_common_inst_n_31 : STD_LOGIC;
  signal gt_common_inst_n_32 : STD_LOGIC;
  signal gt_common_inst_n_33 : STD_LOGIC;
  signal gt_common_inst_n_34 : STD_LOGIC;
  signal gt_common_inst_n_35 : STD_LOGIC;
  signal gt_common_inst_n_36 : STD_LOGIC;
  signal gt_common_inst_n_37 : STD_LOGIC;
  signal gt_common_inst_n_38 : STD_LOGIC;
  signal gt_common_inst_n_39 : STD_LOGIC;
  signal gt_common_inst_n_40 : STD_LOGIC;
  signal gt_common_inst_n_41 : STD_LOGIC;
  signal gt_common_inst_n_42 : STD_LOGIC;
  signal gt_common_inst_n_43 : STD_LOGIC;
  signal gt_common_inst_n_44 : STD_LOGIC;
  signal gt_common_inst_n_45 : STD_LOGIC;
  signal gt_common_inst_n_46 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_10 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_11 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_12 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_13 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_14 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_15 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_16 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_17 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_18 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_19 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_2 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_20 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_21 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_22 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_23 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_24 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_25 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_3 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_4 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_5 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_6 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_7 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_8 : STD_LOGIC;
  signal gt_usrclk_source_inst_n_9 : STD_LOGIC;
  signal gt_wrapper_inst_n_206 : STD_LOGIC;
  signal gtwiz_buffbypass_tx_done_out : STD_LOGIC;
  signal gtwiz_buffbypass_tx_done_out_sync : STD_LOGIC;
  signal gtwiz_buffbypass_tx_error_out : STD_LOGIC;
  signal gtwiz_buffbypass_tx_error_out_sync : STD_LOGIC;
  signal gtwiz_buffbypass_tx_reset_in : STD_LOGIC;
  signal gtwiz_buffbypass_tx_start_user_in : STD_LOGIC;
  signal gtwiz_reset_qpll_lock_in : STD_LOGIC;
  signal gtwiz_reset_qpll_reset_out : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_in : STD_LOGIC;
  signal gtwiz_reset_rx_done_out : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_in : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_in : STD_LOGIC;
  signal gtwiz_reset_tx_done_out : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_sync : STD_LOGIC;
  signal gtwiz_userclk_rx_active_in : STD_LOGIC;
  signal gtwiz_userclk_rx_reset_in : STD_LOGIC;
  signal gtwiz_userclk_tx_active_in : STD_LOGIC;
  signal gtwiz_userclk_tx_reset_in : STD_LOGIC;
  signal loopback_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mgtrefclk1_i : STD_LOGIC;
  signal mgtrefclk1_odiv2_i : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in15_in : STD_LOGIC;
  signal p_0_in_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal qpll0lock_out_dly : STD_LOGIC;
  signal qpll0outclk_out : STD_LOGIC;
  signal qpll0outrefclk_out : STD_LOGIC;
  signal qpll0pd_in : STD_LOGIC;
  signal qpll1lock_out_dly : STD_LOGIC;
  signal qpll1outclk_out : STD_LOGIC;
  signal qpll1outrefclk_out : STD_LOGIC;
  signal qpll1pd_in : STD_LOGIC;
  signal rxbufstatus_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rxcdrhold_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxlpmen_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxlpmhfovrden_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxlpmlfklovrden_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxosovrden_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxpmaresetdone_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxprbscntreset_in_0 : STD_LOGIC;
  signal rxprbscntreset_in_1 : STD_LOGIC;
  signal rxprbscntreset_in_2 : STD_LOGIC;
  signal rxprbserr_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxprbssel_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal txbufstatus_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txelecidle_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^txoutclk\ : STD_LOGIC;
  signal txoutclk_out : STD_LOGIC;
  signal txpmaresetdone_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal txprbsforceerr_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal txprbssel_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal txprecursor_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_0 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_10 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_100 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_101 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_102 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_103 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_104 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_105 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_106 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_107 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_108 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_109 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_110 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_111 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_112 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_113 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_144 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_145 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_146 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_147 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_148 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_149 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_150 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_151 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_152 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_153 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_154 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_155 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_156 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_157 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_158 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_159 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_160 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_161 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_162 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_163 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_164 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_165 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_166 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_167 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_168 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_169 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_170 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_171 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_172 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_173 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_174 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_175 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_176 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_177 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_178 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_179 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_180 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_181 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_182 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_183 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_184 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_185 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_186 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_187 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_188 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_189 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_190 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_191 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_192 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_193 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_194 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_195 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_196 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_197 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_198 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_199 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_2 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_200 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_201 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_202 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_203 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_204 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_205 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_206 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_207 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_208 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_209 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_210 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_211 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_212 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_213 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_214 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_215 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_216 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_217 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_218 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_219 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_220 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_221 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_222 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_223 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_224 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_225 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_226 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_227 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_228 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_229 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_230 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_231 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_232 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_233 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_234 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_235 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_236 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_237 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_238 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_239 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_240 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_241 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_242 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_243 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_244 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_245 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_246 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_247 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_248 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_249 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_250 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_251 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_252 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_253 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_254 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_255 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_256 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_257 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_258 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_259 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_260 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_261 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_262 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_263 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_264 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_265 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_266 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_267 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_268 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_269 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_270 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_271 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_272 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_273 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_274 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_275 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_276 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_277 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_278 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_279 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_280 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_281 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_282 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_283 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_284 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_285 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_286 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_287 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_288 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_289 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_290 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_291 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_292 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_293 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_294 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_295 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_296 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_297 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_298 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_299 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_300 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_301 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_302 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_303 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_304 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_305 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_306 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_307 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_308 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_309 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_310 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_311 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_312 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_313 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_315 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_316 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_317 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_318 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_319 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_320 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_321 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_322 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_323 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_324 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_325 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_326 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_327 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_328 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_329 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_330 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_331 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_332 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_333 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_334 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_335 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_336 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_337 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_338 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_339 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_340 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_341 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_342 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_343 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_344 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_345 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_346 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_347 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_348 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_349 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_350 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_351 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_352 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_353 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_354 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_355 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_356 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_357 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_358 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_359 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_360 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_361 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_362 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_363 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_364 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_365 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_366 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_367 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_368 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_369 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_370 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_371 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_372 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_373 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_374 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_375 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_376 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_377 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_378 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_379 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_380 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_381 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_382 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_383 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_385 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_386 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_387 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_388 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_389 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_390 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_4 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_42 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_43 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_44 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_45 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_46 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_47 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_48 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_49 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_5 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_50 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_51 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_52 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_53 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_54 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_55 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_56 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_57 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_58 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_59 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_6 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_60 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_61 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_62 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_63 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_64 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_65 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_66 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_67 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_68 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_69 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_7 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_70 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_71 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_72 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_73 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_74 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_75 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_76 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_77 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_78 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_79 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_8 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_80 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_81 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_82 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_83 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_84 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_85 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_86 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_87 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_88 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_89 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_9 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_90 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_91 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_92 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_93 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_94 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_95 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_96 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_97 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_98 : STD_LOGIC;
  signal vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_99 : STD_LOGIC;
  signal \^vid_phy_status_sb_tx_tdata\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_en_2_isr : STD_LOGIC;
  signal xpm_array_single_cplllock_b00_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_cplllock_b01_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_cplllock_b02_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_qpll0lock_b0_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_qpll1lock_b0_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_reset_rx_done_b00_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_reset_rx_done_b01_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_reset_rx_done_b02_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_reset_tx_done_b00_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_reset_tx_done_b01_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_reset_tx_done_b02_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_rxbufstatus_b00_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_rxbufstatus_b00_inst_n_1 : STD_LOGIC;
  signal xpm_array_single_rxbufstatus_b00_inst_n_2 : STD_LOGIC;
  signal xpm_array_single_rxbufstatus_b01_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_rxbufstatus_b01_inst_n_1 : STD_LOGIC;
  signal xpm_array_single_rxbufstatus_b01_inst_n_2 : STD_LOGIC;
  signal xpm_array_single_rxbufstatus_b02_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_rxbufstatus_b02_inst_n_1 : STD_LOGIC;
  signal xpm_array_single_rxbufstatus_b02_inst_n_2 : STD_LOGIC;
  signal xpm_array_single_rxpmaresetdone_b00_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_rxpmaresetdone_b01_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_rxpmaresetdone_b02_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_txbufstatus_b00_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_txbufstatus_b00_inst_n_1 : STD_LOGIC;
  signal xpm_array_single_txbufstatus_b01_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_txbufstatus_b01_inst_n_1 : STD_LOGIC;
  signal xpm_array_single_txbufstatus_b02_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_txbufstatus_b02_inst_n_1 : STD_LOGIC;
  signal xpm_array_single_txphaligndone_b00_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_txphaligndone_b01_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_txphaligndone_b02_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_txpmaresetdone_b00_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_txpmaresetdone_b01_inst_n_0 : STD_LOGIC;
  signal xpm_array_single_txpmaresetdone_b02_inst_n_0 : STD_LOGIC;
  signal xpm_single_prbserr_out_sync_b0gt0inst_n_0 : STD_LOGIC;
  signal xpm_single_prbserr_out_sync_b0gt1inst_n_0 : STD_LOGIC;
  signal xpm_single_prbserr_out_sync_b0gt2inst_n_0 : STD_LOGIC;
  signal \NLW_b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_gt_wrapper_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_wrapper_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_wrapper_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_wrapper_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_gt_wrapper_inst_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal NLW_gt_wrapper_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_wrapper_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_wrapper_inst_txoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal NLW_gt_wrapper_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_wrapper_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_wrapper_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_xpm_single_gtwiz_reset_rx_done_out_b0_inst_dest_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_single_tx_mmcm_drp_locked_b0_inst_dest_out_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \b0_CPLL_LOCK_DLY_CNT[20]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \b0_CPLL_LOCK_DLY_CNT[23]_i_3\ : label is "soft_lutpair175";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of gt_wrapper_inst : label is "design_1_vid_phy_controller_0_0_gtwrapper,design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings of gt_wrapper_inst : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of gt_wrapper_inst : label is "design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top,Vivado 2016.4";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_array_single_cplllock_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_array_single_cplllock_b00_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_array_single_cplllock_b00_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_array_single_cplllock_b00_inst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_array_single_cplllock_b00_inst : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_array_single_cplllock_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_cplllock_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_cplllock_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_cplllock_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_cplllock_b01_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_cplllock_b01_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_cplllock_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_cplllock_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_cplllock_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_cplllock_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_cplllock_b02_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_cplllock_b02_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_cplllock_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_qpll0lock_b0_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_qpll0lock_b0_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_qpll0lock_b0_inst : label is 0;
  attribute VERSION of xpm_array_single_qpll0lock_b0_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_qpll0lock_b0_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_qpll0lock_b0_inst : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_array_single_qpll0lock_b0_inst_i_1 : label is "soft_lutpair176";
  attribute DEST_SYNC_FF of xpm_array_single_qpll1lock_b0_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_qpll1lock_b0_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_qpll1lock_b0_inst : label is 0;
  attribute VERSION of xpm_array_single_qpll1lock_b0_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_qpll1lock_b0_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_qpll1lock_b0_inst : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_array_single_qpll1lock_b0_inst_i_1 : label is "soft_lutpair176";
  attribute DEST_SYNC_FF of xpm_array_single_reset_rx_done_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_reset_rx_done_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_reset_rx_done_b00_inst : label is 0;
  attribute VERSION of xpm_array_single_reset_rx_done_b00_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_reset_rx_done_b00_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_reset_rx_done_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_reset_rx_done_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_reset_rx_done_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_reset_rx_done_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_reset_rx_done_b01_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_reset_rx_done_b01_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_reset_rx_done_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_reset_rx_done_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_reset_rx_done_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_reset_rx_done_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_reset_rx_done_b02_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_reset_rx_done_b02_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_reset_rx_done_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_reset_tx_done_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_reset_tx_done_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_reset_tx_done_b00_inst : label is 0;
  attribute VERSION of xpm_array_single_reset_tx_done_b00_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_reset_tx_done_b00_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_reset_tx_done_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_reset_tx_done_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_reset_tx_done_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_reset_tx_done_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_reset_tx_done_b01_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_reset_tx_done_b01_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_reset_tx_done_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_reset_tx_done_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_reset_tx_done_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_reset_tx_done_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_reset_tx_done_b02_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_reset_tx_done_b02_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_reset_tx_done_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_rxbufstatus_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_rxbufstatus_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_rxbufstatus_b00_inst : label is 0;
  attribute VERSION of xpm_array_single_rxbufstatus_b00_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_array_single_rxbufstatus_b00_inst : label is 3;
  attribute XPM_CDC of xpm_array_single_rxbufstatus_b00_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_rxbufstatus_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_rxbufstatus_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_rxbufstatus_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_rxbufstatus_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_rxbufstatus_b01_inst : label is 0;
  attribute WIDTH of xpm_array_single_rxbufstatus_b01_inst : label is 3;
  attribute XPM_CDC of xpm_array_single_rxbufstatus_b01_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_rxbufstatus_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_rxbufstatus_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_rxbufstatus_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_rxbufstatus_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_rxbufstatus_b02_inst : label is 0;
  attribute WIDTH of xpm_array_single_rxbufstatus_b02_inst : label is 3;
  attribute XPM_CDC of xpm_array_single_rxbufstatus_b02_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_rxbufstatus_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_rxpmaresetdone_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_rxpmaresetdone_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_rxpmaresetdone_b00_inst : label is 0;
  attribute VERSION of xpm_array_single_rxpmaresetdone_b00_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_rxpmaresetdone_b00_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_rxpmaresetdone_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_rxpmaresetdone_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_rxpmaresetdone_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_rxpmaresetdone_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_rxpmaresetdone_b01_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_rxpmaresetdone_b01_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_rxpmaresetdone_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_rxpmaresetdone_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_rxpmaresetdone_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_rxpmaresetdone_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_rxpmaresetdone_b02_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_rxpmaresetdone_b02_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_rxpmaresetdone_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_rxprbssel_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_rxprbssel_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_rxprbssel_b00_inst : label is 0;
  attribute VERSION of xpm_array_single_rxprbssel_b00_inst : label is 0;
  attribute WIDTH of xpm_array_single_rxprbssel_b00_inst : label is 4;
  attribute XPM_CDC of xpm_array_single_rxprbssel_b00_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_rxprbssel_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_rxprbssel_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_rxprbssel_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_rxprbssel_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_rxprbssel_b01_inst : label is 0;
  attribute WIDTH of xpm_array_single_rxprbssel_b01_inst : label is 4;
  attribute XPM_CDC of xpm_array_single_rxprbssel_b01_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_rxprbssel_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_rxprbssel_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_rxprbssel_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_rxprbssel_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_rxprbssel_b02_inst : label is 0;
  attribute WIDTH of xpm_array_single_rxprbssel_b02_inst : label is 4;
  attribute XPM_CDC of xpm_array_single_rxprbssel_b02_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_rxprbssel_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txbufstatus_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txbufstatus_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txbufstatus_b00_inst : label is 0;
  attribute VERSION of xpm_array_single_txbufstatus_b00_inst : label is 0;
  attribute WIDTH of xpm_array_single_txbufstatus_b00_inst : label is 2;
  attribute XPM_CDC of xpm_array_single_txbufstatus_b00_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_txbufstatus_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txbufstatus_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txbufstatus_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txbufstatus_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_txbufstatus_b01_inst : label is 0;
  attribute WIDTH of xpm_array_single_txbufstatus_b01_inst : label is 2;
  attribute XPM_CDC of xpm_array_single_txbufstatus_b01_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_txbufstatus_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txbufstatus_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txbufstatus_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txbufstatus_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_txbufstatus_b02_inst : label is 0;
  attribute WIDTH of xpm_array_single_txbufstatus_b02_inst : label is 2;
  attribute XPM_CDC of xpm_array_single_txbufstatus_b02_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_txbufstatus_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txelecidle_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txelecidle_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txelecidle_b00_inst : label is 0;
  attribute VERSION of xpm_array_single_txelecidle_b00_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txelecidle_b00_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txelecidle_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txelecidle_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txelecidle_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txelecidle_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_txelecidle_b01_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txelecidle_b01_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txelecidle_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txelecidle_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txelecidle_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txelecidle_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_txelecidle_b02_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txelecidle_b02_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txelecidle_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txphaligndone_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txphaligndone_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txphaligndone_b00_inst : label is 0;
  attribute VERSION of xpm_array_single_txphaligndone_b00_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txphaligndone_b00_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txphaligndone_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txphaligndone_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txphaligndone_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txphaligndone_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_txphaligndone_b01_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txphaligndone_b01_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txphaligndone_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txphaligndone_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txphaligndone_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txphaligndone_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_txphaligndone_b02_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txphaligndone_b02_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txphaligndone_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txpmaresetdone_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txpmaresetdone_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txpmaresetdone_b00_inst : label is 0;
  attribute VERSION of xpm_array_single_txpmaresetdone_b00_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txpmaresetdone_b00_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txpmaresetdone_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txpmaresetdone_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txpmaresetdone_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txpmaresetdone_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_txpmaresetdone_b01_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txpmaresetdone_b01_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txpmaresetdone_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txpmaresetdone_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txpmaresetdone_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txpmaresetdone_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_txpmaresetdone_b02_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txpmaresetdone_b02_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txpmaresetdone_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txprbsforceerr_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txprbsforceerr_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txprbsforceerr_b00_inst : label is 0;
  attribute VERSION of xpm_array_single_txprbsforceerr_b00_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txprbsforceerr_b00_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txprbsforceerr_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txprbsforceerr_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txprbsforceerr_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txprbsforceerr_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_txprbsforceerr_b01_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txprbsforceerr_b01_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txprbsforceerr_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txprbsforceerr_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txprbsforceerr_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txprbsforceerr_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_txprbsforceerr_b02_inst : label is 0;
  attribute XPM_CDC of xpm_array_single_txprbsforceerr_b02_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_array_single_txprbsforceerr_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txprbssel_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txprbssel_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txprbssel_b00_inst : label is 0;
  attribute VERSION of xpm_array_single_txprbssel_b00_inst : label is 0;
  attribute WIDTH of xpm_array_single_txprbssel_b00_inst : label is 4;
  attribute XPM_CDC of xpm_array_single_txprbssel_b00_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_txprbssel_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txprbssel_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txprbssel_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txprbssel_b01_inst : label is 0;
  attribute VERSION of xpm_array_single_txprbssel_b01_inst : label is 0;
  attribute WIDTH of xpm_array_single_txprbssel_b01_inst : label is 4;
  attribute XPM_CDC of xpm_array_single_txprbssel_b01_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_txprbssel_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_txprbssel_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_array_single_txprbssel_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_txprbssel_b02_inst : label is 0;
  attribute VERSION of xpm_array_single_txprbssel_b02_inst : label is 0;
  attribute WIDTH of xpm_array_single_txprbssel_b02_inst : label is 4;
  attribute XPM_CDC of xpm_array_single_txprbssel_b02_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_txprbssel_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_buffbypass_tx_done_b0_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_buffbypass_tx_done_b0_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_buffbypass_tx_done_b0_inst : label is 0;
  attribute VERSION of xpm_single_buffbypass_tx_done_b0_inst : label is 0;
  attribute XPM_CDC of xpm_single_buffbypass_tx_done_b0_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_buffbypass_tx_done_b0_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_buffbypass_tx_error_b0_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_buffbypass_tx_error_b0_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_buffbypass_tx_error_b0_inst : label is 0;
  attribute VERSION of xpm_single_buffbypass_tx_error_b0_inst : label is 0;
  attribute XPM_CDC of xpm_single_buffbypass_tx_error_b0_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_buffbypass_tx_error_b0_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_buffbypass_tx_reset_b0_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_buffbypass_tx_reset_b0_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_buffbypass_tx_reset_b0_inst : label is 0;
  attribute VERSION of xpm_single_buffbypass_tx_reset_b0_inst : label is 0;
  attribute XPM_CDC of xpm_single_buffbypass_tx_reset_b0_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_buffbypass_tx_reset_b0_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_buffbypass_tx_start_b0_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_buffbypass_tx_start_b0_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_buffbypass_tx_start_b0_inst : label is 0;
  attribute VERSION of xpm_single_buffbypass_tx_start_b0_inst : label is 0;
  attribute XPM_CDC of xpm_single_buffbypass_tx_start_b0_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_buffbypass_tx_start_b0_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_drp_rdy_b0_common_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_drp_rdy_b0_common_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_drp_rdy_b0_common_inst : label is 0;
  attribute VERSION of xpm_single_drp_rdy_b0_common_inst : label is 0;
  attribute XPM_CDC of xpm_single_drp_rdy_b0_common_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_drp_rdy_b0_common_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_drp_rdy_b0gt0_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_drp_rdy_b0gt0_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_drp_rdy_b0gt0_inst : label is 0;
  attribute VERSION of xpm_single_drp_rdy_b0gt0_inst : label is 0;
  attribute XPM_CDC of xpm_single_drp_rdy_b0gt0_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_drp_rdy_b0gt0_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_drp_rdy_b0gt1_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_drp_rdy_b0gt1_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_drp_rdy_b0gt1_inst : label is 0;
  attribute VERSION of xpm_single_drp_rdy_b0gt1_inst : label is 0;
  attribute XPM_CDC of xpm_single_drp_rdy_b0gt1_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_drp_rdy_b0gt1_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_drp_rdy_b0gt2_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_drp_rdy_b0gt2_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_drp_rdy_b0gt2_inst : label is 0;
  attribute VERSION of xpm_single_drp_rdy_b0gt2_inst : label is 0;
  attribute XPM_CDC of xpm_single_drp_rdy_b0gt2_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_drp_rdy_b0gt2_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_gtwiz_reset_rx_done_out_b0_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_gtwiz_reset_rx_done_out_b0_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_gtwiz_reset_rx_done_out_b0_inst : label is 0;
  attribute VERSION of xpm_single_gtwiz_reset_rx_done_out_b0_inst : label is 0;
  attribute XPM_CDC of xpm_single_gtwiz_reset_rx_done_out_b0_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_gtwiz_reset_rx_done_out_b0_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_gtwiz_reset_tx_done_out_b0_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_gtwiz_reset_tx_done_out_b0_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_gtwiz_reset_tx_done_out_b0_inst : label is 0;
  attribute VERSION of xpm_single_gtwiz_reset_tx_done_out_b0_inst : label is 0;
  attribute XPM_CDC of xpm_single_gtwiz_reset_tx_done_out_b0_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_gtwiz_reset_tx_done_out_b0_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_prbserr_out_sync_b0gt0inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_prbserr_out_sync_b0gt0inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_prbserr_out_sync_b0gt0inst : label is 0;
  attribute VERSION of xpm_single_prbserr_out_sync_b0gt0inst : label is 0;
  attribute XPM_CDC of xpm_single_prbserr_out_sync_b0gt0inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_prbserr_out_sync_b0gt0inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_prbserr_out_sync_b0gt1inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_prbserr_out_sync_b0gt1inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_prbserr_out_sync_b0gt1inst : label is 0;
  attribute VERSION of xpm_single_prbserr_out_sync_b0gt1inst : label is 0;
  attribute XPM_CDC of xpm_single_prbserr_out_sync_b0gt1inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_prbserr_out_sync_b0gt1inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_prbserr_out_sync_b0gt2inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_prbserr_out_sync_b0gt2inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_prbserr_out_sync_b0gt2inst : label is 0;
  attribute VERSION of xpm_single_prbserr_out_sync_b0gt2inst : label is 0;
  attribute XPM_CDC of xpm_single_prbserr_out_sync_b0gt2inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_prbserr_out_sync_b0gt2inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_rxprbscntreset_b00_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_rxprbscntreset_b00_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_rxprbscntreset_b00_inst : label is 0;
  attribute VERSION of xpm_single_rxprbscntreset_b00_inst : label is 0;
  attribute XPM_CDC of xpm_single_rxprbscntreset_b00_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_rxprbscntreset_b00_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_rxprbscntreset_b01_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_rxprbscntreset_b01_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_rxprbscntreset_b01_inst : label is 0;
  attribute VERSION of xpm_single_rxprbscntreset_b01_inst : label is 0;
  attribute XPM_CDC of xpm_single_rxprbscntreset_b01_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_rxprbscntreset_b01_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_rxprbscntreset_b02_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_rxprbscntreset_b02_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_rxprbscntreset_b02_inst : label is 0;
  attribute VERSION of xpm_single_rxprbscntreset_b02_inst : label is 0;
  attribute XPM_CDC of xpm_single_rxprbscntreset_b02_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_rxprbscntreset_b02_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_tx_mmcm_drp_locked_b0_inst : label is 3;
  attribute SIM_ASSERT_CHK of xpm_single_tx_mmcm_drp_locked_b0_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_single_tx_mmcm_drp_locked_b0_inst : label is 0;
  attribute VERSION of xpm_single_tx_mmcm_drp_locked_b0_inst : label is 0;
  attribute XPM_CDC of xpm_single_tx_mmcm_drp_locked_b0_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_tx_mmcm_drp_locked_b0_inst : label is "TRUE";
begin
  rx_tmds_clk <= \<const0>\;
  rx_tmds_clk_n <= \<const0>\;
  rx_tmds_clk_p <= \<const0>\;
  rx_video_clk <= \<const0>\;
  rxoutclk <= \<const0>\;
  rxrefclk_ceb <= \<const0>\;
  txoutclk <= \^txoutclk\;
  txrefclk_ceb <= \<const0>\;
  vid_phy_axi4lite_bresp(1) <= \<const0>\;
  vid_phy_axi4lite_bresp(0) <= \<const0>\;
  vid_phy_axi4lite_rresp(1) <= \<const0>\;
  vid_phy_axi4lite_rresp(0) <= \<const0>\;
  vid_phy_control_sb_rx_tready <= \<const0>\;
  vid_phy_control_sb_tx_tready <= \<const1>\;
  vid_phy_rx_axi4s_ch0_tuser(0) <= \<const0>\;
  vid_phy_rx_axi4s_ch0_tvalid <= \<const1>\;
  vid_phy_rx_axi4s_ch1_tuser(0) <= \<const0>\;
  vid_phy_rx_axi4s_ch1_tvalid <= \<const1>\;
  vid_phy_rx_axi4s_ch2_tuser(0) <= \<const0>\;
  vid_phy_rx_axi4s_ch2_tvalid <= \<const1>\;
  vid_phy_rx_axi4s_ch3_tdata(39) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(38) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(37) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(36) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(35) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(34) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(33) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(32) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(31) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(30) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(29) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(28) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(27) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(26) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(25) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(24) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(23) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(22) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(21) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(20) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(19) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(18) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(17) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(16) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(15) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(14) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(13) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(12) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(11) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(10) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(9) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(8) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(7) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(6) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(5) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(4) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(3) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(2) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(1) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tdata(0) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tuser(0) <= \<const0>\;
  vid_phy_rx_axi4s_ch3_tvalid <= \<const0>\;
  vid_phy_status_sb_rx_tdata(0) <= \<const0>\;
  vid_phy_status_sb_rx_tvalid <= \<const0>\;
  vid_phy_status_sb_tx_tdata(1 downto 0) <= \^vid_phy_status_sb_tx_tdata\(1 downto 0);
  vid_phy_status_sb_tx_tvalid <= \<const1>\;
  vid_phy_tx_axi4s_ch0_tready <= \<const1>\;
  vid_phy_tx_axi4s_ch1_tready <= \<const1>\;
  vid_phy_tx_axi4s_ch2_tready <= \<const1>\;
  vid_phy_tx_axi4s_ch3_tready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\b0_CPLL_LOCK_DLY_CNT[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(0),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(10),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(11),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(12),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(13),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(14),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(15),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(16),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(9),
      O => \b0_CPLL_LOCK_DLY_CNT[16]_i_10_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(16),
      O => \b0_CPLL_LOCK_DLY_CNT[16]_i_3_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(15),
      O => \b0_CPLL_LOCK_DLY_CNT[16]_i_4_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(14),
      O => \b0_CPLL_LOCK_DLY_CNT[16]_i_5_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(13),
      O => \b0_CPLL_LOCK_DLY_CNT[16]_i_6_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(12),
      O => \b0_CPLL_LOCK_DLY_CNT[16]_i_7_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(11),
      O => \b0_CPLL_LOCK_DLY_CNT[16]_i_8_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(10),
      O => \b0_CPLL_LOCK_DLY_CNT[16]_i_9_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(17),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(18),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(19),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(1),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(20),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(21),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(22),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0\,
      I1 => b0_CPLL_LOCK_DLY_CNT(13),
      I2 => b0_CPLL_LOCK_DLY_CNT(14),
      I3 => b0_CPLL_LOCK_DLY_CNT(0),
      I4 => \b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0\,
      I5 => \b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0\,
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(23),
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_10_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(22),
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_11_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(21),
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_12_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(20),
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_13_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(19),
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_14_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(18),
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_15_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(17),
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_16_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(23),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => cplllock_out(1),
      I1 => cplllock_out(0),
      I2 => cplllock_out(2),
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(20),
      I1 => b0_CPLL_LOCK_DLY_CNT(23),
      I2 => b0_CPLL_LOCK_DLY_CNT(11),
      I3 => b0_CPLL_LOCK_DLY_CNT(17),
      I4 => \b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0\,
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0\,
      I1 => \b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0\,
      I2 => b0_CPLL_LOCK_DLY_CNT(5),
      I3 => b0_CPLL_LOCK_DLY_CNT(8),
      I4 => b0_CPLL_LOCK_DLY_CNT(18),
      I5 => b0_CPLL_LOCK_DLY_CNT(1),
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(16),
      I1 => b0_CPLL_LOCK_DLY_CNT(9),
      I2 => b0_CPLL_LOCK_DLY_CNT(3),
      I3 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(10),
      I1 => b0_CPLL_LOCK_DLY_CNT(15),
      I2 => b0_CPLL_LOCK_DLY_CNT(22),
      I3 => b0_CPLL_LOCK_DLY_CNT(21),
      I4 => b0_CPLL_LOCK_DLY_CNT(4),
      I5 => b0_CPLL_LOCK_DLY_CNT(19),
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(6),
      I1 => b0_CPLL_LOCK_DLY_CNT(2),
      I2 => b0_CPLL_LOCK_DLY_CNT(7),
      I3 => b0_CPLL_LOCK_DLY_CNT(12),
      O => \b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(2),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(3),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(4),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(5),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(6),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(7),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(8),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(1),
      O => \b0_CPLL_LOCK_DLY_CNT[8]_i_10_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(8),
      O => \b0_CPLL_LOCK_DLY_CNT[8]_i_3_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(7),
      O => \b0_CPLL_LOCK_DLY_CNT[8]_i_4_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(6),
      O => \b0_CPLL_LOCK_DLY_CNT[8]_i_5_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(5),
      O => \b0_CPLL_LOCK_DLY_CNT[8]_i_6_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(4),
      O => \b0_CPLL_LOCK_DLY_CNT[8]_i_7_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(3),
      O => \b0_CPLL_LOCK_DLY_CNT[8]_i_8_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT(2),
      O => \b0_CPLL_LOCK_DLY_CNT[8]_i_9_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_CNT0(9),
      I1 => cplllock_out(1),
      I2 => cplllock_out(0),
      I3 => cplllock_out(2),
      I4 => b0_CPLL_RESET,
      O => \b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(0)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(10)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(11)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(12)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(13)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(14)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(15)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(16)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0\,
      CO(6) => \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1\,
      CO(5) => \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2\,
      CO(4) => \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3\,
      CO(3) => \NLW_b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5\,
      CO(1) => \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6\,
      CO(0) => \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => b0_CPLL_LOCK_DLY_CNT0(16 downto 9),
      S(7) => \b0_CPLL_LOCK_DLY_CNT[16]_i_3_n_0\,
      S(6) => \b0_CPLL_LOCK_DLY_CNT[16]_i_4_n_0\,
      S(5) => \b0_CPLL_LOCK_DLY_CNT[16]_i_5_n_0\,
      S(4) => \b0_CPLL_LOCK_DLY_CNT[16]_i_6_n_0\,
      S(3) => \b0_CPLL_LOCK_DLY_CNT[16]_i_7_n_0\,
      S(2) => \b0_CPLL_LOCK_DLY_CNT[16]_i_8_n_0\,
      S(1) => \b0_CPLL_LOCK_DLY_CNT[16]_i_9_n_0\,
      S(0) => \b0_CPLL_LOCK_DLY_CNT[16]_i_10_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(17)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(18)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(19)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(1)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(20)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(21)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(22)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(23)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_2\,
      CO(4) => \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_3\,
      CO(3) => \NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_5\,
      CO(1) => \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_6\,
      CO(0) => \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_7\,
      DI(7) => \NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_DI_UNCONNECTED\(7),
      DI(6 downto 0) => B"0000000",
      O(7) => \NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_O_UNCONNECTED\(7),
      O(6 downto 0) => b0_CPLL_LOCK_DLY_CNT0(23 downto 17),
      S(7) => \NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_S_UNCONNECTED\(7),
      S(6) => \b0_CPLL_LOCK_DLY_CNT[23]_i_10_n_0\,
      S(5) => \b0_CPLL_LOCK_DLY_CNT[23]_i_11_n_0\,
      S(4) => \b0_CPLL_LOCK_DLY_CNT[23]_i_12_n_0\,
      S(3) => \b0_CPLL_LOCK_DLY_CNT[23]_i_13_n_0\,
      S(2) => \b0_CPLL_LOCK_DLY_CNT[23]_i_14_n_0\,
      S(1) => \b0_CPLL_LOCK_DLY_CNT[23]_i_15_n_0\,
      S(0) => \b0_CPLL_LOCK_DLY_CNT[23]_i_16_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(2)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(3)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(4)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(5)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(6)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(7)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(8)
    );
\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => b0_CPLL_LOCK_DLY_CNT(0),
      CI_TOP => '0',
      CO(7) => \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0\,
      CO(6) => \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1\,
      CO(5) => \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2\,
      CO(4) => \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3\,
      CO(3) => \NLW_b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5\,
      CO(1) => \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6\,
      CO(0) => \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => b0_CPLL_LOCK_DLY_CNT0(8 downto 1),
      S(7) => \b0_CPLL_LOCK_DLY_CNT[8]_i_3_n_0\,
      S(6) => \b0_CPLL_LOCK_DLY_CNT[8]_i_4_n_0\,
      S(5) => \b0_CPLL_LOCK_DLY_CNT[8]_i_5_n_0\,
      S(4) => \b0_CPLL_LOCK_DLY_CNT[8]_i_6_n_0\,
      S(3) => \b0_CPLL_LOCK_DLY_CNT[8]_i_7_n_0\,
      S(2) => \b0_CPLL_LOCK_DLY_CNT[8]_i_8_n_0\,
      S(1) => \b0_CPLL_LOCK_DLY_CNT[8]_i_9_n_0\,
      S(0) => \b0_CPLL_LOCK_DLY_CNT[8]_i_10_n_0\
    );
\b0_CPLL_LOCK_DLY_CNT_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0\,
      CLR => p_0_in_3,
      D => \b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0\,
      Q => b0_CPLL_LOCK_DLY_CNT(9)
    );
b0_CPLL_LOCK_DLY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0\,
      I1 => b0_CPLL_LOCK_DLY_CNT(13),
      I2 => b0_CPLL_LOCK_DLY_CNT(14),
      I3 => b0_CPLL_LOCK_DLY_CNT(0),
      I4 => \b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0\,
      I5 => \b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0\,
      O => b0_CPLL_LOCK_DLY5_out
    );
b0_CPLL_LOCK_DLY_reg: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      CLR => p_0_in_3,
      D => b0_CPLL_LOCK_DLY5_out,
      Q => b0_CPLL_LOCK_DLY_reg_n_0
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(9),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_10_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(16),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_3_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(15),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_4_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(14),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_5_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(13),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_6_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(12),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_7_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(11),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_8_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(10),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_9_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(17),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_10_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(23),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(22),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(21),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(20),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(19),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(18),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(1),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_10_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(8),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_3_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(7),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_4_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(6),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_5_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(5),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_6_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(4),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_7_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(3),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_8_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(2),
      O => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_9_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_25,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(0)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_15,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(10)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_14,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(11)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_13,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(12)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_12,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(13)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_11,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(14)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_10,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(15)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_9,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(16)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0\,
      CO(6) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_1\,
      CO(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_2\,
      CO(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_3\,
      CO(3) => \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_5\,
      CO(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_6\,
      CO(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8\,
      O(6) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9\,
      O(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10\,
      O(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11\,
      O(3) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12\,
      O(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13\,
      O(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14\,
      O(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15\,
      S(7) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_3_n_0\,
      S(6) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_4_n_0\,
      S(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_5_n_0\,
      S(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_6_n_0\,
      S(3) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_7_n_0\,
      S(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_8_n_0\,
      S(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_9_n_0\,
      S(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_10_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_8,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(17)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_7,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(18)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_6,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(19)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_24,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(1)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_5,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(20)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_4,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(21)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_3,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(22)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_2,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(23)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_2\,
      CO(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_3\,
      CO(3) => \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_5\,
      CO(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_6\,
      CO(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_7\,
      DI(7) => \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_DI_UNCONNECTED\(7),
      DI(6 downto 0) => B"0000000",
      O(7) => \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_O_UNCONNECTED\(7),
      O(6) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_9\,
      O(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_10\,
      O(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_11\,
      O(3) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_12\,
      O(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_13\,
      O(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_14\,
      O(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_15\,
      S(7) => \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_S_UNCONNECTED\(7),
      S(6) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0\,
      S(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0\,
      S(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6_n_0\,
      S(3) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0\,
      S(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0\,
      S(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0\,
      S(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_10_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_23,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(2)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_22,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(3)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_21,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(4)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_20,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(5)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_19,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(6)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_18,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(7)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_17,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(8)
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(0),
      CI_TOP => '0',
      CO(7) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0\,
      CO(6) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_1\,
      CO(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_2\,
      CO(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_3\,
      CO(3) => \NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_5\,
      CO(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_6\,
      CO(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8\,
      O(6) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9\,
      O(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10\,
      O(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11\,
      O(3) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12\,
      O(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13\,
      O(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14\,
      O(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15\,
      S(7) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_3_n_0\,
      S(6) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_4_n_0\,
      S(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_5_n_0\,
      S(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_6_n_0\,
      S(3) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_7_n_0\,
      S(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_8_n_0\,
      S(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_9_n_0\,
      S(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_10_n_0\
    );
\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_usrclk_source_inst_n_16,
      Q => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(9)
    );
b0_MMCM_TX_DRP_LOCKED_DLY_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(5),
      I1 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(7),
      I2 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(12),
      I3 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(8),
      O => b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0
    );
b0_MMCM_TX_DRP_LOCKED_DLY_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(4),
      I1 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(3),
      I2 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(0),
      I3 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(1),
      I4 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(2),
      I5 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(15),
      O => b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0
    );
b0_MMCM_TX_DRP_LOCKED_DLY_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(16),
      I1 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(13),
      I2 => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(21),
      I3 => b0_MMCM_TX_DRP_RESET,
      O => b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0
    );
b0_MMCM_TX_DRP_LOCKED_DLY_reg: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      CLR => p_0_in_3,
      D => b0_MMCM_TX_DRP_LOCKED_DLY9_out,
      Q => \^vid_phy_status_sb_tx_tdata\(1)
    );
\b0_QPLL_LOCK_DLY_CNT[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(9),
      O => \b0_QPLL_LOCK_DLY_CNT[16]_i_10_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(16),
      O => \b0_QPLL_LOCK_DLY_CNT[16]_i_3_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(15),
      O => \b0_QPLL_LOCK_DLY_CNT[16]_i_4_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(14),
      O => \b0_QPLL_LOCK_DLY_CNT[16]_i_5_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(13),
      O => \b0_QPLL_LOCK_DLY_CNT[16]_i_6_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(12),
      O => \b0_QPLL_LOCK_DLY_CNT[16]_i_7_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(11),
      O => \b0_QPLL_LOCK_DLY_CNT[16]_i_8_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(10),
      O => \b0_QPLL_LOCK_DLY_CNT[16]_i_9_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(22),
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_10_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(21),
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_11_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(20),
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_12_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(19),
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_13_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(18),
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_14_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(17),
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_15_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(22),
      I1 => b0_QPLL_LOCK_DLY_CNT(10),
      I2 => b0_QPLL_LOCK_DLY_CNT(12),
      I3 => b0_QPLL_LOCK_DLY_CNT(19),
      I4 => \b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0\,
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0\,
      I1 => \b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0\,
      I2 => b0_QPLL_LOCK_DLY_CNT(9),
      I3 => b0_QPLL_LOCK_DLY_CNT(18),
      I4 => b0_QPLL_LOCK_DLY_CNT(15),
      I5 => b0_QPLL_LOCK_DLY_CNT(20),
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(16),
      I1 => gtwiz_reset_qpll_reset_out,
      I2 => b0_QPLL_LOCK_DLY_CNT(1),
      I3 => b0_QPLL_LOCK_DLY_CNT(13),
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(17),
      I1 => b0_QPLL_LOCK_DLY_CNT(23),
      I2 => b0_QPLL_LOCK_DLY_CNT(0),
      I3 => b0_QPLL_LOCK_DLY_CNT(5),
      I4 => b0_QPLL_LOCK_DLY_CNT(8),
      I5 => b0_QPLL_LOCK_DLY_CNT(21),
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(11),
      I1 => b0_QPLL_LOCK_DLY_CNT(3),
      I2 => b0_QPLL_LOCK_DLY_CNT(7),
      I3 => b0_QPLL_LOCK_DLY_CNT(2),
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(23),
      O => \b0_QPLL_LOCK_DLY_CNT[23]_i_9_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(1),
      O => \b0_QPLL_LOCK_DLY_CNT[8]_i_10_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(8),
      O => \b0_QPLL_LOCK_DLY_CNT[8]_i_3_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(7),
      O => \b0_QPLL_LOCK_DLY_CNT[8]_i_4_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(6),
      O => \b0_QPLL_LOCK_DLY_CNT[8]_i_5_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(5),
      O => \b0_QPLL_LOCK_DLY_CNT[8]_i_6_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(4),
      O => \b0_QPLL_LOCK_DLY_CNT[8]_i_7_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(3),
      O => \b0_QPLL_LOCK_DLY_CNT[8]_i_8_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_CNT(2),
      O => \b0_QPLL_LOCK_DLY_CNT[8]_i_9_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_46,
      Q => b0_QPLL_LOCK_DLY_CNT(0)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_36,
      Q => b0_QPLL_LOCK_DLY_CNT(10)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_35,
      Q => b0_QPLL_LOCK_DLY_CNT(11)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_34,
      Q => b0_QPLL_LOCK_DLY_CNT(12)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_33,
      Q => b0_QPLL_LOCK_DLY_CNT(13)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_32,
      Q => b0_QPLL_LOCK_DLY_CNT(14)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_31,
      Q => b0_QPLL_LOCK_DLY_CNT(15)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_30,
      Q => b0_QPLL_LOCK_DLY_CNT(16)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0\,
      CO(6) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1\,
      CO(5) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2\,
      CO(4) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3\,
      CO(3) => \NLW_b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5\,
      CO(1) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6\,
      CO(0) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8\,
      O(6) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9\,
      O(5) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10\,
      O(4) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11\,
      O(3) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12\,
      O(2) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13\,
      O(1) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14\,
      O(0) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15\,
      S(7) => \b0_QPLL_LOCK_DLY_CNT[16]_i_3_n_0\,
      S(6) => \b0_QPLL_LOCK_DLY_CNT[16]_i_4_n_0\,
      S(5) => \b0_QPLL_LOCK_DLY_CNT[16]_i_5_n_0\,
      S(4) => \b0_QPLL_LOCK_DLY_CNT[16]_i_6_n_0\,
      S(3) => \b0_QPLL_LOCK_DLY_CNT[16]_i_7_n_0\,
      S(2) => \b0_QPLL_LOCK_DLY_CNT[16]_i_8_n_0\,
      S(1) => \b0_QPLL_LOCK_DLY_CNT[16]_i_9_n_0\,
      S(0) => \b0_QPLL_LOCK_DLY_CNT[16]_i_10_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_29,
      Q => b0_QPLL_LOCK_DLY_CNT(17)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_28,
      Q => b0_QPLL_LOCK_DLY_CNT(18)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_27,
      Q => b0_QPLL_LOCK_DLY_CNT(19)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_45,
      Q => b0_QPLL_LOCK_DLY_CNT(1)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_26,
      Q => b0_QPLL_LOCK_DLY_CNT(20)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_25,
      Q => b0_QPLL_LOCK_DLY_CNT(21)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_24,
      Q => b0_QPLL_LOCK_DLY_CNT(22)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_23,
      Q => b0_QPLL_LOCK_DLY_CNT(23)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_2\,
      CO(4) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_3\,
      CO(3) => \NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_5\,
      CO(1) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_6\,
      CO(0) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_7\,
      DI(7) => \NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_DI_UNCONNECTED\(7),
      DI(6 downto 0) => B"0000000",
      O(7) => \NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_O_UNCONNECTED\(7),
      O(6) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9\,
      O(5) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10\,
      O(4) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11\,
      O(3) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12\,
      O(2) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13\,
      O(1) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14\,
      O(0) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15\,
      S(7) => \NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_S_UNCONNECTED\(7),
      S(6) => \b0_QPLL_LOCK_DLY_CNT[23]_i_9_n_0\,
      S(5) => \b0_QPLL_LOCK_DLY_CNT[23]_i_10_n_0\,
      S(4) => \b0_QPLL_LOCK_DLY_CNT[23]_i_11_n_0\,
      S(3) => \b0_QPLL_LOCK_DLY_CNT[23]_i_12_n_0\,
      S(2) => \b0_QPLL_LOCK_DLY_CNT[23]_i_13_n_0\,
      S(1) => \b0_QPLL_LOCK_DLY_CNT[23]_i_14_n_0\,
      S(0) => \b0_QPLL_LOCK_DLY_CNT[23]_i_15_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_44,
      Q => b0_QPLL_LOCK_DLY_CNT(2)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_43,
      Q => b0_QPLL_LOCK_DLY_CNT(3)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_42,
      Q => b0_QPLL_LOCK_DLY_CNT(4)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_41,
      Q => b0_QPLL_LOCK_DLY_CNT(5)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_40,
      Q => b0_QPLL_LOCK_DLY_CNT(6)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_39,
      Q => b0_QPLL_LOCK_DLY_CNT(7)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_38,
      Q => b0_QPLL_LOCK_DLY_CNT(8)
    );
\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => b0_QPLL_LOCK_DLY_CNT(0),
      CI_TOP => '0',
      CO(7) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0\,
      CO(6) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1\,
      CO(5) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2\,
      CO(4) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3\,
      CO(3) => \NLW_b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5\,
      CO(1) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6\,
      CO(0) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8\,
      O(6) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9\,
      O(5) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10\,
      O(4) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11\,
      O(3) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12\,
      O(2) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13\,
      O(1) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14\,
      O(0) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15\,
      S(7) => \b0_QPLL_LOCK_DLY_CNT[8]_i_3_n_0\,
      S(6) => \b0_QPLL_LOCK_DLY_CNT[8]_i_4_n_0\,
      S(5) => \b0_QPLL_LOCK_DLY_CNT[8]_i_5_n_0\,
      S(4) => \b0_QPLL_LOCK_DLY_CNT[8]_i_6_n_0\,
      S(3) => \b0_QPLL_LOCK_DLY_CNT[8]_i_7_n_0\,
      S(2) => \b0_QPLL_LOCK_DLY_CNT[8]_i_8_n_0\,
      S(1) => \b0_QPLL_LOCK_DLY_CNT[8]_i_9_n_0\,
      S(0) => \b0_QPLL_LOCK_DLY_CNT[8]_i_10_n_0\
    );
\b0_QPLL_LOCK_DLY_CNT_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => b0_QPLL_LOCK_DLY_CNT0,
      CLR => p_0_in_3,
      D => gt_common_inst_n_37,
      Q => b0_QPLL_LOCK_DLY_CNT(9)
    );
b0_QPLL_LOCK_DLY_reg: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      CLR => p_0_in_3,
      D => b0_QPLL_LOCK_DLY3_out,
      Q => b0_QPLL_LOCK_DLY_reg_n_0
    );
\b0_TX_LINK_RDY_SYNC[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_out_sync,
      I1 => gtwiz_buffbypass_tx_done_out_sync,
      O => p_2_out(0)
    );
\b0_TX_LINK_RDY_SYNC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => p_2_out(0),
      Q => \b0_TX_LINK_RDY_SYNC_reg_n_0_[0]\,
      R => '0'
    );
\b0_TX_LINK_RDY_SYNC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => \b0_TX_LINK_RDY_SYNC_reg_n_0_[0]\,
      Q => p_1_in,
      R => '0'
    );
\b0_TX_LINK_RDY_SYNC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      D => p_1_in,
      Q => \b0_TX_LINK_RDY_SYNC_reg_n_0_[2]\,
      R => '0'
    );
b0_TX_LINK_RDY_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \b0_TX_LINK_RDY_SYNC_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \^vid_phy_status_sb_tx_tdata\(0),
      O => b0_TX_LINK_RDY_i_1_n_0
    );
b0_TX_LINK_RDY_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b0_CPLL_LOCK_DLY_reg_n_0,
      O => b0_TX_LINK_RDY_i_2_n_0
    );
b0_TX_LINK_RDY_reg: unisim.vcomponents.FDCE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => '1',
      CLR => b0_TX_LINK_RDY_i_2_n_0,
      D => b0_TX_LINK_RDY_i_1_n_0,
      Q => \^vid_phy_status_sb_tx_tdata\(0)
    );
\cfg_phy_mem_map_control_b0_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_292,
      Q => loopback_in(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_291,
      Q => loopback_in(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_290,
      Q => loopback_in(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_289,
      Q => loopback_in(3),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_288,
      Q => loopback_in(4),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_313,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[10]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_287,
      Q => loopback_in(5),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_286,
      Q => loopback_in(6),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_285,
      Q => loopback_in(7),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_284,
      Q => loopback_in(8),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_283,
      Q => DRP_Config(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_282,
      Q => DRP_Config(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_281,
      Q => DRP_Config(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_312,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[11]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_280,
      Q => DRP_Config(3),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_279,
      Q => DRP_Config(4),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_278,
      Q => DRP_Config(5),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_277,
      Q => DRP_Config(6),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_276,
      Q => DRP_Config(7),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_275,
      Q => DRP_Config(8),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_274,
      Q => DRP_Config(12),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_273,
      Q => DRP_Config(13),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_272,
      Q => DRP_Config(16),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_311,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[12]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_271,
      Q => DRP_Config(17),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_270,
      Q => DRP_Config(18),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_269,
      Q => DRP_Config(19),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_268,
      Q => DRP_Config(20),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_267,
      Q => DRP_Config(21),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_266,
      Q => DRP_Config(22),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_265,
      Q => DRP_Config(23),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_264,
      Q => DRP_Config(24),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_263,
      Q => DRP_Config(25),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_262,
      Q => DRP_Config(26),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_261,
      Q => DRP_Config(27),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_260,
      Q => DRP_Config(28),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_259,
      Q => DRP_Config(29),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_258,
      Q => DRP_Config(30),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_257,
      Q => DRP_Config(31),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_256,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[145]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_255,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[146]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_254,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[147]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_253,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[148]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_252,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[149]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_310,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[14]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_251,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[150]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_250,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[151]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_249,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[152]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_248,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[153]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_247,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[154]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_246,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[155]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_245,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[157]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_244,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[158]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_243,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[159]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_309,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[15]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_242,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[160]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_241,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[161]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_240,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[162]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_239,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[163]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_238,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[164]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_237,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[165]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_236,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[166]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_235,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[167]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_234,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[168]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_233,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[169]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_308,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[16]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_232,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[170]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_231,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[171]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_230,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[172]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_229,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[173]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_228,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[174]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_227,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[175]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_226,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[176]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_225,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[177]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_224,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[178]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_223,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[179]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_222,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[180]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_221,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[181]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_220,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[182]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_219,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[183]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_218,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[189]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_307,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[18]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_217,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[190]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_216,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[191]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_215,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[192]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_214,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[193]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_213,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[194]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_212,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[195]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_211,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[196]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_210,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[197]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_209,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[198]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_208,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[199]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_306,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[19]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_207,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[200]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_206,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[201]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_205,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[202]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_204,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[203]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_203,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[204]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_305,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[20]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_304,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[22]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_202,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[235]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_201,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[236]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_200,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[237]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_199,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[238]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_303,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[23]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_198,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[241]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_197,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[242]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_196,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[243]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_195,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[244]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_194,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[247]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_193,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[248]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_192,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[249]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_302,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[24]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_191,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[250]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_190,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[257]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_189,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[259]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_301,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[25]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_300,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[26]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_299,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[27]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_298,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[28]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_188,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[293]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_297,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[29]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_187,
      Q => txprecursor_in(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_186,
      Q => txprecursor_in(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_185,
      Q => txprecursor_in(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_184,
      Q => txprecursor_in(3),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_183,
      Q => txprecursor_in(4),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_182,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[309]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_181,
      Q => txprecursor_in(5),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_180,
      Q => txprecursor_in(6),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_179,
      Q => txprecursor_in(7),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_178,
      Q => txprecursor_in(8),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_177,
      Q => txprecursor_in(9),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_176,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[325]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_175,
      Q => txprecursor_in(10),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_174,
      Q => txprecursor_in(11),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_173,
      Q => txprecursor_in(12),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_172,
      Q => txprecursor_in(13),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_171,
      Q => txprecursor_in(14),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_296,
      Q => gtwiz_reset_tx_datapath_in,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_170,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[355]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_169,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[356]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_168,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[357]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_167,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[358]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_166,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[362]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_165,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[363]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_164,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[364]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_163,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[365]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_162,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[369]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_161,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[370]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_160,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[371]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_159,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[372]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_158,
      Q => rxlpmen_in(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_157,
      Q => rxcdrhold_in(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_156,
      Q => rxosovrden_in(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_155,
      Q => rxlpmlfklovrden_in(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_154,
      Q => rxlpmhfovrden_in(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_153,
      Q => rxlpmen_in(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_152,
      Q => rxcdrhold_in(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_151,
      Q => rxosovrden_in(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_150,
      Q => rxlpmlfklovrden_in(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_149,
      Q => rxlpmhfovrden_in(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_148,
      Q => rxlpmen_in(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_147,
      Q => rxcdrhold_in(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_146,
      Q => rxosovrden_in(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_145,
      Q => rxlpmlfklovrden_in(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_144,
      Q => rxlpmhfovrden_in(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_113,
      Q => b0_CPLL_RESET,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_112,
      Q => gtwiz_reset_rx_pll_and_datapath_in,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_111,
      Q => b0_PROG_TX_DIVCLK_DIVIDE(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_110,
      Q => b0_PROG_TX_DIVCLK_DIVIDE(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_109,
      Q => b0_PROG_TX_DIVCLK_DIVIDE(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_108,
      Q => b0_PROG_TX_DIVCLK_DIVIDE(3),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_107,
      Q => b0_PROG_TX_DIVCLK_DIVIDE(4),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_106,
      Q => b0_PROG_TX_DIVCLK_DIVIDE(5),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_105,
      Q => b0_PROG_TX_DIVCLK_DIVIDE(6),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_104,
      Q => b0_PROG_TX_DIVCLK_DIVIDE(7),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_103,
      Q => b0_PROG_TX_CLKFBOUT_MULT(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_102,
      Q => b0_PROG_TX_CLKFBOUT_MULT(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_101,
      Q => b0_PROG_TX_CLKFBOUT_MULT(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_100,
      Q => b0_PROG_TX_CLKFBOUT_MULT(3),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_99,
      Q => b0_PROG_TX_CLKFBOUT_MULT(4),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_98,
      Q => b0_PROG_TX_CLKFBOUT_MULT(5),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_97,
      Q => b0_PROG_TX_CLKFBOUT_MULT(6),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_96,
      Q => b0_PROG_TX_CLKFBOUT_MULT(7),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_95,
      Q => b0_PROG_TX_CLKFBOUT_FRAC(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_94,
      Q => b0_PROG_TX_CLKFBOUT_FRAC(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_93,
      Q => b0_PROG_TX_CLKFBOUT_FRAC(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_92,
      Q => b0_PROG_TX_CLKFBOUT_FRAC(3),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_91,
      Q => b0_PROG_TX_CLKFBOUT_FRAC(4),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_90,
      Q => b0_PROG_TX_CLKFBOUT_FRAC(5),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_89,
      Q => b0_PROG_TX_CLKFBOUT_FRAC(6),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_88,
      Q => b0_PROG_TX_CLKFBOUT_FRAC(7),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_87,
      Q => b0_PROG_TX_CLKFBOUT_FRAC(8),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_86,
      Q => b0_PROG_TX_CLKFBOUT_FRAC(9),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_85,
      Q => b0_PROG_TX_CLKOUT2_DIVIDE(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_84,
      Q => b0_PROG_TX_CLKOUT2_DIVIDE(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_83,
      Q => b0_PROG_TX_CLKOUT2_DIVIDE(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_295,
      Q => gtwiz_reset_rx_datapath_in,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_82,
      Q => b0_PROG_TX_CLKOUT2_DIVIDE(3),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_81,
      Q => b0_PROG_TX_CLKOUT2_DIVIDE(4),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_80,
      Q => b0_PROG_TX_CLKOUT2_DIVIDE(5),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_79,
      Q => b0_PROG_TX_CLKOUT2_DIVIDE(6),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_78,
      Q => b0_PROG_TX_CLKOUT2_DIVIDE(7),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_77,
      Q => b0_PROG_TX_CLKOUT1_DIVIDE(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_76,
      Q => b0_PROG_TX_CLKOUT1_DIVIDE(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_75,
      Q => b0_PROG_TX_CLKOUT1_DIVIDE(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_74,
      Q => b0_PROG_TX_CLKOUT1_DIVIDE(3),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_73,
      Q => b0_PROG_TX_CLKOUT1_DIVIDE(4),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_72,
      Q => b0_PROG_TX_CLKOUT1_DIVIDE(5),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_71,
      Q => b0_PROG_TX_CLKOUT1_DIVIDE(6),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[512]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_70,
      Q => b0_PROG_TX_CLKOUT1_DIVIDE(7),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[513]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_69,
      Q => b0_PROG_TX_CLKOUT0_DIVIDE(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[514]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_68,
      Q => b0_PROG_TX_CLKOUT0_DIVIDE(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[515]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_67,
      Q => b0_PROG_TX_CLKOUT0_DIVIDE(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[516]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_66,
      Q => b0_PROG_TX_CLKOUT0_DIVIDE(3),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[517]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_65,
      Q => b0_PROG_TX_CLKOUT0_DIVIDE(4),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[518]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_64,
      Q => b0_PROG_TX_CLKOUT0_DIVIDE(5),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[519]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_63,
      Q => b0_PROG_TX_CLKOUT0_DIVIDE(6),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[520]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_62,
      Q => b0_PROG_TX_CLKOUT0_DIVIDE(7),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[521]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_61,
      Q => b0_PROG_TX_CLKOUT0_FRAC(0),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[522]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_60,
      Q => b0_PROG_TX_CLKOUT0_FRAC(1),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[523]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_59,
      Q => b0_PROG_TX_CLKOUT0_FRAC(2),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[524]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_58,
      Q => b0_PROG_TX_CLKOUT0_FRAC(3),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[525]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_57,
      Q => b0_PROG_TX_CLKOUT0_FRAC(4),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[526]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_56,
      Q => b0_PROG_TX_CLKOUT0_FRAC(5),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[527]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_55,
      Q => b0_PROG_TX_CLKOUT0_FRAC(6),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[528]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_54,
      Q => b0_PROG_TX_CLKOUT0_FRAC(7),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[529]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_53,
      Q => b0_PROG_TX_CLKOUT0_FRAC(8),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[530]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_52,
      Q => b0_PROG_TX_CLKOUT0_FRAC(9),
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[531]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_51,
      Q => b0_MMCM_TX_DRP_SEN,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[532]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => data35(1),
      Q => b0_MMCM_TX_DRP_RESET,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[595]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_50,
      Q => gtwiz_userclk_tx_reset_in,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[596]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_49,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[596]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[597]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_48,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[597]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[598]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_47,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[598]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[599]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_46,
      Q => gtwiz_userclk_rx_reset_in,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[603]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_45,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[603]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[604]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_44,
      Q => p_0_in,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[605]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_43,
      Q => b0_MMCM_TX_PWRDN,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[607]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_42,
      Q => b0_OBUFTDS_TX_EN,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_294,
      Q => qpll0pd_in,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_293,
      Q => qpll1pd_in,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[940]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_10,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[940]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[942]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_9,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[942]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[943]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_8,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[943]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[944]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_7,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[944]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[946]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_6,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[946]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[947]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_5,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[947]\,
      R => '0'
    );
\cfg_phy_mem_map_control_b0_reg[948]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_4,
      Q => \cfg_phy_mem_map_control_b0_reg_n_0_[948]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(1),
      Q => \cfg_phy_mem_map_status_reg_n_0_[100]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(2),
      Q => \cfg_phy_mem_map_status_reg_n_0_[101]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(3),
      Q => \cfg_phy_mem_map_status_reg_n_0_[102]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(4),
      Q => \cfg_phy_mem_map_status_reg_n_0_[103]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(5),
      Q => \cfg_phy_mem_map_status_reg_n_0_[104]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(6),
      Q => \cfg_phy_mem_map_status_reg_n_0_[105]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(7),
      Q => \cfg_phy_mem_map_status_reg_n_0_[106]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(8),
      Q => \cfg_phy_mem_map_status_reg_n_0_[107]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(9),
      Q => \cfg_phy_mem_map_status_reg_n_0_[108]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(10),
      Q => \cfg_phy_mem_map_status_reg_n_0_[109]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txpmaresetdone_b02_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[10]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(11),
      Q => \cfg_phy_mem_map_status_reg_n_0_[110]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(12),
      Q => \cfg_phy_mem_map_status_reg_n_0_[111]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(13),
      Q => \cfg_phy_mem_map_status_reg_n_0_[112]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(14),
      Q => \cfg_phy_mem_map_status_reg_n_0_[113]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(15),
      Q => \cfg_phy_mem_map_status_reg_n_0_[114]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common_16_sync,
      Q => \cfg_phy_mem_map_status_reg_n_0_[115]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(17),
      Q => \cfg_phy_mem_map_status_reg_n_0_[116]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txphaligndone_b00_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[117]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txbufstatus_b00_inst_n_1,
      Q => \cfg_phy_mem_map_status_reg_n_0_[120]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txbufstatus_b00_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[121]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txphaligndone_b01_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[122]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txbufstatus_b01_inst_n_1,
      Q => \cfg_phy_mem_map_status_reg_n_0_[125]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txbufstatus_b01_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[126]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txphaligndone_b02_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[127]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txbufstatus_b02_inst_n_1,
      Q => \cfg_phy_mem_map_status_reg_n_0_[130]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txbufstatus_b02_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[131]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxbufstatus_b00_inst_n_2,
      Q => \cfg_phy_mem_map_status_reg_n_0_[138]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxbufstatus_b00_inst_n_1,
      Q => \cfg_phy_mem_map_status_reg_n_0_[139]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxbufstatus_b00_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[140]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxbufstatus_b01_inst_n_2,
      Q => \cfg_phy_mem_map_status_reg_n_0_[142]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxbufstatus_b01_inst_n_1,
      Q => \cfg_phy_mem_map_status_reg_n_0_[143]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxbufstatus_b01_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[144]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxbufstatus_b02_inst_n_2,
      Q => \cfg_phy_mem_map_status_reg_n_0_[146]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxbufstatus_b02_inst_n_1,
      Q => \cfg_phy_mem_map_status_reg_n_0_[147]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxbufstatus_b02_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[148]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_single_prbserr_out_sync_b0gt0inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[153]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_single_prbserr_out_sync_b0gt1inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[154]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_single_prbserr_out_sync_b0gt2inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[155]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => b0_MMCM_TX_DRP_SRDY,
      Q => \cfg_phy_mem_map_status_reg_n_0_[157]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => \^vid_phy_status_sb_tx_tdata\(1),
      Q => \cfg_phy_mem_map_status_reg_n_0_[158]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_reset_rx_done_b00_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[15]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_cplllock_b00_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[161]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_cplllock_b01_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[162]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_cplllock_b02_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[163]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => gtwiz_buffbypass_tx_error_out_sync,
      Q => \cfg_phy_mem_map_status_reg_n_0_[168]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxpmaresetdone_b00_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[16]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_reset_rx_done_b01_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[18]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxpmaresetdone_b01_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[19]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_qpll0lock_b0_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[1]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_reset_rx_done_b02_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[21]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_rxpmaresetdone_b02_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[22]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_7,
      Q => \cfg_phy_mem_map_status_reg_n_0_[233]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_6,
      Q => \cfg_phy_mem_map_status_reg_n_0_[234]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_5,
      Q => \cfg_phy_mem_map_status_reg_n_0_[235]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_4,
      Q => \cfg_phy_mem_map_status_reg_n_0_[236]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(11),
      Q => \cfg_phy_mem_map_status_reg_n_0_[248]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(12),
      Q => \cfg_phy_mem_map_status_reg_n_0_[249]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(13),
      Q => \cfg_phy_mem_map_status_reg_n_0_[250]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(14),
      Q => \cfg_phy_mem_map_status_reg_n_0_[251]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(15),
      Q => \cfg_phy_mem_map_status_reg_n_0_[252]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(16),
      Q => \cfg_phy_mem_map_status_reg_n_0_[253]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(17),
      Q => \cfg_phy_mem_map_status_reg_n_0_[254]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(18),
      Q => \cfg_phy_mem_map_status_reg_n_0_[255]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(19),
      Q => \cfg_phy_mem_map_status_reg_n_0_[256]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(20),
      Q => \cfg_phy_mem_map_status_reg_n_0_[257]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(21),
      Q => \cfg_phy_mem_map_status_reg_n_0_[258]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(22),
      Q => \cfg_phy_mem_map_status_reg_n_0_[259]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(23),
      Q => \cfg_phy_mem_map_status_reg_n_0_[260]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(24),
      Q => \cfg_phy_mem_map_status_reg_n_0_[261]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(25),
      Q => \cfg_phy_mem_map_status_reg_n_0_[262]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(26),
      Q => \cfg_phy_mem_map_status_reg_n_0_[263]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(27),
      Q => \cfg_phy_mem_map_status_reg_n_0_[264]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_tx_freq(28),
      Q => \cfg_phy_mem_map_status_reg_n_0_[265]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391
    );
\cfg_phy_mem_map_status_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(0),
      Q => \cfg_phy_mem_map_status_reg_n_0_[27]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_11,
      Q => \cfg_phy_mem_map_status_reg_n_0_[280]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_12,
      Q => \cfg_phy_mem_map_status_reg_n_0_[281]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_13,
      Q => \cfg_phy_mem_map_status_reg_n_0_[282]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_28,
      Q => \cfg_phy_mem_map_status_reg_n_0_[283]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_14,
      Q => \cfg_phy_mem_map_status_reg_n_0_[284]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_15,
      Q => \cfg_phy_mem_map_status_reg_n_0_[285]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_16,
      Q => \cfg_phy_mem_map_status_reg_n_0_[286]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_17,
      Q => \cfg_phy_mem_map_status_reg_n_0_[287]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_18,
      Q => \cfg_phy_mem_map_status_reg_n_0_[288]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_19,
      Q => \cfg_phy_mem_map_status_reg_n_0_[289]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(1),
      Q => \cfg_phy_mem_map_status_reg_n_0_[28]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_20,
      Q => \cfg_phy_mem_map_status_reg_n_0_[290]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_21,
      Q => \cfg_phy_mem_map_status_reg_n_0_[291]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_22,
      Q => \cfg_phy_mem_map_status_reg_n_0_[292]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_23,
      Q => \cfg_phy_mem_map_status_reg_n_0_[293]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_24,
      Q => \cfg_phy_mem_map_status_reg_n_0_[294]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_25,
      Q => \cfg_phy_mem_map_status_reg_n_0_[295]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_26,
      Q => \cfg_phy_mem_map_status_reg_n_0_[296]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_27,
      Q => \cfg_phy_mem_map_status_reg_n_0_[297]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392
    );
\cfg_phy_mem_map_status_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(2),
      Q => \cfg_phy_mem_map_status_reg_n_0_[29]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_qpll1lock_b0_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[2]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(3),
      Q => \cfg_phy_mem_map_status_reg_n_0_[30]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(11),
      Q => \cfg_phy_mem_map_status_reg_n_0_[312]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(12),
      Q => \cfg_phy_mem_map_status_reg_n_0_[313]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(13),
      Q => \cfg_phy_mem_map_status_reg_n_0_[314]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(14),
      Q => \cfg_phy_mem_map_status_reg_n_0_[315]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(15),
      Q => \cfg_phy_mem_map_status_reg_n_0_[316]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(16),
      Q => \cfg_phy_mem_map_status_reg_n_0_[317]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(17),
      Q => \cfg_phy_mem_map_status_reg_n_0_[318]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(18),
      Q => \cfg_phy_mem_map_status_reg_n_0_[319]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(4),
      Q => \cfg_phy_mem_map_status_reg_n_0_[31]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(19),
      Q => \cfg_phy_mem_map_status_reg_n_0_[320]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(20),
      Q => \cfg_phy_mem_map_status_reg_n_0_[321]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(21),
      Q => \cfg_phy_mem_map_status_reg_n_0_[322]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(22),
      Q => \cfg_phy_mem_map_status_reg_n_0_[323]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(23),
      Q => \cfg_phy_mem_map_status_reg_n_0_[324]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(24),
      Q => \cfg_phy_mem_map_status_reg_n_0_[325]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(25),
      Q => \cfg_phy_mem_map_status_reg_n_0_[326]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(26),
      Q => \cfg_phy_mem_map_status_reg_n_0_[327]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(27),
      Q => \cfg_phy_mem_map_status_reg_n_0_[328]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clk_dru_freq(28),
      Q => \cfg_phy_mem_map_status_reg_n_0_[329]\,
      R => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393
    );
\cfg_phy_mem_map_status_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(5),
      Q => \cfg_phy_mem_map_status_reg_n_0_[32]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_3,
      Q => \cfg_phy_mem_map_status_reg_n_0_[333]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_2,
      Q => \cfg_phy_mem_map_status_reg_n_0_[334]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_1,
      Q => \cfg_phy_mem_map_status_reg_n_0_[335]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => clock_detector_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[336]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(6),
      Q => \cfg_phy_mem_map_status_reg_n_0_[33]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(7),
      Q => \cfg_phy_mem_map_status_reg_n_0_[34]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(8),
      Q => \cfg_phy_mem_map_status_reg_n_0_[35]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(9),
      Q => \cfg_phy_mem_map_status_reg_n_0_[36]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(10),
      Q => \cfg_phy_mem_map_status_reg_n_0_[37]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(11),
      Q => \cfg_phy_mem_map_status_reg_n_0_[38]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(12),
      Q => \cfg_phy_mem_map_status_reg_n_0_[39]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_reset_tx_done_b00_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[3]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(13),
      Q => \cfg_phy_mem_map_status_reg_n_0_[40]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(14),
      Q => \cfg_phy_mem_map_status_reg_n_0_[41]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(15),
      Q => \cfg_phy_mem_map_status_reg_n_0_[42]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0_16_sync,
      Q => \cfg_phy_mem_map_status_reg_n_0_[43]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt0(17),
      Q => \cfg_phy_mem_map_status_reg_n_0_[44]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(0),
      Q => \cfg_phy_mem_map_status_reg_n_0_[45]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(1),
      Q => \cfg_phy_mem_map_status_reg_n_0_[46]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(2),
      Q => \cfg_phy_mem_map_status_reg_n_0_[47]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(3),
      Q => \cfg_phy_mem_map_status_reg_n_0_[48]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(4),
      Q => \cfg_phy_mem_map_status_reg_n_0_[49]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txpmaresetdone_b00_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[4]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(5),
      Q => \cfg_phy_mem_map_status_reg_n_0_[50]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(6),
      Q => \cfg_phy_mem_map_status_reg_n_0_[51]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(7),
      Q => \cfg_phy_mem_map_status_reg_n_0_[52]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(8),
      Q => \cfg_phy_mem_map_status_reg_n_0_[53]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(9),
      Q => \cfg_phy_mem_map_status_reg_n_0_[54]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(10),
      Q => \cfg_phy_mem_map_status_reg_n_0_[55]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(11),
      Q => \cfg_phy_mem_map_status_reg_n_0_[56]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(12),
      Q => \cfg_phy_mem_map_status_reg_n_0_[57]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(13),
      Q => \cfg_phy_mem_map_status_reg_n_0_[58]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(14),
      Q => \cfg_phy_mem_map_status_reg_n_0_[59]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(15),
      Q => \cfg_phy_mem_map_status_reg_n_0_[60]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1_16_sync,
      Q => \cfg_phy_mem_map_status_reg_n_0_[61]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt1(17),
      Q => \cfg_phy_mem_map_status_reg_n_0_[62]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(0),
      Q => \cfg_phy_mem_map_status_reg_n_0_[63]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(1),
      Q => \cfg_phy_mem_map_status_reg_n_0_[64]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(2),
      Q => \cfg_phy_mem_map_status_reg_n_0_[65]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(3),
      Q => \cfg_phy_mem_map_status_reg_n_0_[66]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(4),
      Q => \cfg_phy_mem_map_status_reg_n_0_[67]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(5),
      Q => \cfg_phy_mem_map_status_reg_n_0_[68]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(6),
      Q => \cfg_phy_mem_map_status_reg_n_0_[69]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_reset_tx_done_b01_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[6]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(7),
      Q => \cfg_phy_mem_map_status_reg_n_0_[70]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(8),
      Q => \cfg_phy_mem_map_status_reg_n_0_[71]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(9),
      Q => \cfg_phy_mem_map_status_reg_n_0_[72]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(10),
      Q => \cfg_phy_mem_map_status_reg_n_0_[73]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(11),
      Q => \cfg_phy_mem_map_status_reg_n_0_[74]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(12),
      Q => \cfg_phy_mem_map_status_reg_n_0_[75]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(13),
      Q => \cfg_phy_mem_map_status_reg_n_0_[76]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(14),
      Q => \cfg_phy_mem_map_status_reg_n_0_[77]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(15),
      Q => \cfg_phy_mem_map_status_reg_n_0_[78]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2_16_sync,
      Q => \cfg_phy_mem_map_status_reg_n_0_[79]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_txpmaresetdone_b01_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[7]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_b0gt2(17),
      Q => \cfg_phy_mem_map_status_reg_n_0_[80]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => DRP_Status_common(0),
      Q => \cfg_phy_mem_map_status_reg_n_0_[99]\,
      R => '0'
    );
\cfg_phy_mem_map_status_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vid_phy_axi4lite_aclk,
      CE => cfg_phy_mem_map_status,
      D => xpm_array_single_reset_tx_done_b02_inst_n_0,
      Q => \cfg_phy_mem_map_status_reg_n_0_[9]\,
      R => '0'
    );
clock_detector_inst: entity work.design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_clkdet
     port map (
      D(7) => clock_detector_inst_n_0,
      D(6) => clock_detector_inst_n_1,
      D(5) => clock_detector_inst_n_2,
      D(4) => clock_detector_inst_n_3,
      D(3) => clock_detector_inst_n_4,
      D(2) => clock_detector_inst_n_5,
      D(1) => clock_detector_inst_n_6,
      D(0) => clock_detector_inst_n_7,
      E(0) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_0,
      Q(0) => p_0_in,
      S(3) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_315,
      S(2) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_316,
      S(1) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_317,
      S(0) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_318,
      SR(0) => clk_tx_tmr,
      b0_clkdet_ctrl_run => b0_clkdet_ctrl_run,
      b0_clkdet_ctrl_rx_freq_rst => b0_clkdet_ctrl_rx_freq_rst,
      b0_clkdet_ctrl_tx_freq_rst => b0_clkdet_ctrl_tx_freq_rst,
      b0_clkdet_rx_tmr_evt_clr => b0_clkdet_rx_tmr_evt_clr,
      b0_clkdet_tx_tmr_evt_clr => b0_clkdet_tx_tmr_evt_clr,
      cfg_phy_mem_map_control(30 downto 10) => b0_clkdet_freq_cntr_timeout(31 downto 11),
      cfg_phy_mem_map_control(9 downto 2) => b0_clkdet_ctrl_lock_cntr_threshold(7 downto 0),
      cfg_phy_mem_map_control(1) => b0_clkdet_ctrl_rx_tmr_clr,
      cfg_phy_mem_map_control(0) => b0_clkdet_ctrl_tx_tmr_clr,
      \cfg_phy_mem_map_control_b0_reg[603]\ => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_389,
      \cfg_phy_mem_map_control_b0_reg[604]\ => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_390,
      \cfg_phy_mem_map_status_reg[280]\ => clock_detector_inst_n_11,
      \cfg_phy_mem_map_status_reg[281]\ => clock_detector_inst_n_12,
      \cfg_phy_mem_map_status_reg[282]\ => clock_detector_inst_n_13,
      \cfg_phy_mem_map_status_reg[283]\ => clock_detector_inst_n_28,
      \cfg_phy_mem_map_status_reg[284]\ => clock_detector_inst_n_14,
      \cfg_phy_mem_map_status_reg[285]\ => clock_detector_inst_n_15,
      \cfg_phy_mem_map_status_reg[286]\ => clock_detector_inst_n_16,
      \cfg_phy_mem_map_status_reg[287]\ => clock_detector_inst_n_17,
      \cfg_phy_mem_map_status_reg[288]\ => clock_detector_inst_n_18,
      \cfg_phy_mem_map_status_reg[289]\ => clock_detector_inst_n_19,
      \cfg_phy_mem_map_status_reg[290]\ => clock_detector_inst_n_20,
      \cfg_phy_mem_map_status_reg[291]\ => clock_detector_inst_n_21,
      \cfg_phy_mem_map_status_reg[292]\ => clock_detector_inst_n_22,
      \cfg_phy_mem_map_status_reg[293]\ => clock_detector_inst_n_23,
      \cfg_phy_mem_map_status_reg[294]\ => clock_detector_inst_n_24,
      \cfg_phy_mem_map_status_reg[295]\ => clock_detector_inst_n_25,
      \cfg_phy_mem_map_status_reg[296]\ => clock_detector_inst_n_26,
      \cfg_phy_mem_map_status_reg[297]\ => clock_detector_inst_n_27,
      clk_dru_freq(17 downto 0) => clk_dru_freq(28 downto 11),
      clk_dru_freq_lock_reg_0 => clock_detector_inst_n_119,
      \clk_rx_flt_lock_cnt_reg[7]_0\(7 downto 0) => \clk_rx_flt_lock_cnt_reg__0\(7 downto 0),
      clk_rx_freq_lock => clk_rx_freq_lock,
      clk_rx_tmr0(30 downto 0) => clk_rx_tmr0(31 downto 1),
      clk_rx_tmr_end => clk_rx_tmr_end,
      \clk_rx_tmr_reg[0]_0\(0) => clock_detector_inst_n_30,
      clk_tx_freq(17 downto 0) => clk_tx_freq(28 downto 11),
      clk_tx_tmr0(30 downto 0) => clk_tx_tmr0(31 downto 1),
      clk_tx_tmr_end => clk_tx_tmr_end,
      \clk_tx_tmr_reg[0]_0\(0) => clock_detector_inst_n_29,
      i_reg_clkdet_run_reg => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_319,
      i_reg_clkdet_run_reg_0(0) => clk_rx_tmr,
      i_reg_clkdet_run_reg_1(0) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_2,
      mgtrefclk1_odiv2_i => mgtrefclk1_odiv2_i,
      \out\ => b0_clkdet_dru_refclk,
      \slv_reg_0x11C_reg[7]\(1) => p_0_in15_in,
      \slv_reg_0x11C_reg[7]\(0) => p_0_in14_in,
      \slv_reg_0x214_reg[31]\(31) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_320,
      \slv_reg_0x214_reg[31]\(30) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_321,
      \slv_reg_0x214_reg[31]\(29) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_322,
      \slv_reg_0x214_reg[31]\(28) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_323,
      \slv_reg_0x214_reg[31]\(27) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_324,
      \slv_reg_0x214_reg[31]\(26) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_325,
      \slv_reg_0x214_reg[31]\(25) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_326,
      \slv_reg_0x214_reg[31]\(24) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_327,
      \slv_reg_0x214_reg[31]\(23) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_328,
      \slv_reg_0x214_reg[31]\(22) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_329,
      \slv_reg_0x214_reg[31]\(21) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_330,
      \slv_reg_0x214_reg[31]\(20) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_331,
      \slv_reg_0x214_reg[31]\(19) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_332,
      \slv_reg_0x214_reg[31]\(18) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_333,
      \slv_reg_0x214_reg[31]\(17) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_334,
      \slv_reg_0x214_reg[31]\(16) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_335,
      \slv_reg_0x214_reg[31]\(15) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_336,
      \slv_reg_0x214_reg[31]\(14) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_337,
      \slv_reg_0x214_reg[31]\(13) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_338,
      \slv_reg_0x214_reg[31]\(12) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_339,
      \slv_reg_0x214_reg[31]\(11) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_340,
      \slv_reg_0x214_reg[31]\(10) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_341,
      \slv_reg_0x214_reg[31]\(9) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_342,
      \slv_reg_0x214_reg[31]\(8) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_343,
      \slv_reg_0x214_reg[31]\(7) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_344,
      \slv_reg_0x214_reg[31]\(6) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_345,
      \slv_reg_0x214_reg[31]\(5) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_346,
      \slv_reg_0x214_reg[31]\(4) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_347,
      \slv_reg_0x214_reg[31]\(3) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_348,
      \slv_reg_0x214_reg[31]\(2) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_349,
      \slv_reg_0x214_reg[31]\(1) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_350,
      \slv_reg_0x214_reg[31]\(0) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_351,
      \slv_reg_0x218_reg[31]\(31) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_352,
      \slv_reg_0x218_reg[31]\(30) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_353,
      \slv_reg_0x218_reg[31]\(29) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_354,
      \slv_reg_0x218_reg[31]\(28) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_355,
      \slv_reg_0x218_reg[31]\(27) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_356,
      \slv_reg_0x218_reg[31]\(26) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_357,
      \slv_reg_0x218_reg[31]\(25) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_358,
      \slv_reg_0x218_reg[31]\(24) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_359,
      \slv_reg_0x218_reg[31]\(23) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_360,
      \slv_reg_0x218_reg[31]\(22) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_361,
      \slv_reg_0x218_reg[31]\(21) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_362,
      \slv_reg_0x218_reg[31]\(20) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_363,
      \slv_reg_0x218_reg[31]\(19) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_364,
      \slv_reg_0x218_reg[31]\(18) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_365,
      \slv_reg_0x218_reg[31]\(17) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_366,
      \slv_reg_0x218_reg[31]\(16) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_367,
      \slv_reg_0x218_reg[31]\(15) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_368,
      \slv_reg_0x218_reg[31]\(14) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_369,
      \slv_reg_0x218_reg[31]\(13) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_370,
      \slv_reg_0x218_reg[31]\(12) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_371,
      \slv_reg_0x218_reg[31]\(11) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_372,
      \slv_reg_0x218_reg[31]\(10) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_373,
      \slv_reg_0x218_reg[31]\(9) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_374,
      \slv_reg_0x218_reg[31]\(8) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_375,
      \slv_reg_0x218_reg[31]\(7) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_376,
      \slv_reg_0x218_reg[31]\(6) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_377,
      \slv_reg_0x218_reg[31]\(5) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_378,
      \slv_reg_0x218_reg[31]\(4) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_379,
      \slv_reg_0x218_reg[31]\(3) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_380,
      \slv_reg_0x218_reg[31]\(2) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_381,
      \slv_reg_0x218_reg[31]\(1) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_382,
      \slv_reg_0x218_reg[31]\(0) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_383,
      tx_refclk_rdy => tx_refclk_rdy,
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk,
      wr_en_2_isr => wr_en_2_isr
    );
drp_control_b0gt0_inst: entity work.\design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__1\
     port map (
      D(15 downto 0) => drpdo_out(15 downto 0),
      DRP_Rsp_Rd_Toggle_reg_0 => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_385,
      DRP_Status_b0gt0(17 downto 0) => DRP_Status_b0gt0(17 downto 0),
      Q(0) => drp_txn_available(0),
      \cfg_phy_mem_map_control_b0_reg[144]\(26 downto 11) => DRP_Config(31 downto 16),
      \cfg_phy_mem_map_control_b0_reg[144]\(10 downto 9) => DRP_Config(13 downto 12),
      \cfg_phy_mem_map_control_b0_reg[144]\(8 downto 0) => DRP_Config(8 downto 0),
      drpclk => drpclk,
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drpwe_in(0) => drpwe_in(0),
      p_0_in => p_0_in_3,
      src_in => DRP_Rsp_Rd_Toggle,
      \syncstages_ff_reg[0]\(9 downto 0) => drpaddr_in(9 downto 0),
      \syncstages_ff_reg[0]_0\(15 downto 0) => drpdi_in(15 downto 0),
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk,
      vid_phy_axi4lite_aresetn => vid_phy_axi4lite_aresetn
    );
drp_control_b0gt1_inst: entity work.\design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__2\
     port map (
      D(15 downto 0) => drpdo_out(31 downto 16),
      DRP_Rsp_Rd_Toggle_reg_0 => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_386,
      DRP_Status_b0gt1(17 downto 0) => DRP_Status_b0gt1(17 downto 0),
      Q(0) => drp_txn_available(1),
      \cfg_phy_mem_map_control_b0_reg[172]\(26) => \cfg_phy_mem_map_control_b0_reg_n_0_[172]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(25) => \cfg_phy_mem_map_control_b0_reg_n_0_[171]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(24) => \cfg_phy_mem_map_control_b0_reg_n_0_[170]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(23) => \cfg_phy_mem_map_control_b0_reg_n_0_[169]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(22) => \cfg_phy_mem_map_control_b0_reg_n_0_[168]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(21) => \cfg_phy_mem_map_control_b0_reg_n_0_[167]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(20) => \cfg_phy_mem_map_control_b0_reg_n_0_[166]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(19) => \cfg_phy_mem_map_control_b0_reg_n_0_[165]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(18) => \cfg_phy_mem_map_control_b0_reg_n_0_[164]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(17) => \cfg_phy_mem_map_control_b0_reg_n_0_[163]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(16) => \cfg_phy_mem_map_control_b0_reg_n_0_[162]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(15) => \cfg_phy_mem_map_control_b0_reg_n_0_[161]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(14) => \cfg_phy_mem_map_control_b0_reg_n_0_[160]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(13) => \cfg_phy_mem_map_control_b0_reg_n_0_[159]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(12) => \cfg_phy_mem_map_control_b0_reg_n_0_[158]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(11) => \cfg_phy_mem_map_control_b0_reg_n_0_[157]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(10) => \cfg_phy_mem_map_control_b0_reg_n_0_[155]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(9) => \cfg_phy_mem_map_control_b0_reg_n_0_[154]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(8) => \cfg_phy_mem_map_control_b0_reg_n_0_[153]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(7) => \cfg_phy_mem_map_control_b0_reg_n_0_[152]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(6) => \cfg_phy_mem_map_control_b0_reg_n_0_[151]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(5) => \cfg_phy_mem_map_control_b0_reg_n_0_[150]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(4) => \cfg_phy_mem_map_control_b0_reg_n_0_[149]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[148]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[147]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[146]\,
      \cfg_phy_mem_map_control_b0_reg[172]\(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[145]\,
      drpclk => drpclk,
      drpen_in(0) => drpen_in(1),
      drprdy_out(0) => drprdy_out(1),
      drpwe_in(0) => drpwe_in(1),
      p_0_in => p_0_in_3,
      src_in => DRP_Rsp_Rd_Toggle_0,
      \syncstages_ff_reg[0]\(9 downto 0) => drpaddr_in(19 downto 10),
      \syncstages_ff_reg[0]_0\(15 downto 0) => drpdi_in(31 downto 16),
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk,
      vid_phy_axi4lite_aresetn => vid_phy_axi4lite_aresetn
    );
drp_control_b0gt2_inst: entity work.\design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__3\
     port map (
      D(15 downto 0) => drpdo_out(47 downto 32),
      DRP_Rsp_Rd_Toggle_reg_0 => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_387,
      DRP_Status_b0gt2(17 downto 0) => DRP_Status_b0gt2(17 downto 0),
      Q(0) => drp_txn_available(2),
      \cfg_phy_mem_map_control_b0_reg[204]\(26) => \cfg_phy_mem_map_control_b0_reg_n_0_[204]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(25) => \cfg_phy_mem_map_control_b0_reg_n_0_[203]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(24) => \cfg_phy_mem_map_control_b0_reg_n_0_[202]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(23) => \cfg_phy_mem_map_control_b0_reg_n_0_[201]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(22) => \cfg_phy_mem_map_control_b0_reg_n_0_[200]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(21) => \cfg_phy_mem_map_control_b0_reg_n_0_[199]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(20) => \cfg_phy_mem_map_control_b0_reg_n_0_[198]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(19) => \cfg_phy_mem_map_control_b0_reg_n_0_[197]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(18) => \cfg_phy_mem_map_control_b0_reg_n_0_[196]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(17) => \cfg_phy_mem_map_control_b0_reg_n_0_[195]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(16) => \cfg_phy_mem_map_control_b0_reg_n_0_[194]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(15) => \cfg_phy_mem_map_control_b0_reg_n_0_[193]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(14) => \cfg_phy_mem_map_control_b0_reg_n_0_[192]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(13) => \cfg_phy_mem_map_control_b0_reg_n_0_[191]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(12) => \cfg_phy_mem_map_control_b0_reg_n_0_[190]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(11) => \cfg_phy_mem_map_control_b0_reg_n_0_[189]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(10) => \cfg_phy_mem_map_control_b0_reg_n_0_[183]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(9) => \cfg_phy_mem_map_control_b0_reg_n_0_[182]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(8) => \cfg_phy_mem_map_control_b0_reg_n_0_[181]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(7) => \cfg_phy_mem_map_control_b0_reg_n_0_[180]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(6) => \cfg_phy_mem_map_control_b0_reg_n_0_[179]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(5) => \cfg_phy_mem_map_control_b0_reg_n_0_[178]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(4) => \cfg_phy_mem_map_control_b0_reg_n_0_[177]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[176]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[175]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[174]\,
      \cfg_phy_mem_map_control_b0_reg[204]\(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[173]\,
      drpclk => drpclk,
      drpen_in(0) => drpen_in(2),
      drprdy_out(0) => drprdy_out(2),
      drpwe_in(0) => drpwe_in(2),
      p_0_in => p_0_in_3,
      src_in => DRP_Rsp_Rd_Toggle_1,
      \syncstages_ff_reg[0]\(9 downto 0) => drpaddr_in(29 downto 20),
      \syncstages_ff_reg[0]_0\(15 downto 0) => drpdi_in(47 downto 32),
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk,
      vid_phy_axi4lite_aresetn => vid_phy_axi4lite_aresetn
    );
drp_control_b0gtcommon_inst: entity work.design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi
     port map (
      D(15 downto 0) => drpdo_common_out(15 downto 0),
      DRP_Rsp_Rd_Toggle_reg_0 => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_388,
      \DRP_Status_Reg_reg[15]_0\(9 downto 0) => drpaddr_common_int(9 downto 0),
      \DRP_Status_Reg_reg[15]_1\(15 downto 0) => drpdi_common_in(15 downto 0),
      DRP_Status_common(17 downto 0) => DRP_Status_common(17 downto 0),
      Q(0) => drp_txn_available(4),
      drpclk => drpclk,
      drpen_common_in => drpen_common_in,
      drprdy_common_out => drprdy_common_out,
      drpwe_common_in => drpwe_common_in,
      p_0_in => p_0_in_3,
      \slv_reg_0x60_reg[31]\(29 downto 14) => DRP_Config_common(31 downto 16),
      \slv_reg_0x60_reg[31]\(13 downto 0) => DRP_Config_common(13 downto 0),
      src_in => DRP_Rsp_Rd_Toggle_2,
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk,
      vid_phy_axi4lite_aresetn => vid_phy_axi4lite_aresetn
    );
gt_common_inst: entity work.design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper
     port map (
      D(15 downto 0) => drpdo_common_out(15 downto 0),
      \DRPADDR_reg[9]\(9 downto 0) => drpaddr_common_int(9 downto 0),
      \DRPDI_reg[15]\(15 downto 0) => drpdi_common_in(15 downto 0),
      E(0) => b0_QPLL_LOCK_DLY_CNT0,
      O(7) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8\,
      O(6) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9\,
      O(5) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10\,
      O(4) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11\,
      O(3) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12\,
      O(2) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13\,
      O(1) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14\,
      O(0) => \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15\,
      Q(8) => qpll1pd_in,
      Q(7) => qpll0pd_in,
      Q(6) => \cfg_phy_mem_map_control_b0_reg_n_0_[28]\,
      Q(5) => \cfg_phy_mem_map_control_b0_reg_n_0_[20]\,
      Q(4) => \cfg_phy_mem_map_control_b0_reg_n_0_[19]\,
      Q(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[18]\,
      Q(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[12]\,
      Q(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[11]\,
      Q(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[10]\,
      b0_QPLL_LOCK_DLY3_out => b0_QPLL_LOCK_DLY3_out,
      \b0_QPLL_LOCK_DLY_CNT_reg[0]\(7) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8\,
      \b0_QPLL_LOCK_DLY_CNT_reg[0]\(6) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9\,
      \b0_QPLL_LOCK_DLY_CNT_reg[0]\(5) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10\,
      \b0_QPLL_LOCK_DLY_CNT_reg[0]\(4) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11\,
      \b0_QPLL_LOCK_DLY_CNT_reg[0]\(3) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12\,
      \b0_QPLL_LOCK_DLY_CNT_reg[0]\(2) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13\,
      \b0_QPLL_LOCK_DLY_CNT_reg[0]\(1) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14\,
      \b0_QPLL_LOCK_DLY_CNT_reg[0]\(0) => \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15\,
      \b0_QPLL_LOCK_DLY_CNT_reg[14]\(3) => b0_QPLL_LOCK_DLY_CNT(14),
      \b0_QPLL_LOCK_DLY_CNT_reg[14]\(2) => b0_QPLL_LOCK_DLY_CNT(6),
      \b0_QPLL_LOCK_DLY_CNT_reg[14]\(1) => b0_QPLL_LOCK_DLY_CNT(4),
      \b0_QPLL_LOCK_DLY_CNT_reg[14]\(0) => b0_QPLL_LOCK_DLY_CNT(0),
      \b0_QPLL_LOCK_DLY_CNT_reg[22]\ => \b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0\,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(23) => gt_common_inst_n_23,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(22) => gt_common_inst_n_24,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(21) => gt_common_inst_n_25,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(20) => gt_common_inst_n_26,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(19) => gt_common_inst_n_27,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(18) => gt_common_inst_n_28,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(17) => gt_common_inst_n_29,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(16) => gt_common_inst_n_30,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(15) => gt_common_inst_n_31,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(14) => gt_common_inst_n_32,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(13) => gt_common_inst_n_33,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(12) => gt_common_inst_n_34,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(11) => gt_common_inst_n_35,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(10) => gt_common_inst_n_36,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(9) => gt_common_inst_n_37,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(8) => gt_common_inst_n_38,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(7) => gt_common_inst_n_39,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(6) => gt_common_inst_n_40,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(5) => gt_common_inst_n_41,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(4) => gt_common_inst_n_42,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(3) => gt_common_inst_n_43,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(2) => gt_common_inst_n_44,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(1) => gt_common_inst_n_45,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]\(0) => gt_common_inst_n_46,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(6) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9\,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(5) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10\,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(4) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11\,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(3) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12\,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(2) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13\,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(1) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14\,
      \b0_QPLL_LOCK_DLY_CNT_reg[23]_0\(0) => \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15\,
      \b0_QPLL_LOCK_DLY_CNT_reg[9]\ => \b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0\,
      drpclk => drpclk,
      drpen_common_in => drpen_common_in,
      drprdy_common_out => drprdy_common_out,
      drpwe_common_in => drpwe_common_in,
      gtnorthrefclk00_in => gtnorthrefclk00_in,
      gtnorthrefclk01_in => gtnorthrefclk01_in,
      gtnorthrefclk10_in => gtnorthrefclk10_in,
      gtnorthrefclk11_in => gtnorthrefclk11_in,
      gtrefclk1_in(0) => mgtrefclk1_i,
      gtsouthrefclk00_in => gtsouthrefclk00_in,
      gtsouthrefclk01_in => gtsouthrefclk01_in,
      gtsouthrefclk10_in => gtsouthrefclk10_in,
      gtsouthrefclk11_in => gtsouthrefclk11_in,
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll_lock_in,
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll_reset_out,
      qpll0clk_in(0) => qpll0outclk_out,
      qpll0refclk_in(0) => qpll0outrefclk_out,
      qpll1clk_in(0) => qpll1outclk_out,
      qpll1refclk_in(0) => qpll1outrefclk_out
    );
gt_usrclk_source_inst: entity work.design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gt_usrclk_source_8series
     port map (
      CLK_IN => mgtrefclk1_odiv2_i,
      D(23) => gt_usrclk_source_inst_n_2,
      D(22) => gt_usrclk_source_inst_n_3,
      D(21) => gt_usrclk_source_inst_n_4,
      D(20) => gt_usrclk_source_inst_n_5,
      D(19) => gt_usrclk_source_inst_n_6,
      D(18) => gt_usrclk_source_inst_n_7,
      D(17) => gt_usrclk_source_inst_n_8,
      D(16) => gt_usrclk_source_inst_n_9,
      D(15) => gt_usrclk_source_inst_n_10,
      D(14) => gt_usrclk_source_inst_n_11,
      D(13) => gt_usrclk_source_inst_n_12,
      D(12) => gt_usrclk_source_inst_n_13,
      D(11) => gt_usrclk_source_inst_n_14,
      D(10) => gt_usrclk_source_inst_n_15,
      D(9) => gt_usrclk_source_inst_n_16,
      D(8) => gt_usrclk_source_inst_n_17,
      D(7) => gt_usrclk_source_inst_n_18,
      D(6) => gt_usrclk_source_inst_n_19,
      D(5) => gt_usrclk_source_inst_n_20,
      D(4) => gt_usrclk_source_inst_n_21,
      D(3) => gt_usrclk_source_inst_n_22,
      D(2) => gt_usrclk_source_inst_n_23,
      D(1) => gt_usrclk_source_inst_n_24,
      D(0) => gt_usrclk_source_inst_n_25,
      E(0) => b0_MMCM_TX_DRP_LOCKED_DLY_CNT0,
      MMCM_TX_DRP_SRDY => b0_MMCM_TX_DRP_SRDY,
      O(7) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8\,
      O(6) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9\,
      O(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10\,
      O(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11\,
      O(3) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12\,
      O(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13\,
      O(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14\,
      O(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15\,
      Q(15 downto 14) => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(23 downto 22),
      Q(13 downto 10) => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(20 downto 17),
      Q(9) => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(14),
      Q(8 downto 1) => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(12 downto 5),
      Q(0) => b0_MMCM_TX_DRP_LOCKED_DLY_CNT(0),
      b0_MMCM_TX_DRP_LOCKED_DLY9_out => b0_MMCM_TX_DRP_LOCKED_DLY9_out,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(7) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(6) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(3) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]\(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]\ => b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(6) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_9\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(5) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_10\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(4) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_11\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(3) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_12\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(2) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_13\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(1) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_14\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]\(0) => \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_15\,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4]\ => b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0,
      \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5]\ => b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0,
      \cfg_phy_mem_map_control_b0_reg[940]\(70) => \cfg_phy_mem_map_control_b0_reg_n_0_[940]\,
      \cfg_phy_mem_map_control_b0_reg[940]\(69) => b0_OBUFTDS_TX_EN,
      \cfg_phy_mem_map_control_b0_reg[940]\(68) => b0_MMCM_TX_PWRDN,
      \cfg_phy_mem_map_control_b0_reg[940]\(67) => p_0_in,
      \cfg_phy_mem_map_control_b0_reg[940]\(66) => gtwiz_userclk_rx_reset_in,
      \cfg_phy_mem_map_control_b0_reg[940]\(65) => \cfg_phy_mem_map_control_b0_reg_n_0_[598]\,
      \cfg_phy_mem_map_control_b0_reg[940]\(64) => \cfg_phy_mem_map_control_b0_reg_n_0_[597]\,
      \cfg_phy_mem_map_control_b0_reg[940]\(63) => \cfg_phy_mem_map_control_b0_reg_n_0_[596]\,
      \cfg_phy_mem_map_control_b0_reg[940]\(62) => gtwiz_userclk_tx_reset_in,
      \cfg_phy_mem_map_control_b0_reg[940]\(61) => b0_MMCM_TX_DRP_RESET,
      \cfg_phy_mem_map_control_b0_reg[940]\(60) => b0_MMCM_TX_DRP_SEN,
      \cfg_phy_mem_map_control_b0_reg[940]\(59 downto 50) => b0_PROG_TX_CLKOUT0_FRAC(9 downto 0),
      \cfg_phy_mem_map_control_b0_reg[940]\(49 downto 42) => b0_PROG_TX_CLKOUT0_DIVIDE(7 downto 0),
      \cfg_phy_mem_map_control_b0_reg[940]\(41 downto 34) => b0_PROG_TX_CLKOUT1_DIVIDE(7 downto 0),
      \cfg_phy_mem_map_control_b0_reg[940]\(33 downto 26) => b0_PROG_TX_CLKOUT2_DIVIDE(7 downto 0),
      \cfg_phy_mem_map_control_b0_reg[940]\(25 downto 16) => b0_PROG_TX_CLKFBOUT_FRAC(9 downto 0),
      \cfg_phy_mem_map_control_b0_reg[940]\(15 downto 8) => b0_PROG_TX_CLKFBOUT_MULT(7 downto 0),
      \cfg_phy_mem_map_control_b0_reg[940]\(7 downto 0) => b0_PROG_TX_DIVCLK_DIVIDE(7 downto 0),
      gtrefclk1_in(0) => mgtrefclk1_i,
      i_in_meta_reg => gtwiz_userclk_rx_active_in,
      mgtrefclk1_pad_n_in => mgtrefclk1_pad_n_in,
      mgtrefclk1_pad_p_in => mgtrefclk1_pad_p_in,
      \out\ => gtwiz_userclk_tx_active_in,
      tx_tmds_clk => tx_tmds_clk,
      tx_tmds_clk_n => tx_tmds_clk_n,
      tx_tmds_clk_p => tx_tmds_clk_p,
      tx_video_clk => tx_video_clk,
      txoutclk => \^txoutclk\,
      txoutclk_out(0) => txoutclk_out,
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk
    );
gt_wrapper_inst: entity work.design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper
     port map (
      cpllfbclklost_out(2 downto 0) => NLW_gt_wrapper_inst_cpllfbclklost_out_UNCONNECTED(2 downto 0),
      cplllock_out(2 downto 0) => cplllock_out(2 downto 0),
      cpllrefclklost_out(2 downto 0) => NLW_gt_wrapper_inst_cpllrefclklost_out_UNCONNECTED(2 downto 0),
      cpllrefclksel_in(8) => \cfg_phy_mem_map_control_b0_reg_n_0_[16]\,
      cpllrefclksel_in(7) => \cfg_phy_mem_map_control_b0_reg_n_0_[15]\,
      cpllrefclksel_in(6) => \cfg_phy_mem_map_control_b0_reg_n_0_[14]\,
      cpllrefclksel_in(5) => \cfg_phy_mem_map_control_b0_reg_n_0_[16]\,
      cpllrefclksel_in(4) => \cfg_phy_mem_map_control_b0_reg_n_0_[15]\,
      cpllrefclksel_in(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[14]\,
      cpllrefclksel_in(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[16]\,
      cpllrefclksel_in(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[15]\,
      cpllrefclksel_in(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[14]\,
      drpaddr_in(29 downto 0) => drpaddr_in(29 downto 0),
      drpclk_in(2) => drpclk,
      drpclk_in(1) => drpclk,
      drpclk_in(0) => drpclk,
      drpdi_in(47 downto 0) => drpdi_in(47 downto 0),
      drpdo_out(47 downto 0) => drpdo_out(47 downto 0),
      drpen_in(2 downto 0) => drpen_in(2 downto 0),
      drprdy_out(2 downto 0) => drprdy_out(2 downto 0),
      drpwe_in(2 downto 0) => drpwe_in(2 downto 0),
      gtgrefclk_in(2 downto 0) => B"000",
      gthrxn_in(2 downto 0) => phy_rxn_in(2 downto 0),
      gthrxp_in(2 downto 0) => phy_rxp_in(2 downto 0),
      gthtxn_out(2 downto 0) => phy_txn_out(2 downto 0),
      gthtxp_out(2 downto 0) => phy_txp_out(2 downto 0),
      gtnorthrefclk0_in(2) => gtnorthrefclk0_in,
      gtnorthrefclk0_in(1) => gtnorthrefclk0_in,
      gtnorthrefclk0_in(0) => gtnorthrefclk0_in,
      gtnorthrefclk1_in(2) => gtnorthrefclk1_in,
      gtnorthrefclk1_in(1) => gtnorthrefclk1_in,
      gtnorthrefclk1_in(0) => gtnorthrefclk1_in,
      gtrefclk0_in(2 downto 0) => B"000",
      gtrefclk1_in(2) => mgtrefclk1_i,
      gtrefclk1_in(1) => mgtrefclk1_i,
      gtrefclk1_in(0) => mgtrefclk1_i,
      gtrefclkmonitor_out(2 downto 0) => NLW_gt_wrapper_inst_gtrefclkmonitor_out_UNCONNECTED(2 downto 0),
      gtsouthrefclk0_in(2) => gtsouthrefclk0_in,
      gtsouthrefclk0_in(1) => gtsouthrefclk0_in,
      gtsouthrefclk0_in(0) => gtsouthrefclk0_in,
      gtsouthrefclk1_in(2) => gtsouthrefclk1_in,
      gtsouthrefclk1_in(1) => gtsouthrefclk1_in,
      gtsouthrefclk1_in(0) => gtsouthrefclk1_in,
      gtwiz_buffbypass_tx_done_out(0) => gtwiz_buffbypass_tx_done_out,
      gtwiz_buffbypass_tx_error_out(0) => gtwiz_buffbypass_tx_error_out,
      gtwiz_buffbypass_tx_reset_in(0) => gtwiz_buffbypass_tx_reset_in,
      gtwiz_buffbypass_tx_start_user_in(0) => gtwiz_buffbypass_tx_start_user_in,
      gtwiz_reset_all_in(0) => '1',
      gtwiz_reset_clk_freerun_in(0) => drpclk,
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll_lock_in,
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll_reset_out,
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_gt_wrapper_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_pll_and_datapath_in(0) => b0_CPLL_RESET,
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in,
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in,
      gtwiz_userdata_rx_out(119 downto 80) => vid_phy_rx_axi4s_ch2_tdata(39 downto 0),
      gtwiz_userdata_rx_out(79 downto 40) => vid_phy_rx_axi4s_ch1_tdata(39 downto 0),
      gtwiz_userdata_rx_out(39 downto 0) => vid_phy_rx_axi4s_ch0_tdata(39 downto 0),
      gtwiz_userdata_tx_in(119 downto 80) => vid_phy_tx_axi4s_ch2_tdata(39 downto 0),
      gtwiz_userdata_tx_in(79 downto 40) => vid_phy_tx_axi4s_ch1_tdata(39 downto 0),
      gtwiz_userdata_tx_in(39 downto 0) => vid_phy_tx_axi4s_ch0_tdata(39 downto 0),
      loopback_in(8 downto 0) => loopback_in(8 downto 0),
      qpll0clk_in(2) => qpll0outclk_out,
      qpll0clk_in(1) => qpll0outclk_out,
      qpll0clk_in(0) => qpll0outclk_out,
      qpll0refclk_in(2) => qpll0outrefclk_out,
      qpll0refclk_in(1) => qpll0outrefclk_out,
      qpll0refclk_in(0) => qpll0outrefclk_out,
      qpll1clk_in(2) => qpll1outclk_out,
      qpll1clk_in(1) => qpll1outclk_out,
      qpll1clk_in(0) => qpll1outclk_out,
      qpll1refclk_in(2) => qpll1outrefclk_out,
      qpll1refclk_in(1) => qpll1outrefclk_out,
      qpll1refclk_in(0) => qpll1outrefclk_out,
      rxbufstatus_out(8 downto 0) => rxbufstatus_out(8 downto 0),
      rxcdrhold_in(2 downto 0) => rxcdrhold_in(2 downto 0),
      rxlpmen_in(2 downto 0) => rxlpmen_in(2 downto 0),
      rxlpmhfovrden_in(2 downto 0) => rxlpmhfovrden_in(2 downto 0),
      rxlpmlfklovrden_in(2 downto 0) => rxlpmlfklovrden_in(2 downto 0),
      rxosovrden_in(2 downto 0) => rxosovrden_in(2 downto 0),
      rxoutclk_out(2 downto 1) => NLW_gt_wrapper_inst_rxoutclk_out_UNCONNECTED(2 downto 1),
      rxoutclk_out(0) => gt_wrapper_inst_n_206,
      rxpllclksel_in(5) => \cfg_phy_mem_map_control_b0_reg_n_0_[29]\,
      rxpllclksel_in(4) => \cfg_phy_mem_map_control_b0_reg_n_0_[28]\,
      rxpllclksel_in(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[29]\,
      rxpllclksel_in(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[28]\,
      rxpllclksel_in(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[29]\,
      rxpllclksel_in(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[28]\,
      rxpmaresetdone_out(2 downto 0) => rxpmaresetdone_out(2 downto 0),
      rxprbscntreset_in(2) => rxprbscntreset_in_2,
      rxprbscntreset_in(1) => rxprbscntreset_in_1,
      rxprbscntreset_in(0) => rxprbscntreset_in_0,
      rxprbserr_out(2 downto 0) => rxprbserr_out(2 downto 0),
      rxprbslocked_out(2 downto 0) => NLW_gt_wrapper_inst_rxprbslocked_out_UNCONNECTED(2 downto 0),
      rxprbssel_in(11 downto 0) => rxprbssel_in(11 downto 0),
      rxresetdone_out(2 downto 0) => NLW_gt_wrapper_inst_rxresetdone_out_UNCONNECTED(2 downto 0),
      rxsysclksel_in(5) => \cfg_phy_mem_map_control_b0_reg_n_0_[25]\,
      rxsysclksel_in(4) => \cfg_phy_mem_map_control_b0_reg_n_0_[24]\,
      rxsysclksel_in(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[25]\,
      rxsysclksel_in(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[24]\,
      rxsysclksel_in(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[25]\,
      rxsysclksel_in(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[24]\,
      rxusrclk2_in(2 downto 0) => B"000",
      rxusrclk_in(2 downto 0) => B"000",
      txbufstatus_out(5 downto 0) => txbufstatus_out(5 downto 0),
      txelecidle_in(2 downto 0) => txelecidle_in(2 downto 0),
      txoutclk_out(2 downto 1) => NLW_gt_wrapper_inst_txoutclk_out_UNCONNECTED(2 downto 1),
      txoutclk_out(0) => txoutclk_out,
      txphaligndone_out(2 downto 0) => NLW_gt_wrapper_inst_txphaligndone_out_UNCONNECTED(2 downto 0),
      txpllclksel_in(5) => \cfg_phy_mem_map_control_b0_reg_n_0_[27]\,
      txpllclksel_in(4) => \cfg_phy_mem_map_control_b0_reg_n_0_[26]\,
      txpllclksel_in(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[27]\,
      txpllclksel_in(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[26]\,
      txpllclksel_in(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[27]\,
      txpllclksel_in(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[26]\,
      txpmaresetdone_out(2 downto 0) => txpmaresetdone_out(2 downto 0),
      txprbsforceerr_in(2 downto 0) => txprbsforceerr_in(2 downto 0),
      txprbssel_in(11 downto 0) => txprbssel_in(11 downto 0),
      txprecursor_in(14 downto 0) => txprecursor_in(14 downto 0),
      txprgdivresetdone_out(2 downto 0) => NLW_gt_wrapper_inst_txprgdivresetdone_out_UNCONNECTED(2 downto 0),
      txresetdone_out(2 downto 0) => NLW_gt_wrapper_inst_txresetdone_out_UNCONNECTED(2 downto 0),
      txsysclksel_in(5) => \cfg_phy_mem_map_control_b0_reg_n_0_[23]\,
      txsysclksel_in(4) => \cfg_phy_mem_map_control_b0_reg_n_0_[22]\,
      txsysclksel_in(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[23]\,
      txsysclksel_in(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[22]\,
      txsysclksel_in(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[23]\,
      txsysclksel_in(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[22]\,
      txusrclk2_in(2) => \^txoutclk\,
      txusrclk2_in(1) => \^txoutclk\,
      txusrclk2_in(0) => \^txoutclk\,
      txusrclk_in(2) => \^txoutclk\,
      txusrclk_in(1) => \^txoutclk\,
      txusrclk_in(0) => \^txoutclk\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b0_clkdet_dru_refclk
    );
vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst: entity work.design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_axi4lite
     port map (
      D(0) => clock_detector_inst_n_5,
      DRP_Rsp_Rd_Toggle_reg => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_385,
      DRP_Rsp_Rd_Toggle_reg_0 => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_386,
      DRP_Rsp_Rd_Toggle_reg_1 => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_387,
      DRP_Rsp_Rd_Toggle_reg_2 => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_388,
      DRP_Rsp_Rd_Toggle_reg_3 => DRP_Rsp_Rd_Toggle_0,
      DRP_Rsp_Rd_Toggle_reg_4 => DRP_Rsp_Rd_Toggle_1,
      DRP_Rsp_Rd_Toggle_reg_5 => DRP_Rsp_Rd_Toggle_2,
      E(0) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_0,
      Q(120) => \cfg_phy_mem_map_status_reg_n_0_[336]\,
      Q(119) => \cfg_phy_mem_map_status_reg_n_0_[335]\,
      Q(118) => \cfg_phy_mem_map_status_reg_n_0_[334]\,
      Q(117) => \cfg_phy_mem_map_status_reg_n_0_[333]\,
      Q(116) => \cfg_phy_mem_map_status_reg_n_0_[236]\,
      Q(115) => \cfg_phy_mem_map_status_reg_n_0_[235]\,
      Q(114) => \cfg_phy_mem_map_status_reg_n_0_[234]\,
      Q(113) => \cfg_phy_mem_map_status_reg_n_0_[233]\,
      Q(112) => \cfg_phy_mem_map_status_reg_n_0_[168]\,
      Q(111) => \cfg_phy_mem_map_status_reg_n_0_[163]\,
      Q(110) => \cfg_phy_mem_map_status_reg_n_0_[162]\,
      Q(109) => \cfg_phy_mem_map_status_reg_n_0_[161]\,
      Q(108) => \cfg_phy_mem_map_status_reg_n_0_[158]\,
      Q(107) => \cfg_phy_mem_map_status_reg_n_0_[157]\,
      Q(106) => \cfg_phy_mem_map_status_reg_n_0_[155]\,
      Q(105) => \cfg_phy_mem_map_status_reg_n_0_[154]\,
      Q(104) => \cfg_phy_mem_map_status_reg_n_0_[153]\,
      Q(103) => \cfg_phy_mem_map_status_reg_n_0_[148]\,
      Q(102) => \cfg_phy_mem_map_status_reg_n_0_[147]\,
      Q(101) => \cfg_phy_mem_map_status_reg_n_0_[146]\,
      Q(100) => \cfg_phy_mem_map_status_reg_n_0_[144]\,
      Q(99) => \cfg_phy_mem_map_status_reg_n_0_[143]\,
      Q(98) => \cfg_phy_mem_map_status_reg_n_0_[142]\,
      Q(97) => \cfg_phy_mem_map_status_reg_n_0_[140]\,
      Q(96) => \cfg_phy_mem_map_status_reg_n_0_[139]\,
      Q(95) => \cfg_phy_mem_map_status_reg_n_0_[138]\,
      Q(94) => \cfg_phy_mem_map_status_reg_n_0_[131]\,
      Q(93) => \cfg_phy_mem_map_status_reg_n_0_[130]\,
      Q(92) => \cfg_phy_mem_map_status_reg_n_0_[127]\,
      Q(91) => \cfg_phy_mem_map_status_reg_n_0_[126]\,
      Q(90) => \cfg_phy_mem_map_status_reg_n_0_[125]\,
      Q(89) => \cfg_phy_mem_map_status_reg_n_0_[122]\,
      Q(88) => \cfg_phy_mem_map_status_reg_n_0_[121]\,
      Q(87) => \cfg_phy_mem_map_status_reg_n_0_[120]\,
      Q(86) => \cfg_phy_mem_map_status_reg_n_0_[117]\,
      Q(85) => \cfg_phy_mem_map_status_reg_n_0_[116]\,
      Q(84) => \cfg_phy_mem_map_status_reg_n_0_[115]\,
      Q(83) => \cfg_phy_mem_map_status_reg_n_0_[114]\,
      Q(82) => \cfg_phy_mem_map_status_reg_n_0_[113]\,
      Q(81) => \cfg_phy_mem_map_status_reg_n_0_[112]\,
      Q(80) => \cfg_phy_mem_map_status_reg_n_0_[111]\,
      Q(79) => \cfg_phy_mem_map_status_reg_n_0_[110]\,
      Q(78) => \cfg_phy_mem_map_status_reg_n_0_[109]\,
      Q(77) => \cfg_phy_mem_map_status_reg_n_0_[108]\,
      Q(76) => \cfg_phy_mem_map_status_reg_n_0_[107]\,
      Q(75) => \cfg_phy_mem_map_status_reg_n_0_[106]\,
      Q(74) => \cfg_phy_mem_map_status_reg_n_0_[105]\,
      Q(73) => \cfg_phy_mem_map_status_reg_n_0_[104]\,
      Q(72) => \cfg_phy_mem_map_status_reg_n_0_[103]\,
      Q(71) => \cfg_phy_mem_map_status_reg_n_0_[102]\,
      Q(70) => \cfg_phy_mem_map_status_reg_n_0_[101]\,
      Q(69) => \cfg_phy_mem_map_status_reg_n_0_[100]\,
      Q(68) => \cfg_phy_mem_map_status_reg_n_0_[99]\,
      Q(67) => \cfg_phy_mem_map_status_reg_n_0_[80]\,
      Q(66) => \cfg_phy_mem_map_status_reg_n_0_[79]\,
      Q(65) => \cfg_phy_mem_map_status_reg_n_0_[78]\,
      Q(64) => \cfg_phy_mem_map_status_reg_n_0_[77]\,
      Q(63) => \cfg_phy_mem_map_status_reg_n_0_[76]\,
      Q(62) => \cfg_phy_mem_map_status_reg_n_0_[75]\,
      Q(61) => \cfg_phy_mem_map_status_reg_n_0_[74]\,
      Q(60) => \cfg_phy_mem_map_status_reg_n_0_[73]\,
      Q(59) => \cfg_phy_mem_map_status_reg_n_0_[72]\,
      Q(58) => \cfg_phy_mem_map_status_reg_n_0_[71]\,
      Q(57) => \cfg_phy_mem_map_status_reg_n_0_[70]\,
      Q(56) => \cfg_phy_mem_map_status_reg_n_0_[69]\,
      Q(55) => \cfg_phy_mem_map_status_reg_n_0_[68]\,
      Q(54) => \cfg_phy_mem_map_status_reg_n_0_[67]\,
      Q(53) => \cfg_phy_mem_map_status_reg_n_0_[66]\,
      Q(52) => \cfg_phy_mem_map_status_reg_n_0_[65]\,
      Q(51) => \cfg_phy_mem_map_status_reg_n_0_[64]\,
      Q(50) => \cfg_phy_mem_map_status_reg_n_0_[63]\,
      Q(49) => \cfg_phy_mem_map_status_reg_n_0_[62]\,
      Q(48) => \cfg_phy_mem_map_status_reg_n_0_[61]\,
      Q(47) => \cfg_phy_mem_map_status_reg_n_0_[60]\,
      Q(46) => \cfg_phy_mem_map_status_reg_n_0_[59]\,
      Q(45) => \cfg_phy_mem_map_status_reg_n_0_[58]\,
      Q(44) => \cfg_phy_mem_map_status_reg_n_0_[57]\,
      Q(43) => \cfg_phy_mem_map_status_reg_n_0_[56]\,
      Q(42) => \cfg_phy_mem_map_status_reg_n_0_[55]\,
      Q(41) => \cfg_phy_mem_map_status_reg_n_0_[54]\,
      Q(40) => \cfg_phy_mem_map_status_reg_n_0_[53]\,
      Q(39) => \cfg_phy_mem_map_status_reg_n_0_[52]\,
      Q(38) => \cfg_phy_mem_map_status_reg_n_0_[51]\,
      Q(37) => \cfg_phy_mem_map_status_reg_n_0_[50]\,
      Q(36) => \cfg_phy_mem_map_status_reg_n_0_[49]\,
      Q(35) => \cfg_phy_mem_map_status_reg_n_0_[48]\,
      Q(34) => \cfg_phy_mem_map_status_reg_n_0_[47]\,
      Q(33) => \cfg_phy_mem_map_status_reg_n_0_[46]\,
      Q(32) => \cfg_phy_mem_map_status_reg_n_0_[45]\,
      Q(31) => \cfg_phy_mem_map_status_reg_n_0_[44]\,
      Q(30) => \cfg_phy_mem_map_status_reg_n_0_[43]\,
      Q(29) => \cfg_phy_mem_map_status_reg_n_0_[42]\,
      Q(28) => \cfg_phy_mem_map_status_reg_n_0_[41]\,
      Q(27) => \cfg_phy_mem_map_status_reg_n_0_[40]\,
      Q(26) => \cfg_phy_mem_map_status_reg_n_0_[39]\,
      Q(25) => \cfg_phy_mem_map_status_reg_n_0_[38]\,
      Q(24) => \cfg_phy_mem_map_status_reg_n_0_[37]\,
      Q(23) => \cfg_phy_mem_map_status_reg_n_0_[36]\,
      Q(22) => \cfg_phy_mem_map_status_reg_n_0_[35]\,
      Q(21) => \cfg_phy_mem_map_status_reg_n_0_[34]\,
      Q(20) => \cfg_phy_mem_map_status_reg_n_0_[33]\,
      Q(19) => \cfg_phy_mem_map_status_reg_n_0_[32]\,
      Q(18) => \cfg_phy_mem_map_status_reg_n_0_[31]\,
      Q(17) => \cfg_phy_mem_map_status_reg_n_0_[30]\,
      Q(16) => \cfg_phy_mem_map_status_reg_n_0_[29]\,
      Q(15) => \cfg_phy_mem_map_status_reg_n_0_[28]\,
      Q(14) => \cfg_phy_mem_map_status_reg_n_0_[27]\,
      Q(13) => \cfg_phy_mem_map_status_reg_n_0_[22]\,
      Q(12) => \cfg_phy_mem_map_status_reg_n_0_[21]\,
      Q(11) => \cfg_phy_mem_map_status_reg_n_0_[19]\,
      Q(10) => \cfg_phy_mem_map_status_reg_n_0_[18]\,
      Q(9) => \cfg_phy_mem_map_status_reg_n_0_[16]\,
      Q(8) => \cfg_phy_mem_map_status_reg_n_0_[15]\,
      Q(7) => \cfg_phy_mem_map_status_reg_n_0_[10]\,
      Q(6) => \cfg_phy_mem_map_status_reg_n_0_[9]\,
      Q(5) => \cfg_phy_mem_map_status_reg_n_0_[7]\,
      Q(4) => \cfg_phy_mem_map_status_reg_n_0_[6]\,
      Q(3) => \cfg_phy_mem_map_status_reg_n_0_[4]\,
      Q(2) => \cfg_phy_mem_map_status_reg_n_0_[3]\,
      Q(1) => \cfg_phy_mem_map_status_reg_n_0_[2]\,
      Q(0) => \cfg_phy_mem_map_status_reg_n_0_[1]\,
      S(3) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_315,
      S(2) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_316,
      S(1) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_317,
      S(0) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_318,
      SR(0) => clk_tx_tmr,
      S_AXI_ARREADY => vid_phy_axi4lite_arready,
      S_AXI_AWREADY => vid_phy_axi4lite_awready,
      S_AXI_WREADY => vid_phy_axi4lite_wready,
      b0_clkdet_ctrl_run => b0_clkdet_ctrl_run,
      b0_clkdet_ctrl_rx_freq_rst => b0_clkdet_ctrl_rx_freq_rst,
      b0_clkdet_ctrl_tx_freq_rst => b0_clkdet_ctrl_tx_freq_rst,
      b0_clkdet_rx_tmr_evt_clr => b0_clkdet_rx_tmr_evt_clr,
      b0_clkdet_tx_tmr_evt_clr => b0_clkdet_tx_tmr_evt_clr,
      cfg_phy_mem_map_control(309) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_4,
      cfg_phy_mem_map_control(308) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_5,
      cfg_phy_mem_map_control(307) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_6,
      cfg_phy_mem_map_control(306) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_7,
      cfg_phy_mem_map_control(305) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_8,
      cfg_phy_mem_map_control(304) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_9,
      cfg_phy_mem_map_control(303) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_10,
      cfg_phy_mem_map_control(302 downto 282) => b0_clkdet_freq_cntr_timeout(31 downto 11),
      cfg_phy_mem_map_control(281 downto 274) => b0_clkdet_ctrl_lock_cntr_threshold(7 downto 0),
      cfg_phy_mem_map_control(273) => b0_clkdet_ctrl_rx_tmr_clr,
      cfg_phy_mem_map_control(272) => b0_clkdet_ctrl_tx_tmr_clr,
      cfg_phy_mem_map_control(271) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_42,
      cfg_phy_mem_map_control(270) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_43,
      cfg_phy_mem_map_control(269) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_44,
      cfg_phy_mem_map_control(268) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_45,
      cfg_phy_mem_map_control(267) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_46,
      cfg_phy_mem_map_control(266) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_47,
      cfg_phy_mem_map_control(265) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_48,
      cfg_phy_mem_map_control(264) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_49,
      cfg_phy_mem_map_control(263) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_50,
      cfg_phy_mem_map_control(262) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_51,
      cfg_phy_mem_map_control(261) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_52,
      cfg_phy_mem_map_control(260) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_53,
      cfg_phy_mem_map_control(259) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_54,
      cfg_phy_mem_map_control(258) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_55,
      cfg_phy_mem_map_control(257) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_56,
      cfg_phy_mem_map_control(256) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_57,
      cfg_phy_mem_map_control(255) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_58,
      cfg_phy_mem_map_control(254) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_59,
      cfg_phy_mem_map_control(253) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_60,
      cfg_phy_mem_map_control(252) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_61,
      cfg_phy_mem_map_control(251) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_62,
      cfg_phy_mem_map_control(250) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_63,
      cfg_phy_mem_map_control(249) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_64,
      cfg_phy_mem_map_control(248) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_65,
      cfg_phy_mem_map_control(247) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_66,
      cfg_phy_mem_map_control(246) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_67,
      cfg_phy_mem_map_control(245) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_68,
      cfg_phy_mem_map_control(244) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_69,
      cfg_phy_mem_map_control(243) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_70,
      cfg_phy_mem_map_control(242) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_71,
      cfg_phy_mem_map_control(241) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_72,
      cfg_phy_mem_map_control(240) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_73,
      cfg_phy_mem_map_control(239) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_74,
      cfg_phy_mem_map_control(238) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_75,
      cfg_phy_mem_map_control(237) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_76,
      cfg_phy_mem_map_control(236) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_77,
      cfg_phy_mem_map_control(235) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_78,
      cfg_phy_mem_map_control(234) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_79,
      cfg_phy_mem_map_control(233) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_80,
      cfg_phy_mem_map_control(232) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_81,
      cfg_phy_mem_map_control(231) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_82,
      cfg_phy_mem_map_control(230) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_83,
      cfg_phy_mem_map_control(229) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_84,
      cfg_phy_mem_map_control(228) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_85,
      cfg_phy_mem_map_control(227) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_86,
      cfg_phy_mem_map_control(226) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_87,
      cfg_phy_mem_map_control(225) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_88,
      cfg_phy_mem_map_control(224) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_89,
      cfg_phy_mem_map_control(223) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_90,
      cfg_phy_mem_map_control(222) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_91,
      cfg_phy_mem_map_control(221) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_92,
      cfg_phy_mem_map_control(220) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_93,
      cfg_phy_mem_map_control(219) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_94,
      cfg_phy_mem_map_control(218) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_95,
      cfg_phy_mem_map_control(217) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_96,
      cfg_phy_mem_map_control(216) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_97,
      cfg_phy_mem_map_control(215) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_98,
      cfg_phy_mem_map_control(214) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_99,
      cfg_phy_mem_map_control(213) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_100,
      cfg_phy_mem_map_control(212) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_101,
      cfg_phy_mem_map_control(211) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_102,
      cfg_phy_mem_map_control(210) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_103,
      cfg_phy_mem_map_control(209) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_104,
      cfg_phy_mem_map_control(208) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_105,
      cfg_phy_mem_map_control(207) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_106,
      cfg_phy_mem_map_control(206) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_107,
      cfg_phy_mem_map_control(205) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_108,
      cfg_phy_mem_map_control(204) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_109,
      cfg_phy_mem_map_control(203) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_110,
      cfg_phy_mem_map_control(202) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_111,
      cfg_phy_mem_map_control(201) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_112,
      cfg_phy_mem_map_control(200) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_113,
      cfg_phy_mem_map_control(199 downto 184) => DRP_Config_common(31 downto 16),
      cfg_phy_mem_map_control(183 downto 170) => DRP_Config_common(13 downto 0),
      cfg_phy_mem_map_control(169) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_144,
      cfg_phy_mem_map_control(168) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_145,
      cfg_phy_mem_map_control(167) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_146,
      cfg_phy_mem_map_control(166) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_147,
      cfg_phy_mem_map_control(165) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_148,
      cfg_phy_mem_map_control(164) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_149,
      cfg_phy_mem_map_control(163) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_150,
      cfg_phy_mem_map_control(162) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_151,
      cfg_phy_mem_map_control(161) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_152,
      cfg_phy_mem_map_control(160) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_153,
      cfg_phy_mem_map_control(159) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_154,
      cfg_phy_mem_map_control(158) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_155,
      cfg_phy_mem_map_control(157) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_156,
      cfg_phy_mem_map_control(156) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_157,
      cfg_phy_mem_map_control(155) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_158,
      cfg_phy_mem_map_control(154) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_159,
      cfg_phy_mem_map_control(153) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_160,
      cfg_phy_mem_map_control(152) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_161,
      cfg_phy_mem_map_control(151) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_162,
      cfg_phy_mem_map_control(150) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_163,
      cfg_phy_mem_map_control(149) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_164,
      cfg_phy_mem_map_control(148) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_165,
      cfg_phy_mem_map_control(147) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_166,
      cfg_phy_mem_map_control(146) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_167,
      cfg_phy_mem_map_control(145) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_168,
      cfg_phy_mem_map_control(144) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_169,
      cfg_phy_mem_map_control(143) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_170,
      cfg_phy_mem_map_control(142) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_171,
      cfg_phy_mem_map_control(141) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_172,
      cfg_phy_mem_map_control(140) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_173,
      cfg_phy_mem_map_control(139) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_174,
      cfg_phy_mem_map_control(138) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_175,
      cfg_phy_mem_map_control(137) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_176,
      cfg_phy_mem_map_control(136) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_177,
      cfg_phy_mem_map_control(135) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_178,
      cfg_phy_mem_map_control(134) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_179,
      cfg_phy_mem_map_control(133) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_180,
      cfg_phy_mem_map_control(132) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_181,
      cfg_phy_mem_map_control(131) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_182,
      cfg_phy_mem_map_control(130) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_183,
      cfg_phy_mem_map_control(129) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_184,
      cfg_phy_mem_map_control(128) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_185,
      cfg_phy_mem_map_control(127) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_186,
      cfg_phy_mem_map_control(126) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_187,
      cfg_phy_mem_map_control(125) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_188,
      cfg_phy_mem_map_control(124) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_189,
      cfg_phy_mem_map_control(123) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_190,
      cfg_phy_mem_map_control(122) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_191,
      cfg_phy_mem_map_control(121) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_192,
      cfg_phy_mem_map_control(120) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_193,
      cfg_phy_mem_map_control(119) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_194,
      cfg_phy_mem_map_control(118) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_195,
      cfg_phy_mem_map_control(117) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_196,
      cfg_phy_mem_map_control(116) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_197,
      cfg_phy_mem_map_control(115) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_198,
      cfg_phy_mem_map_control(114) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_199,
      cfg_phy_mem_map_control(113) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_200,
      cfg_phy_mem_map_control(112) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_201,
      cfg_phy_mem_map_control(111) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_202,
      cfg_phy_mem_map_control(110) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_203,
      cfg_phy_mem_map_control(109) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_204,
      cfg_phy_mem_map_control(108) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_205,
      cfg_phy_mem_map_control(107) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_206,
      cfg_phy_mem_map_control(106) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_207,
      cfg_phy_mem_map_control(105) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_208,
      cfg_phy_mem_map_control(104) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_209,
      cfg_phy_mem_map_control(103) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_210,
      cfg_phy_mem_map_control(102) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_211,
      cfg_phy_mem_map_control(101) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_212,
      cfg_phy_mem_map_control(100) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_213,
      cfg_phy_mem_map_control(99) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_214,
      cfg_phy_mem_map_control(98) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_215,
      cfg_phy_mem_map_control(97) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_216,
      cfg_phy_mem_map_control(96) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_217,
      cfg_phy_mem_map_control(95) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_218,
      cfg_phy_mem_map_control(94) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_219,
      cfg_phy_mem_map_control(93) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_220,
      cfg_phy_mem_map_control(92) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_221,
      cfg_phy_mem_map_control(91) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_222,
      cfg_phy_mem_map_control(90) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_223,
      cfg_phy_mem_map_control(89) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_224,
      cfg_phy_mem_map_control(88) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_225,
      cfg_phy_mem_map_control(87) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_226,
      cfg_phy_mem_map_control(86) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_227,
      cfg_phy_mem_map_control(85) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_228,
      cfg_phy_mem_map_control(84) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_229,
      cfg_phy_mem_map_control(83) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_230,
      cfg_phy_mem_map_control(82) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_231,
      cfg_phy_mem_map_control(81) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_232,
      cfg_phy_mem_map_control(80) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_233,
      cfg_phy_mem_map_control(79) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_234,
      cfg_phy_mem_map_control(78) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_235,
      cfg_phy_mem_map_control(77) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_236,
      cfg_phy_mem_map_control(76) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_237,
      cfg_phy_mem_map_control(75) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_238,
      cfg_phy_mem_map_control(74) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_239,
      cfg_phy_mem_map_control(73) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_240,
      cfg_phy_mem_map_control(72) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_241,
      cfg_phy_mem_map_control(71) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_242,
      cfg_phy_mem_map_control(70) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_243,
      cfg_phy_mem_map_control(69) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_244,
      cfg_phy_mem_map_control(68) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_245,
      cfg_phy_mem_map_control(67) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_246,
      cfg_phy_mem_map_control(66) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_247,
      cfg_phy_mem_map_control(65) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_248,
      cfg_phy_mem_map_control(64) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_249,
      cfg_phy_mem_map_control(63) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_250,
      cfg_phy_mem_map_control(62) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_251,
      cfg_phy_mem_map_control(61) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_252,
      cfg_phy_mem_map_control(60) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_253,
      cfg_phy_mem_map_control(59) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_254,
      cfg_phy_mem_map_control(58) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_255,
      cfg_phy_mem_map_control(57) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_256,
      cfg_phy_mem_map_control(56) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_257,
      cfg_phy_mem_map_control(55) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_258,
      cfg_phy_mem_map_control(54) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_259,
      cfg_phy_mem_map_control(53) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_260,
      cfg_phy_mem_map_control(52) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_261,
      cfg_phy_mem_map_control(51) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_262,
      cfg_phy_mem_map_control(50) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_263,
      cfg_phy_mem_map_control(49) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_264,
      cfg_phy_mem_map_control(48) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_265,
      cfg_phy_mem_map_control(47) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_266,
      cfg_phy_mem_map_control(46) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_267,
      cfg_phy_mem_map_control(45) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_268,
      cfg_phy_mem_map_control(44) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_269,
      cfg_phy_mem_map_control(43) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_270,
      cfg_phy_mem_map_control(42) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_271,
      cfg_phy_mem_map_control(41) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_272,
      cfg_phy_mem_map_control(40) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_273,
      cfg_phy_mem_map_control(39) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_274,
      cfg_phy_mem_map_control(38) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_275,
      cfg_phy_mem_map_control(37) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_276,
      cfg_phy_mem_map_control(36) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_277,
      cfg_phy_mem_map_control(35) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_278,
      cfg_phy_mem_map_control(34) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_279,
      cfg_phy_mem_map_control(33) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_280,
      cfg_phy_mem_map_control(32) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_281,
      cfg_phy_mem_map_control(31) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_282,
      cfg_phy_mem_map_control(30) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_283,
      cfg_phy_mem_map_control(29) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_284,
      cfg_phy_mem_map_control(28) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_285,
      cfg_phy_mem_map_control(27) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_286,
      cfg_phy_mem_map_control(26) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_287,
      cfg_phy_mem_map_control(25) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_288,
      cfg_phy_mem_map_control(24) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_289,
      cfg_phy_mem_map_control(23) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_290,
      cfg_phy_mem_map_control(22) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_291,
      cfg_phy_mem_map_control(21) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_292,
      cfg_phy_mem_map_control(20) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_293,
      cfg_phy_mem_map_control(19) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_294,
      cfg_phy_mem_map_control(18) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_295,
      cfg_phy_mem_map_control(17) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_296,
      cfg_phy_mem_map_control(16) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_297,
      cfg_phy_mem_map_control(15) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_298,
      cfg_phy_mem_map_control(14) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_299,
      cfg_phy_mem_map_control(13) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_300,
      cfg_phy_mem_map_control(12) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_301,
      cfg_phy_mem_map_control(11) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_302,
      cfg_phy_mem_map_control(10) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_303,
      cfg_phy_mem_map_control(9) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_304,
      cfg_phy_mem_map_control(8) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_305,
      cfg_phy_mem_map_control(7) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_306,
      cfg_phy_mem_map_control(6) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_307,
      cfg_phy_mem_map_control(5) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_308,
      cfg_phy_mem_map_control(4) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_309,
      cfg_phy_mem_map_control(3) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_310,
      cfg_phy_mem_map_control(2) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_311,
      cfg_phy_mem_map_control(1) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_312,
      cfg_phy_mem_map_control(0) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_313,
      \cfg_phy_mem_map_control_b0_reg[532]\(0) => data35(1),
      \cfg_phy_mem_map_control_b0_reg[604]\(1) => p_0_in,
      \cfg_phy_mem_map_control_b0_reg[604]\(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[603]\,
      cfg_phy_mem_map_status => cfg_phy_mem_map_status,
      \cfg_phy_mem_map_status_reg[248]\ => \cfg_phy_mem_map_status_reg_n_0_[248]\,
      \cfg_phy_mem_map_status_reg[249]\ => \cfg_phy_mem_map_status_reg_n_0_[249]\,
      \cfg_phy_mem_map_status_reg[250]\ => \cfg_phy_mem_map_status_reg_n_0_[250]\,
      \cfg_phy_mem_map_status_reg[251]\ => \cfg_phy_mem_map_status_reg_n_0_[251]\,
      \cfg_phy_mem_map_status_reg[252]\ => \cfg_phy_mem_map_status_reg_n_0_[252]\,
      \cfg_phy_mem_map_status_reg[253]\ => \cfg_phy_mem_map_status_reg_n_0_[253]\,
      \cfg_phy_mem_map_status_reg[254]\ => \cfg_phy_mem_map_status_reg_n_0_[254]\,
      \cfg_phy_mem_map_status_reg[255]\ => \cfg_phy_mem_map_status_reg_n_0_[255]\,
      \cfg_phy_mem_map_status_reg[256]\ => \cfg_phy_mem_map_status_reg_n_0_[256]\,
      \cfg_phy_mem_map_status_reg[257]\ => \cfg_phy_mem_map_status_reg_n_0_[257]\,
      \cfg_phy_mem_map_status_reg[258]\ => \cfg_phy_mem_map_status_reg_n_0_[258]\,
      \cfg_phy_mem_map_status_reg[259]\ => \cfg_phy_mem_map_status_reg_n_0_[259]\,
      \cfg_phy_mem_map_status_reg[260]\ => \cfg_phy_mem_map_status_reg_n_0_[260]\,
      \cfg_phy_mem_map_status_reg[261]\ => \cfg_phy_mem_map_status_reg_n_0_[261]\,
      \cfg_phy_mem_map_status_reg[262]\ => \cfg_phy_mem_map_status_reg_n_0_[262]\,
      \cfg_phy_mem_map_status_reg[263]\ => \cfg_phy_mem_map_status_reg_n_0_[263]\,
      \cfg_phy_mem_map_status_reg[264]\ => \cfg_phy_mem_map_status_reg_n_0_[264]\,
      \cfg_phy_mem_map_status_reg[265]\ => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391,
      \cfg_phy_mem_map_status_reg[265]_0\ => \cfg_phy_mem_map_status_reg_n_0_[265]\,
      \cfg_phy_mem_map_status_reg[280]\ => \cfg_phy_mem_map_status_reg_n_0_[280]\,
      \cfg_phy_mem_map_status_reg[281]\ => \cfg_phy_mem_map_status_reg_n_0_[281]\,
      \cfg_phy_mem_map_status_reg[282]\ => \cfg_phy_mem_map_status_reg_n_0_[282]\,
      \cfg_phy_mem_map_status_reg[283]\ => \cfg_phy_mem_map_status_reg_n_0_[283]\,
      \cfg_phy_mem_map_status_reg[284]\ => \cfg_phy_mem_map_status_reg_n_0_[284]\,
      \cfg_phy_mem_map_status_reg[285]\ => \cfg_phy_mem_map_status_reg_n_0_[285]\,
      \cfg_phy_mem_map_status_reg[286]\ => \cfg_phy_mem_map_status_reg_n_0_[286]\,
      \cfg_phy_mem_map_status_reg[287]\ => \cfg_phy_mem_map_status_reg_n_0_[287]\,
      \cfg_phy_mem_map_status_reg[288]\ => \cfg_phy_mem_map_status_reg_n_0_[288]\,
      \cfg_phy_mem_map_status_reg[289]\ => \cfg_phy_mem_map_status_reg_n_0_[289]\,
      \cfg_phy_mem_map_status_reg[290]\ => \cfg_phy_mem_map_status_reg_n_0_[290]\,
      \cfg_phy_mem_map_status_reg[291]\ => \cfg_phy_mem_map_status_reg_n_0_[291]\,
      \cfg_phy_mem_map_status_reg[292]\ => \cfg_phy_mem_map_status_reg_n_0_[292]\,
      \cfg_phy_mem_map_status_reg[293]\ => \cfg_phy_mem_map_status_reg_n_0_[293]\,
      \cfg_phy_mem_map_status_reg[294]\ => \cfg_phy_mem_map_status_reg_n_0_[294]\,
      \cfg_phy_mem_map_status_reg[295]\ => \cfg_phy_mem_map_status_reg_n_0_[295]\,
      \cfg_phy_mem_map_status_reg[296]\ => \cfg_phy_mem_map_status_reg_n_0_[296]\,
      \cfg_phy_mem_map_status_reg[297]\ => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392,
      \cfg_phy_mem_map_status_reg[297]_0\ => \cfg_phy_mem_map_status_reg_n_0_[297]\,
      \cfg_phy_mem_map_status_reg[312]\ => \cfg_phy_mem_map_status_reg_n_0_[312]\,
      \cfg_phy_mem_map_status_reg[313]\ => \cfg_phy_mem_map_status_reg_n_0_[313]\,
      \cfg_phy_mem_map_status_reg[314]\ => \cfg_phy_mem_map_status_reg_n_0_[314]\,
      \cfg_phy_mem_map_status_reg[315]\ => \cfg_phy_mem_map_status_reg_n_0_[315]\,
      \cfg_phy_mem_map_status_reg[316]\ => \cfg_phy_mem_map_status_reg_n_0_[316]\,
      \cfg_phy_mem_map_status_reg[317]\ => \cfg_phy_mem_map_status_reg_n_0_[317]\,
      \cfg_phy_mem_map_status_reg[318]\ => \cfg_phy_mem_map_status_reg_n_0_[318]\,
      \cfg_phy_mem_map_status_reg[319]\ => \cfg_phy_mem_map_status_reg_n_0_[319]\,
      \cfg_phy_mem_map_status_reg[320]\ => \cfg_phy_mem_map_status_reg_n_0_[320]\,
      \cfg_phy_mem_map_status_reg[321]\ => \cfg_phy_mem_map_status_reg_n_0_[321]\,
      \cfg_phy_mem_map_status_reg[322]\ => \cfg_phy_mem_map_status_reg_n_0_[322]\,
      \cfg_phy_mem_map_status_reg[323]\ => \cfg_phy_mem_map_status_reg_n_0_[323]\,
      \cfg_phy_mem_map_status_reg[324]\ => \cfg_phy_mem_map_status_reg_n_0_[324]\,
      \cfg_phy_mem_map_status_reg[325]\ => \cfg_phy_mem_map_status_reg_n_0_[325]\,
      \cfg_phy_mem_map_status_reg[326]\ => \cfg_phy_mem_map_status_reg_n_0_[326]\,
      \cfg_phy_mem_map_status_reg[327]\ => \cfg_phy_mem_map_status_reg_n_0_[327]\,
      \cfg_phy_mem_map_status_reg[328]\ => \cfg_phy_mem_map_status_reg_n_0_[328]\,
      \cfg_phy_mem_map_status_reg[329]\ => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393,
      \cfg_phy_mem_map_status_reg[329]_0\ => \cfg_phy_mem_map_status_reg_n_0_[329]\,
      \clk_cnt_reg[0]\ => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_319,
      clk_dru_freq_lock_reg => clock_detector_inst_n_119,
      \clk_rx_flt_b_reg[35]\ => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_389,
      \clk_rx_flt_lock_cnt_reg[7]\(7 downto 0) => \clk_rx_flt_lock_cnt_reg__0\(7 downto 0),
      clk_rx_freq_lock => clk_rx_freq_lock,
      clk_rx_tmr0(30 downto 0) => clk_rx_tmr0(31 downto 1),
      clk_rx_tmr_end => clk_rx_tmr_end,
      \clk_rx_tmr_reg[0]\(0) => clock_detector_inst_n_30,
      \clk_rx_tmr_reg[31]\(0) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_2,
      \clk_rx_tmr_reg[31]_0\(0) => clk_rx_tmr,
      \clk_rx_tmr_reg[31]_1\(31) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_352,
      \clk_rx_tmr_reg[31]_1\(30) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_353,
      \clk_rx_tmr_reg[31]_1\(29) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_354,
      \clk_rx_tmr_reg[31]_1\(28) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_355,
      \clk_rx_tmr_reg[31]_1\(27) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_356,
      \clk_rx_tmr_reg[31]_1\(26) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_357,
      \clk_rx_tmr_reg[31]_1\(25) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_358,
      \clk_rx_tmr_reg[31]_1\(24) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_359,
      \clk_rx_tmr_reg[31]_1\(23) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_360,
      \clk_rx_tmr_reg[31]_1\(22) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_361,
      \clk_rx_tmr_reg[31]_1\(21) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_362,
      \clk_rx_tmr_reg[31]_1\(20) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_363,
      \clk_rx_tmr_reg[31]_1\(19) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_364,
      \clk_rx_tmr_reg[31]_1\(18) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_365,
      \clk_rx_tmr_reg[31]_1\(17) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_366,
      \clk_rx_tmr_reg[31]_1\(16) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_367,
      \clk_rx_tmr_reg[31]_1\(15) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_368,
      \clk_rx_tmr_reg[31]_1\(14) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_369,
      \clk_rx_tmr_reg[31]_1\(13) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_370,
      \clk_rx_tmr_reg[31]_1\(12) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_371,
      \clk_rx_tmr_reg[31]_1\(11) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_372,
      \clk_rx_tmr_reg[31]_1\(10) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_373,
      \clk_rx_tmr_reg[31]_1\(9) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_374,
      \clk_rx_tmr_reg[31]_1\(8) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_375,
      \clk_rx_tmr_reg[31]_1\(7) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_376,
      \clk_rx_tmr_reg[31]_1\(6) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_377,
      \clk_rx_tmr_reg[31]_1\(5) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_378,
      \clk_rx_tmr_reg[31]_1\(4) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_379,
      \clk_rx_tmr_reg[31]_1\(3) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_380,
      \clk_rx_tmr_reg[31]_1\(2) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_381,
      \clk_rx_tmr_reg[31]_1\(1) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_382,
      \clk_rx_tmr_reg[31]_1\(0) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_383,
      clk_tx_freq_lock_reg => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_390,
      clk_tx_tmr0(30 downto 0) => clk_tx_tmr0(31 downto 1),
      clk_tx_tmr_end => clk_tx_tmr_end,
      \clk_tx_tmr_reg[0]\(0) => clock_detector_inst_n_29,
      \clk_tx_tmr_reg[31]\(31) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_320,
      \clk_tx_tmr_reg[31]\(30) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_321,
      \clk_tx_tmr_reg[31]\(29) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_322,
      \clk_tx_tmr_reg[31]\(28) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_323,
      \clk_tx_tmr_reg[31]\(27) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_324,
      \clk_tx_tmr_reg[31]\(26) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_325,
      \clk_tx_tmr_reg[31]\(25) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_326,
      \clk_tx_tmr_reg[31]\(24) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_327,
      \clk_tx_tmr_reg[31]\(23) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_328,
      \clk_tx_tmr_reg[31]\(22) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_329,
      \clk_tx_tmr_reg[31]\(21) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_330,
      \clk_tx_tmr_reg[31]\(20) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_331,
      \clk_tx_tmr_reg[31]\(19) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_332,
      \clk_tx_tmr_reg[31]\(18) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_333,
      \clk_tx_tmr_reg[31]\(17) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_334,
      \clk_tx_tmr_reg[31]\(16) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_335,
      \clk_tx_tmr_reg[31]\(15) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_336,
      \clk_tx_tmr_reg[31]\(14) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_337,
      \clk_tx_tmr_reg[31]\(13) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_338,
      \clk_tx_tmr_reg[31]\(12) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_339,
      \clk_tx_tmr_reg[31]\(11) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_340,
      \clk_tx_tmr_reg[31]\(10) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_341,
      \clk_tx_tmr_reg[31]\(9) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_342,
      \clk_tx_tmr_reg[31]\(8) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_343,
      \clk_tx_tmr_reg[31]\(7) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_344,
      \clk_tx_tmr_reg[31]\(6) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_345,
      \clk_tx_tmr_reg[31]\(5) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_346,
      \clk_tx_tmr_reg[31]\(4) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_347,
      \clk_tx_tmr_reg[31]\(3) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_348,
      \clk_tx_tmr_reg[31]\(2) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_349,
      \clk_tx_tmr_reg[31]\(1) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_350,
      \clk_tx_tmr_reg[31]\(0) => vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_351,
      drp_txn_available(3) => drp_txn_available(4),
      drp_txn_available(2 downto 0) => drp_txn_available(2 downto 0),
      irq => irq,
      p_0_in => p_0_in_3,
      r_clkdet_status_rx_freq_event_updated_sticky_reg(1) => p_0_in15_in,
      r_clkdet_status_rx_freq_event_updated_sticky_reg(0) => p_0_in14_in,
      src_in => DRP_Rsp_Rd_Toggle,
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk,
      vid_phy_axi4lite_araddr(7 downto 0) => vid_phy_axi4lite_araddr(9 downto 2),
      vid_phy_axi4lite_aresetn => vid_phy_axi4lite_aresetn,
      vid_phy_axi4lite_arvalid => vid_phy_axi4lite_arvalid,
      vid_phy_axi4lite_awaddr(7 downto 0) => vid_phy_axi4lite_awaddr(9 downto 2),
      vid_phy_axi4lite_awvalid => vid_phy_axi4lite_awvalid,
      vid_phy_axi4lite_bready => vid_phy_axi4lite_bready,
      vid_phy_axi4lite_bvalid => vid_phy_axi4lite_bvalid,
      vid_phy_axi4lite_rdata(31 downto 0) => vid_phy_axi4lite_rdata(31 downto 0),
      vid_phy_axi4lite_rready => vid_phy_axi4lite_rready,
      vid_phy_axi4lite_rvalid => vid_phy_axi4lite_rvalid,
      vid_phy_axi4lite_wdata(31 downto 0) => vid_phy_axi4lite_wdata(31 downto 0),
      vid_phy_axi4lite_wvalid => vid_phy_axi4lite_wvalid,
      wr_en_2_isr => wr_en_2_isr
    );
xpm_array_single_cplllock_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__781\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_cplllock_b00_inst_n_0,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => b0_CPLL_LOCK_DLY_reg_n_0
    );
xpm_array_single_cplllock_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__791\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_cplllock_b01_inst_n_0,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => b0_CPLL_LOCK_DLY_reg_n_0
    );
xpm_array_single_cplllock_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__801\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_cplllock_b02_inst_n_0,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => b0_CPLL_LOCK_DLY_reg_n_0
    );
xpm_array_single_qpll0lock_b0_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__802\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_qpll0lock_b0_inst_n_0,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => qpll0lock_out_dly
    );
xpm_array_single_qpll0lock_b0_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cfg_phy_mem_map_control_b0_reg_n_0_[28]\,
      I1 => b0_QPLL_LOCK_DLY_reg_n_0,
      O => qpll0lock_out_dly
    );
xpm_array_single_qpll1lock_b0_inst: entity work.design_1_vid_phy_controller_0_0_xpm_cdc_single
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_qpll1lock_b0_inst_n_0,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => qpll1lock_out_dly
    );
xpm_array_single_qpll1lock_b0_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b0_QPLL_LOCK_DLY_reg_n_0,
      I1 => \cfg_phy_mem_map_control_b0_reg_n_0_[28]\,
      O => qpll1lock_out_dly
    );
xpm_array_single_reset_rx_done_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__777\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_reset_rx_done_b00_inst_n_0,
      src_clk => '0',
      src_in => gtwiz_reset_rx_done_out
    );
xpm_array_single_reset_rx_done_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__787\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_reset_rx_done_b01_inst_n_0,
      src_clk => '0',
      src_in => gtwiz_reset_rx_done_out
    );
xpm_array_single_reset_rx_done_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__797\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_reset_rx_done_b02_inst_n_0,
      src_clk => '0',
      src_in => gtwiz_reset_rx_done_out
    );
xpm_array_single_reset_tx_done_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__778\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_reset_tx_done_b00_inst_n_0,
      src_clk => \^txoutclk\,
      src_in => gtwiz_reset_tx_done_out
    );
xpm_array_single_reset_tx_done_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__788\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_reset_tx_done_b01_inst_n_0,
      src_clk => \^txoutclk\,
      src_in => gtwiz_reset_tx_done_out
    );
xpm_array_single_reset_tx_done_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__798\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_reset_tx_done_b02_inst_n_0,
      src_clk => \^txoutclk\,
      src_in => gtwiz_reset_tx_done_out
    );
xpm_array_single_rxbufstatus_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(2) => xpm_array_single_rxbufstatus_b00_inst_n_0,
      dest_out(1) => xpm_array_single_rxbufstatus_b00_inst_n_1,
      dest_out(0) => xpm_array_single_rxbufstatus_b00_inst_n_2,
      src_clk => '0',
      src_in(2 downto 0) => rxbufstatus_out(2 downto 0)
    );
xpm_array_single_rxbufstatus_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(2) => xpm_array_single_rxbufstatus_b01_inst_n_0,
      dest_out(1) => xpm_array_single_rxbufstatus_b01_inst_n_1,
      dest_out(0) => xpm_array_single_rxbufstatus_b01_inst_n_2,
      src_clk => '0',
      src_in(2 downto 0) => rxbufstatus_out(5 downto 3)
    );
xpm_array_single_rxbufstatus_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(2) => xpm_array_single_rxbufstatus_b02_inst_n_0,
      dest_out(1) => xpm_array_single_rxbufstatus_b02_inst_n_1,
      dest_out(0) => xpm_array_single_rxbufstatus_b02_inst_n_2,
      src_clk => '0',
      src_in(2 downto 0) => rxbufstatus_out(8 downto 6)
    );
xpm_array_single_rxpmaresetdone_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__776\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_rxpmaresetdone_b00_inst_n_0,
      src_clk => '0',
      src_in => rxpmaresetdone_out(0)
    );
xpm_array_single_rxpmaresetdone_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__786\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_rxpmaresetdone_b01_inst_n_0,
      src_clk => '0',
      src_in => rxpmaresetdone_out(1)
    );
xpm_array_single_rxpmaresetdone_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__796\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_rxpmaresetdone_b02_inst_n_0,
      src_clk => '0',
      src_in => rxpmaresetdone_out(2)
    );
xpm_array_single_rxprbssel_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4\
     port map (
      dest_clk => '0',
      dest_out(3 downto 0) => rxprbssel_in(3 downto 0),
      src_clk => vid_phy_axi4lite_aclk,
      src_in(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[942]\,
      src_in(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[358]\,
      src_in(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[357]\,
      src_in(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[356]\
    );
xpm_array_single_rxprbssel_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8\
     port map (
      dest_clk => '0',
      dest_out(3 downto 0) => rxprbssel_in(7 downto 4),
      src_clk => vid_phy_axi4lite_aclk,
      src_in(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[943]\,
      src_in(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[365]\,
      src_in(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[364]\,
      src_in(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[363]\
    );
xpm_array_single_rxprbssel_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12\
     port map (
      dest_clk => '0',
      dest_out(3 downto 0) => rxprbssel_in(11 downto 8),
      src_clk => vid_phy_axi4lite_aclk,
      src_in(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[944]\,
      src_in(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[372]\,
      src_in(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[371]\,
      src_in(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[370]\
    );
xpm_array_single_txbufstatus_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(1) => xpm_array_single_txbufstatus_b00_inst_n_0,
      dest_out(0) => xpm_array_single_txbufstatus_b00_inst_n_1,
      src_clk => \^txoutclk\,
      src_in(1 downto 0) => txbufstatus_out(1 downto 0)
    );
xpm_array_single_txbufstatus_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(1) => xpm_array_single_txbufstatus_b01_inst_n_0,
      dest_out(0) => xpm_array_single_txbufstatus_b01_inst_n_1,
      src_clk => \^txoutclk\,
      src_in(1 downto 0) => txbufstatus_out(3 downto 2)
    );
xpm_array_single_txbufstatus_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out(1) => xpm_array_single_txbufstatus_b02_inst_n_0,
      dest_out(0) => xpm_array_single_txbufstatus_b02_inst_n_1,
      src_clk => \^txoutclk\,
      src_in(1 downto 0) => txbufstatus_out(5 downto 4)
    );
xpm_array_single_txelecidle_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__775\
     port map (
      dest_clk => \^txoutclk\,
      dest_out => txelecidle_in(0),
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \cfg_phy_mem_map_control_b0_reg_n_0_[293]\
    );
xpm_array_single_txelecidle_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__785\
     port map (
      dest_clk => \^txoutclk\,
      dest_out => txelecidle_in(1),
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \cfg_phy_mem_map_control_b0_reg_n_0_[309]\
    );
xpm_array_single_txelecidle_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__795\
     port map (
      dest_clk => \^txoutclk\,
      dest_out => txelecidle_in(2),
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \cfg_phy_mem_map_control_b0_reg_n_0_[325]\
    );
xpm_array_single_txphaligndone_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__780\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_txphaligndone_b00_inst_n_0,
      src_clk => \^txoutclk\,
      src_in => gtwiz_buffbypass_tx_done_out
    );
xpm_array_single_txphaligndone_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__790\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_txphaligndone_b01_inst_n_0,
      src_clk => \^txoutclk\,
      src_in => gtwiz_buffbypass_tx_done_out
    );
xpm_array_single_txphaligndone_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__800\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_txphaligndone_b02_inst_n_0,
      src_clk => \^txoutclk\,
      src_in => gtwiz_buffbypass_tx_done_out
    );
xpm_array_single_txpmaresetdone_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__779\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_txpmaresetdone_b00_inst_n_0,
      src_clk => \^txoutclk\,
      src_in => txpmaresetdone_out(0)
    );
xpm_array_single_txpmaresetdone_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__789\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_txpmaresetdone_b01_inst_n_0,
      src_clk => \^txoutclk\,
      src_in => txpmaresetdone_out(1)
    );
xpm_array_single_txpmaresetdone_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__799\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_array_single_txpmaresetdone_b02_inst_n_0,
      src_clk => \^txoutclk\,
      src_in => txpmaresetdone_out(2)
    );
xpm_array_single_txprbsforceerr_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__774\
     port map (
      dest_clk => \^txoutclk\,
      dest_out => txprbsforceerr_in(0),
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \cfg_phy_mem_map_control_b0_reg_n_0_[238]\
    );
xpm_array_single_txprbsforceerr_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__784\
     port map (
      dest_clk => \^txoutclk\,
      dest_out => txprbsforceerr_in(1),
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \cfg_phy_mem_map_control_b0_reg_n_0_[244]\
    );
xpm_array_single_txprbsforceerr_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__794\
     port map (
      dest_clk => \^txoutclk\,
      dest_out => txprbsforceerr_in(2),
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \cfg_phy_mem_map_control_b0_reg_n_0_[250]\
    );
xpm_array_single_txprbssel_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5\
     port map (
      dest_clk => \^txoutclk\,
      dest_out(3 downto 0) => txprbssel_in(3 downto 0),
      src_clk => vid_phy_axi4lite_aclk,
      src_in(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[946]\,
      src_in(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[237]\,
      src_in(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[236]\,
      src_in(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[235]\
    );
xpm_array_single_txprbssel_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9\
     port map (
      dest_clk => \^txoutclk\,
      dest_out(3 downto 0) => txprbssel_in(7 downto 4),
      src_clk => vid_phy_axi4lite_aclk,
      src_in(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[947]\,
      src_in(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[243]\,
      src_in(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[242]\,
      src_in(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[241]\
    );
xpm_array_single_txprbssel_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13\
     port map (
      dest_clk => \^txoutclk\,
      dest_out(3 downto 0) => txprbssel_in(11 downto 8),
      src_clk => vid_phy_axi4lite_aclk,
      src_in(3) => \cfg_phy_mem_map_control_b0_reg_n_0_[948]\,
      src_in(2) => \cfg_phy_mem_map_control_b0_reg_n_0_[249]\,
      src_in(1) => \cfg_phy_mem_map_control_b0_reg_n_0_[248]\,
      src_in(0) => \cfg_phy_mem_map_control_b0_reg_n_0_[247]\
    );
xpm_single_buffbypass_tx_done_b0_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__768\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => gtwiz_buffbypass_tx_done_out_sync,
      src_clk => \^txoutclk\,
      src_in => gtwiz_buffbypass_tx_done_out
    );
xpm_single_buffbypass_tx_error_b0_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__771\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => gtwiz_buffbypass_tx_error_out_sync,
      src_clk => \^txoutclk\,
      src_in => gtwiz_buffbypass_tx_error_out
    );
xpm_single_buffbypass_tx_reset_b0_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__769\
     port map (
      dest_clk => \^txoutclk\,
      dest_out => gtwiz_buffbypass_tx_reset_in,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \cfg_phy_mem_map_control_b0_reg_n_0_[257]\
    );
xpm_single_buffbypass_tx_start_b0_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__770\
     port map (
      dest_clk => \^txoutclk\,
      dest_out => gtwiz_buffbypass_tx_start_user_in,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \cfg_phy_mem_map_control_b0_reg_n_0_[259]\
    );
xpm_single_drp_rdy_b0_common_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__764\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => DRP_Status_common_16_sync,
      src_clk => drpclk,
      src_in => DRP_Status_common(16)
    );
xpm_single_drp_rdy_b0gt0_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__761\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => DRP_Status_b0gt0_16_sync,
      src_clk => drpclk,
      src_in => DRP_Status_b0gt0(16)
    );
xpm_single_drp_rdy_b0gt1_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__762\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => DRP_Status_b0gt1_16_sync,
      src_clk => drpclk,
      src_in => DRP_Status_b0gt1(16)
    );
xpm_single_drp_rdy_b0gt2_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__763\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => DRP_Status_b0gt2_16_sync,
      src_clk => drpclk,
      src_in => DRP_Status_b0gt2(16)
    );
xpm_single_gtwiz_reset_rx_done_out_b0_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__767\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => NLW_xpm_single_gtwiz_reset_rx_done_out_b0_inst_dest_out_UNCONNECTED,
      src_clk => '0',
      src_in => gtwiz_reset_rx_done_out
    );
xpm_single_gtwiz_reset_tx_done_out_b0_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__766\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => gtwiz_reset_tx_done_out_sync,
      src_clk => \^txoutclk\,
      src_in => gtwiz_reset_tx_done_out
    );
xpm_single_prbserr_out_sync_b0gt0inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__773\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_single_prbserr_out_sync_b0gt0inst_n_0,
      src_clk => '0',
      src_in => '0'
    );
xpm_single_prbserr_out_sync_b0gt1inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__783\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_single_prbserr_out_sync_b0gt1inst_n_0,
      src_clk => '0',
      src_in => '0'
    );
xpm_single_prbserr_out_sync_b0gt2inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__793\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => xpm_single_prbserr_out_sync_b0gt2inst_n_0,
      src_clk => '0',
      src_in => '0'
    );
xpm_single_rxprbscntreset_b00_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__772\
     port map (
      dest_clk => '0',
      dest_out => rxprbscntreset_in_0,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \cfg_phy_mem_map_control_b0_reg_n_0_[355]\
    );
xpm_single_rxprbscntreset_b01_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__782\
     port map (
      dest_clk => '0',
      dest_out => rxprbscntreset_in_1,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \cfg_phy_mem_map_control_b0_reg_n_0_[362]\
    );
xpm_single_rxprbscntreset_b02_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__792\
     port map (
      dest_clk => '0',
      dest_out => rxprbscntreset_in_2,
      src_clk => vid_phy_axi4lite_aclk,
      src_in => \cfg_phy_mem_map_control_b0_reg_n_0_[369]\
    );
xpm_single_tx_mmcm_drp_locked_b0_inst: entity work.\design_1_vid_phy_controller_0_0_xpm_cdc_single__765\
     port map (
      dest_clk => vid_phy_axi4lite_aclk,
      dest_out => NLW_xpm_single_tx_mmcm_drp_locked_b0_inst_dest_out_UNCONNECTED,
      src_clk => \^txoutclk\,
      src_in => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vid_phy_controller_0_0 is
  port (
    tx_refclk_rdy : in STD_LOGIC;
    tx_tmds_clk : out STD_LOGIC;
    tx_video_clk : out STD_LOGIC;
    tx_tmds_clk_p : out STD_LOGIC;
    tx_tmds_clk_n : out STD_LOGIC;
    mgtrefclk1_pad_p_in : in STD_LOGIC;
    mgtrefclk1_pad_n_in : in STD_LOGIC;
    phy_txn_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_txp_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclk : out STD_LOGIC;
    vid_phy_tx_axi4s_aclk : in STD_LOGIC;
    vid_phy_tx_axi4s_aresetn : in STD_LOGIC;
    vid_phy_tx_axi4s_ch0_tdata : in STD_LOGIC_VECTOR ( 39 downto 0 );
    vid_phy_tx_axi4s_ch0_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_tx_axi4s_ch0_tvalid : in STD_LOGIC;
    vid_phy_tx_axi4s_ch0_tready : out STD_LOGIC;
    vid_phy_tx_axi4s_ch1_tdata : in STD_LOGIC_VECTOR ( 39 downto 0 );
    vid_phy_tx_axi4s_ch1_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_tx_axi4s_ch1_tvalid : in STD_LOGIC;
    vid_phy_tx_axi4s_ch1_tready : out STD_LOGIC;
    vid_phy_tx_axi4s_ch2_tdata : in STD_LOGIC_VECTOR ( 39 downto 0 );
    vid_phy_tx_axi4s_ch2_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_phy_tx_axi4s_ch2_tvalid : in STD_LOGIC;
    vid_phy_tx_axi4s_ch2_tready : out STD_LOGIC;
    irq : out STD_LOGIC;
    vid_phy_sb_aclk : in STD_LOGIC;
    vid_phy_sb_aresetn : in STD_LOGIC;
    vid_phy_status_sb_tx_tdata : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vid_phy_status_sb_tx_tvalid : out STD_LOGIC;
    vid_phy_status_sb_tx_tready : in STD_LOGIC;
    vid_phy_axi4lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    vid_phy_axi4lite_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vid_phy_axi4lite_awvalid : in STD_LOGIC;
    vid_phy_axi4lite_awready : out STD_LOGIC;
    vid_phy_axi4lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vid_phy_axi4lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vid_phy_axi4lite_wvalid : in STD_LOGIC;
    vid_phy_axi4lite_wready : out STD_LOGIC;
    vid_phy_axi4lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vid_phy_axi4lite_bvalid : out STD_LOGIC;
    vid_phy_axi4lite_bready : in STD_LOGIC;
    vid_phy_axi4lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    vid_phy_axi4lite_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vid_phy_axi4lite_arvalid : in STD_LOGIC;
    vid_phy_axi4lite_arready : out STD_LOGIC;
    vid_phy_axi4lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vid_phy_axi4lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vid_phy_axi4lite_rvalid : out STD_LOGIC;
    vid_phy_axi4lite_rready : in STD_LOGIC;
    vid_phy_axi4lite_aclk : in STD_LOGIC;
    vid_phy_axi4lite_aresetn : in STD_LOGIC;
    drpclk : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_vid_phy_controller_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_vid_phy_controller_0_0 : entity is "design_1_vid_phy_controller_0_0,design_1_vid_phy_controller_0_0_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_vid_phy_controller_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_vid_phy_controller_0_0 : entity is "design_1_vid_phy_controller_0_0_top,Vivado 2016.4";
end design_1_vid_phy_controller_0_0;

architecture STRUCTURE of design_1_vid_phy_controller_0_0 is
  signal NLW_inst_rx_tmds_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rx_tmds_clk_n_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rx_tmds_clk_p_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rx_video_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rxoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rxrefclk_ceb_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_txrefclk_ceb_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vid_phy_control_sb_rx_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vid_phy_control_sb_tx_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vid_phy_rx_axi4s_ch0_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vid_phy_rx_axi4s_ch1_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vid_phy_rx_axi4s_ch2_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vid_phy_rx_axi4s_ch3_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vid_phy_status_sb_rx_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vid_phy_tx_axi4s_ch3_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vid_phy_rx_axi4s_ch0_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_inst_vid_phy_rx_axi4s_ch0_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_vid_phy_rx_axi4s_ch1_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_inst_vid_phy_rx_axi4s_ch1_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_vid_phy_rx_axi4s_ch2_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_inst_vid_phy_rx_axi4s_ch2_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_vid_phy_rx_axi4s_ch3_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_inst_vid_phy_rx_axi4s_ch3_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_vid_phy_status_sb_rx_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of inst : label is "design_1_vid_phy_controller_0_0";
  attribute C_DEVICE : string;
  attribute C_DEVICE of inst : label is "xczu9eg";
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynquplus";
  attribute C_Hdmi_Fast_Switch : integer;
  attribute C_Hdmi_Fast_Switch of inst : label is 1;
  attribute C_INPUT_PIXELS_PER_CLOCK : integer;
  attribute C_INPUT_PIXELS_PER_CLOCK of inst : label is 2;
  attribute C_NIDRU : integer;
  attribute C_NIDRU of inst : label is 0;
  attribute C_NIDRU_REFCLK_SEL : integer;
  attribute C_NIDRU_REFCLK_SEL of inst : label is 0;
  attribute C_RX_PLL_SELECTION : integer;
  attribute C_RX_PLL_SELECTION of inst : label is 6;
  attribute C_RX_REFCLK_SEL : integer;
  attribute C_RX_REFCLK_SEL of inst : label is 0;
  attribute C_Rx_No_Of_Channels : integer;
  attribute C_Rx_No_Of_Channels of inst : label is 3;
  attribute C_Rx_Protocol : integer;
  attribute C_Rx_Protocol of inst : label is 3;
  attribute C_SILICON_REVISION : string;
  attribute C_SILICON_REVISION of inst : label is "0";
  attribute C_SPEEDGRADE : string;
  attribute C_SPEEDGRADE of inst : label is "-2";
  attribute C_SupportLevel : integer;
  attribute C_SupportLevel of inst : label is 1;
  attribute C_TX_PLL_SELECTION : integer;
  attribute C_TX_PLL_SELECTION of inst : label is 0;
  attribute C_TX_REFCLK_SEL : integer;
  attribute C_TX_REFCLK_SEL of inst : label is 1;
  attribute C_TransceiverControl : integer;
  attribute C_TransceiverControl of inst : label is 0;
  attribute C_Tx_No_Of_Channels : integer;
  attribute C_Tx_No_Of_Channels of inst : label is 3;
  attribute C_Tx_Protocol : integer;
  attribute C_Tx_Protocol of inst : label is 1;
  attribute C_vid_phy_axi4lite_ADDR_WIDTH : integer;
  attribute C_vid_phy_axi4lite_ADDR_WIDTH of inst : label is 10;
  attribute C_vid_phy_axi4lite_DATA_WIDTH : integer;
  attribute C_vid_phy_axi4lite_DATA_WIDTH of inst : label is 32;
  attribute C_vid_phy_control_sb_rx_TDATA_WIDTH : integer;
  attribute C_vid_phy_control_sb_rx_TDATA_WIDTH of inst : label is 1;
  attribute C_vid_phy_control_sb_tx_TDATA_WIDTH : integer;
  attribute C_vid_phy_control_sb_tx_TDATA_WIDTH of inst : label is 1;
  attribute C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH : integer;
  attribute C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH of inst : label is 40;
  attribute C_vid_phy_rx_axi4s_ch_TDATA_WIDTH : integer;
  attribute C_vid_phy_rx_axi4s_ch_TDATA_WIDTH of inst : label is 40;
  attribute C_vid_phy_rx_axi4s_ch_TUSER_WIDTH : integer;
  attribute C_vid_phy_rx_axi4s_ch_TUSER_WIDTH of inst : label is 1;
  attribute C_vid_phy_status_sb_rx_TDATA_WIDTH : integer;
  attribute C_vid_phy_status_sb_rx_TDATA_WIDTH of inst : label is 1;
  attribute C_vid_phy_status_sb_tx_TDATA_WIDTH : integer;
  attribute C_vid_phy_status_sb_tx_TDATA_WIDTH of inst : label is 2;
  attribute C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH : integer;
  attribute C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH of inst : label is 40;
  attribute C_vid_phy_tx_axi4s_ch_TDATA_WIDTH : integer;
  attribute C_vid_phy_tx_axi4s_ch_TDATA_WIDTH of inst : label is 40;
  attribute C_vid_phy_tx_axi4s_ch_TUSER_WIDTH : integer;
  attribute C_vid_phy_tx_axi4s_ch_TUSER_WIDTH of inst : label is 1;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute GTEASTREFCLK0 : integer;
  attribute GTEASTREFCLK0 of inst : label is 6;
  attribute GTEASTREFCLK1 : integer;
  attribute GTEASTREFCLK1 of inst : label is 7;
  attribute GTNORTHREFCLK0 : integer;
  attribute GTNORTHREFCLK0 of inst : label is 2;
  attribute GTNORTHREFCLK1 : integer;
  attribute GTNORTHREFCLK1 of inst : label is 3;
  attribute GTREFCLK0 : integer;
  attribute GTREFCLK0 of inst : label is 0;
  attribute GTREFCLK1 : integer;
  attribute GTREFCLK1 of inst : label is 1;
  attribute GTSOUTHREFCLK0 : integer;
  attribute GTSOUTHREFCLK0 of inst : label is 4;
  attribute GTSOUTHREFCLK1 : integer;
  attribute GTSOUTHREFCLK1 of inst : label is 5;
  attribute GTWESTREFCLK0 : integer;
  attribute GTWESTREFCLK0 of inst : label is 8;
  attribute GTWESTREFCLK1 : integer;
  attribute GTWESTREFCLK1 of inst : label is 9;
  attribute Tx_Buffer_Bypass : integer;
  attribute Tx_Buffer_Bypass of inst : label is 1;
  attribute c_sub_core_name : string;
  attribute c_sub_core_name of inst : label is "design_1_vid_phy_controller_0_0_gtwrapper";
  attribute pBANK0 : string;
  attribute pBANK0 of inst : label is "5'b00000";
  attribute pBANK1 : string;
  attribute pBANK1 of inst : label is "5'b00001";
  attribute pBANK2 : string;
  attribute pBANK2 of inst : label is "5'b00010";
  attribute pBANK3 : string;
  attribute pBANK3 of inst : label is "5'b00011";
begin
inst: entity work.design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top
     port map (
      drpclk => drpclk,
      gteastrefclk0_in => '0',
      gteastrefclk1_in => '0',
      gtnorthrefclk00_in => '0',
      gtnorthrefclk01_in => '0',
      gtnorthrefclk0_in => '0',
      gtnorthrefclk0_odiv2_in => '0',
      gtnorthrefclk10_in => '0',
      gtnorthrefclk11_in => '0',
      gtnorthrefclk1_in => '0',
      gtnorthrefclk1_odiv2_in => '0',
      gtsouthrefclk00_in => '0',
      gtsouthrefclk01_in => '0',
      gtsouthrefclk0_in => '0',
      gtsouthrefclk0_odiv2_in => '0',
      gtsouthrefclk10_in => '0',
      gtsouthrefclk11_in => '0',
      gtsouthrefclk1_in => '0',
      gtsouthrefclk1_odiv2_in => '0',
      gtwestrefclk0_in => '0',
      gtwestrefclk1_in => '0',
      irq => irq,
      mgtrefclk0_in => '0',
      mgtrefclk0_odiv2_in => '0',
      mgtrefclk0_pad_n_in => '0',
      mgtrefclk0_pad_p_in => '0',
      mgtrefclk1_in => '0',
      mgtrefclk1_odiv2_in => '0',
      mgtrefclk1_pad_n_in => mgtrefclk1_pad_n_in,
      mgtrefclk1_pad_p_in => mgtrefclk1_pad_p_in,
      phy_rxn_in(2 downto 0) => B"001",
      phy_rxp_in(2 downto 0) => B"000",
      phy_txn_out(2 downto 0) => phy_txn_out(2 downto 0),
      phy_txp_out(2 downto 0) => phy_txp_out(2 downto 0),
      rx_tmds_clk => NLW_inst_rx_tmds_clk_UNCONNECTED,
      rx_tmds_clk_n => NLW_inst_rx_tmds_clk_n_UNCONNECTED,
      rx_tmds_clk_p => NLW_inst_rx_tmds_clk_p_UNCONNECTED,
      rx_video_clk => NLW_inst_rx_video_clk_UNCONNECTED,
      rxoutclk => NLW_inst_rxoutclk_UNCONNECTED,
      rxrefclk_ceb => NLW_inst_rxrefclk_ceb_UNCONNECTED,
      tx_refclk_rdy => tx_refclk_rdy,
      tx_tmds_clk => tx_tmds_clk,
      tx_tmds_clk_n => tx_tmds_clk_n,
      tx_tmds_clk_p => tx_tmds_clk_p,
      tx_video_clk => tx_video_clk,
      txoutclk => txoutclk,
      txrefclk_ceb => NLW_inst_txrefclk_ceb_UNCONNECTED,
      vid_phy_axi4lite_aclk => vid_phy_axi4lite_aclk,
      vid_phy_axi4lite_araddr(9 downto 0) => vid_phy_axi4lite_araddr(9 downto 0),
      vid_phy_axi4lite_aresetn => vid_phy_axi4lite_aresetn,
      vid_phy_axi4lite_arprot(2 downto 0) => vid_phy_axi4lite_arprot(2 downto 0),
      vid_phy_axi4lite_arready => vid_phy_axi4lite_arready,
      vid_phy_axi4lite_arvalid => vid_phy_axi4lite_arvalid,
      vid_phy_axi4lite_awaddr(9 downto 0) => vid_phy_axi4lite_awaddr(9 downto 0),
      vid_phy_axi4lite_awprot(2 downto 0) => vid_phy_axi4lite_awprot(2 downto 0),
      vid_phy_axi4lite_awready => vid_phy_axi4lite_awready,
      vid_phy_axi4lite_awvalid => vid_phy_axi4lite_awvalid,
      vid_phy_axi4lite_bready => vid_phy_axi4lite_bready,
      vid_phy_axi4lite_bresp(1 downto 0) => vid_phy_axi4lite_bresp(1 downto 0),
      vid_phy_axi4lite_bvalid => vid_phy_axi4lite_bvalid,
      vid_phy_axi4lite_rdata(31 downto 0) => vid_phy_axi4lite_rdata(31 downto 0),
      vid_phy_axi4lite_rready => vid_phy_axi4lite_rready,
      vid_phy_axi4lite_rresp(1 downto 0) => vid_phy_axi4lite_rresp(1 downto 0),
      vid_phy_axi4lite_rvalid => vid_phy_axi4lite_rvalid,
      vid_phy_axi4lite_wdata(31 downto 0) => vid_phy_axi4lite_wdata(31 downto 0),
      vid_phy_axi4lite_wready => vid_phy_axi4lite_wready,
      vid_phy_axi4lite_wstrb(3 downto 0) => vid_phy_axi4lite_wstrb(3 downto 0),
      vid_phy_axi4lite_wvalid => vid_phy_axi4lite_wvalid,
      vid_phy_control_sb_rx_tdata(0) => '0',
      vid_phy_control_sb_rx_tready => NLW_inst_vid_phy_control_sb_rx_tready_UNCONNECTED,
      vid_phy_control_sb_rx_tvalid => '0',
      vid_phy_control_sb_tx_tdata(0) => '0',
      vid_phy_control_sb_tx_tready => NLW_inst_vid_phy_control_sb_tx_tready_UNCONNECTED,
      vid_phy_control_sb_tx_tvalid => '0',
      vid_phy_rx_axi4s_aclk => '0',
      vid_phy_rx_axi4s_aresetn => '1',
      vid_phy_rx_axi4s_ch0_tdata(39 downto 0) => NLW_inst_vid_phy_rx_axi4s_ch0_tdata_UNCONNECTED(39 downto 0),
      vid_phy_rx_axi4s_ch0_tready => '0',
      vid_phy_rx_axi4s_ch0_tuser(0) => NLW_inst_vid_phy_rx_axi4s_ch0_tuser_UNCONNECTED(0),
      vid_phy_rx_axi4s_ch0_tvalid => NLW_inst_vid_phy_rx_axi4s_ch0_tvalid_UNCONNECTED,
      vid_phy_rx_axi4s_ch1_tdata(39 downto 0) => NLW_inst_vid_phy_rx_axi4s_ch1_tdata_UNCONNECTED(39 downto 0),
      vid_phy_rx_axi4s_ch1_tready => '0',
      vid_phy_rx_axi4s_ch1_tuser(0) => NLW_inst_vid_phy_rx_axi4s_ch1_tuser_UNCONNECTED(0),
      vid_phy_rx_axi4s_ch1_tvalid => NLW_inst_vid_phy_rx_axi4s_ch1_tvalid_UNCONNECTED,
      vid_phy_rx_axi4s_ch2_tdata(39 downto 0) => NLW_inst_vid_phy_rx_axi4s_ch2_tdata_UNCONNECTED(39 downto 0),
      vid_phy_rx_axi4s_ch2_tready => '0',
      vid_phy_rx_axi4s_ch2_tuser(0) => NLW_inst_vid_phy_rx_axi4s_ch2_tuser_UNCONNECTED(0),
      vid_phy_rx_axi4s_ch2_tvalid => NLW_inst_vid_phy_rx_axi4s_ch2_tvalid_UNCONNECTED,
      vid_phy_rx_axi4s_ch3_tdata(39 downto 0) => NLW_inst_vid_phy_rx_axi4s_ch3_tdata_UNCONNECTED(39 downto 0),
      vid_phy_rx_axi4s_ch3_tready => '0',
      vid_phy_rx_axi4s_ch3_tuser(0) => NLW_inst_vid_phy_rx_axi4s_ch3_tuser_UNCONNECTED(0),
      vid_phy_rx_axi4s_ch3_tvalid => NLW_inst_vid_phy_rx_axi4s_ch3_tvalid_UNCONNECTED,
      vid_phy_sb_aclk => vid_phy_sb_aclk,
      vid_phy_sb_aresetn => vid_phy_sb_aresetn,
      vid_phy_status_sb_rx_tdata(0) => NLW_inst_vid_phy_status_sb_rx_tdata_UNCONNECTED(0),
      vid_phy_status_sb_rx_tready => '0',
      vid_phy_status_sb_rx_tvalid => NLW_inst_vid_phy_status_sb_rx_tvalid_UNCONNECTED,
      vid_phy_status_sb_tx_tdata(1 downto 0) => vid_phy_status_sb_tx_tdata(1 downto 0),
      vid_phy_status_sb_tx_tready => vid_phy_status_sb_tx_tready,
      vid_phy_status_sb_tx_tvalid => vid_phy_status_sb_tx_tvalid,
      vid_phy_tx_axi4s_aclk => vid_phy_tx_axi4s_aclk,
      vid_phy_tx_axi4s_aresetn => vid_phy_tx_axi4s_aresetn,
      vid_phy_tx_axi4s_ch0_tdata(39 downto 0) => vid_phy_tx_axi4s_ch0_tdata(39 downto 0),
      vid_phy_tx_axi4s_ch0_tready => vid_phy_tx_axi4s_ch0_tready,
      vid_phy_tx_axi4s_ch0_tuser(0) => vid_phy_tx_axi4s_ch0_tuser(0),
      vid_phy_tx_axi4s_ch0_tvalid => vid_phy_tx_axi4s_ch0_tvalid,
      vid_phy_tx_axi4s_ch1_tdata(39 downto 0) => vid_phy_tx_axi4s_ch1_tdata(39 downto 0),
      vid_phy_tx_axi4s_ch1_tready => vid_phy_tx_axi4s_ch1_tready,
      vid_phy_tx_axi4s_ch1_tuser(0) => vid_phy_tx_axi4s_ch1_tuser(0),
      vid_phy_tx_axi4s_ch1_tvalid => vid_phy_tx_axi4s_ch1_tvalid,
      vid_phy_tx_axi4s_ch2_tdata(39 downto 0) => vid_phy_tx_axi4s_ch2_tdata(39 downto 0),
      vid_phy_tx_axi4s_ch2_tready => vid_phy_tx_axi4s_ch2_tready,
      vid_phy_tx_axi4s_ch2_tuser(0) => vid_phy_tx_axi4s_ch2_tuser(0),
      vid_phy_tx_axi4s_ch2_tvalid => vid_phy_tx_axi4s_ch2_tvalid,
      vid_phy_tx_axi4s_ch3_tdata(39 downto 0) => B"0000000000000000000000000000000000000000",
      vid_phy_tx_axi4s_ch3_tready => NLW_inst_vid_phy_tx_axi4s_ch3_tready_UNCONNECTED,
      vid_phy_tx_axi4s_ch3_tuser(0) => '0',
      vid_phy_tx_axi4s_ch3_tvalid => '0'
    );
end STRUCTURE;
