{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648582739312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648582739312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 21:38:59 2022 " "Processing started: Tue Mar 29 21:38:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648582739312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648582739312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigma-processor -c sigma-processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off sigma-processor -c sigma-processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648582739312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648582739453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648582739453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648582744624 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648582744624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648582744624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648582744625 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648582744625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648582744625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/CU_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/CU_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_tb-Behavioral " "Found design unit 1: CU_tb-Behavioral" {  } { { "simulation/modelsim/CU_tb.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/CU_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648582744625 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_tb " "Found entity 1: CU_tb" {  } { { "simulation/modelsim/CU_tb.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/CU_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648582744625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648582744625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648582744677 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sNOP CU.vhd(29) " "VHDL Signal Declaration warning at CU.vhd(29): used explicit default value for signal \"sNOP\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sLD CU.vhd(30) " "VHDL Signal Declaration warning at CU.vhd(30): used explicit default value for signal \"sLD\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sST CU.vhd(31) " "VHDL Signal Declaration warning at CU.vhd(31): used explicit default value for signal \"sST\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sJMP CU.vhd(32) " "VHDL Signal Declaration warning at CU.vhd(32): used explicit default value for signal \"sJMP\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sLDR CU.vhd(35) " "VHDL Signal Declaration warning at CU.vhd(35): used explicit default value for signal \"sLDR\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sADD CU.vhd(36) " "VHDL Signal Declaration warning at CU.vhd(36): used explicit default value for signal \"sADD\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sSUB CU.vhd(37) " "VHDL Signal Declaration warning at CU.vhd(37): used explicit default value for signal \"sSUB\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sMUL CU.vhd(38) " "VHDL Signal Declaration warning at CU.vhd(38): used explicit default value for signal \"sMUL\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sDIV CU.vhd(39) " "VHDL Signal Declaration warning at CU.vhd(39): used explicit default value for signal \"sDIV\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sCMPEQ CU.vhd(40) " "VHDL Signal Declaration warning at CU.vhd(40): used explicit default value for signal \"sCMPEQ\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sCMPLT CU.vhd(41) " "VHDL Signal Declaration warning at CU.vhd(41): used explicit default value for signal \"sCMPLT\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sCMPLE CU.vhd(42) " "VHDL Signal Declaration warning at CU.vhd(42): used explicit default value for signal \"sCMPLE\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sAND CU.vhd(43) " "VHDL Signal Declaration warning at CU.vhd(43): used explicit default value for signal \"sAND\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sOR CU.vhd(44) " "VHDL Signal Declaration warning at CU.vhd(44): used explicit default value for signal \"sOR\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744678 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sXOR CU.vhd(45) " "VHDL Signal Declaration warning at CU.vhd(45): used explicit default value for signal \"sXOR\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sXNOR CU.vhd(46) " "VHDL Signal Declaration warning at CU.vhd(46): used explicit default value for signal \"sXNOR\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sSHL CU.vhd(47) " "VHDL Signal Declaration warning at CU.vhd(47): used explicit default value for signal \"sSHL\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sSHR CU.vhd(48) " "VHDL Signal Declaration warning at CU.vhd(48): used explicit default value for signal \"sSHR\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sSRA CU.vhd(49) " "VHDL Signal Declaration warning at CU.vhd(49): used explicit default value for signal \"sSRA\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sADDC CU.vhd(50) " "VHDL Signal Declaration warning at CU.vhd(50): used explicit default value for signal \"sADDC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sSUBC CU.vhd(51) " "VHDL Signal Declaration warning at CU.vhd(51): used explicit default value for signal \"sSUBC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sMULC CU.vhd(52) " "VHDL Signal Declaration warning at CU.vhd(52): used explicit default value for signal \"sMULC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sDIVC CU.vhd(53) " "VHDL Signal Declaration warning at CU.vhd(53): used explicit default value for signal \"sDIVC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sCMPEQC CU.vhd(54) " "VHDL Signal Declaration warning at CU.vhd(54): used explicit default value for signal \"sCMPEQC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sCMPLTC CU.vhd(55) " "VHDL Signal Declaration warning at CU.vhd(55): used explicit default value for signal \"sCMPLTC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sCMPLEC CU.vhd(56) " "VHDL Signal Declaration warning at CU.vhd(56): used explicit default value for signal \"sCMPLEC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sANDC CU.vhd(57) " "VHDL Signal Declaration warning at CU.vhd(57): used explicit default value for signal \"sANDC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sORC CU.vhd(58) " "VHDL Signal Declaration warning at CU.vhd(58): used explicit default value for signal \"sORC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sXORC CU.vhd(59) " "VHDL Signal Declaration warning at CU.vhd(59): used explicit default value for signal \"sXORC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sXNORC CU.vhd(60) " "VHDL Signal Declaration warning at CU.vhd(60): used explicit default value for signal \"sXNORC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sSHLC CU.vhd(61) " "VHDL Signal Declaration warning at CU.vhd(61): used explicit default value for signal \"sSHLC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sSHRC CU.vhd(62) " "VHDL Signal Declaration warning at CU.vhd(62): used explicit default value for signal \"sSHRC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sSRAC CU.vhd(63) " "VHDL Signal Declaration warning at CU.vhd(63): used explicit default value for signal \"sSRAC\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sOpTable CU.vhd(68) " "VHDL Signal Declaration warning at CU.vhd(68): used explicit default value for signal \"sOpTable\" because signal was never assigned a value" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1648582744679 "|ControlUnit"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sBEQ\[17..9\] CU.vhd(33) " "Using initial value X (don't care) for net \"sBEQ\[17..9\]\" at CU.vhd(33)" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648582744680 "|ControlUnit"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sBEQ\[4\] CU.vhd(33) " "Using initial value X (don't care) for net \"sBEQ\[4\]\" at CU.vhd(33)" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648582744680 "|ControlUnit"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sBNE\[17..9\] CU.vhd(34) " "Using initial value X (don't care) for net \"sBNE\[17..9\]\" at CU.vhd(34)" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648582744680 "|ControlUnit"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sBNE\[4\] CU.vhd(34) " "Using initial value X (don't care) for net \"sBNE\[4\]\" at CU.vhd(34)" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648582744680 "|ControlUnit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oASEL GND " "Pin \"oASEL\" is stuck at GND" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648582744998 "|ControlUnit|oASEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPCSEL\[2\] GND " "Pin \"oPCSEL\[2\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648582744998 "|ControlUnit|oPCSEL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oWASEL GND " "Pin \"oWASEL\" is stuck at GND" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648582744998 "|ControlUnit|oWASEL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648582744998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648582745047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648582745377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648582745377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648582745395 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648582745395 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648582745395 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648582745395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648582745400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 21:39:05 2022 " "Processing ended: Tue Mar 29 21:39:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648582745400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648582745400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648582745400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648582745400 ""}
