// generated by newgenasym  Thu Feb 12 15:13:28 2009


module lmk03000isq (bias, clkout0, \clkout0# , clkout1, \clkout1# , clkout2,
        \clkout2# , clkout3, \clkout3# , clkout4, \clkout4# , clkout5,
        \clkout5# , clkout6, \clkout6# , clkout7, \clkout7# , clkuwire,
        cpout, dap, datauwire, fout, gnd1, gnd2, goe, ld, ldobyp1,
        ldobyp2, leuwire, nc1, nc2, nc3, oscin, \oscin# , \sync# , vcc1,
        vcc10, vcc11, vcc12, vcc13, vcc14, vcc2, vcc3, vcc4, vcc5,
        vcc6, vcc7, vcc8, vcc9);
    input bias;
    output clkout0;
    output \clkout0# ;
    output clkout1;
    output \clkout1# ;
    output clkout2;
    output \clkout2# ;
    output clkout3;
    output \clkout3# ;
    output clkout4;
    output \clkout4# ;
    output clkout5;
    output \clkout5# ;
    output clkout6;
    output \clkout6# ;
    output clkout7;
    output \clkout7# ;
    input clkuwire;
    output cpout;
    inout dap;
    input datauwire;
    output fout;
    input gnd1;
    input gnd2;
    input goe;
    output ld;
    input ldobyp1;
    input ldobyp2;
    input leuwire;
    inout nc1;
    inout nc2;
    inout nc3;
    input oscin;
    input \oscin# ;
    input \sync# ;
    input vcc1;
    input vcc10;
    input vcc11;
    input vcc12;
    input vcc13;
    input vcc14;
    input vcc2;
    input vcc3;
    input vcc4;
    input vcc5;
    input vcc6;
    input vcc7;
    input vcc8;
    input vcc9;


    initial
        begin
        end

endmodule
