
chapter3OOP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002708  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08002814  08002814  00012814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002864  08002864  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08002864  08002864  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002864  08002864  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002864  08002864  00012864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002868  08002868  00012868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800286c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  20000088  080028f4  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  080028f4  00020168  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e8b4  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002502  00000000  00000000  0002e965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b20  00000000  00000000  00030e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a08  00000000  00000000  00031988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b6c  00000000  00000000  00032390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d0a1  00000000  00000000  0004aefc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087a3e  00000000  00000000  00057f9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000df9db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e30  00000000  00000000  000dfa30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	080027fc 	.word	0x080027fc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	080027fc 	.word	0x080027fc

0800014c <init_fsm_input_processing>:
} ButtonState;
ButtonState* buttonState;

static uint8_t* flagPressed;

void init_fsm_input_processing(const uint16_t* port, unsigned int no_buttons) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	6039      	str	r1, [r7, #0]
	init_button_reading(port, no_buttons);
 8000156:	6839      	ldr	r1, [r7, #0]
 8000158:	6878      	ldr	r0, [r7, #4]
 800015a:	f000 f87f 	bl	800025c <init_button_reading>

	buttonState = (ButtonState*)malloc(NO_OF_BUTTONS*sizeof(ButtonState));
 800015e:	4b17      	ldr	r3, [pc, #92]	; (80001bc <init_fsm_input_processing+0x70>)
 8000160:	681b      	ldr	r3, [r3, #0]
 8000162:	4618      	mov	r0, r3
 8000164:	f002 fac2 	bl	80026ec <malloc>
 8000168:	4603      	mov	r3, r0
 800016a:	461a      	mov	r2, r3
 800016c:	4b14      	ldr	r3, [pc, #80]	; (80001c0 <init_fsm_input_processing+0x74>)
 800016e:	601a      	str	r2, [r3, #0]
	flagPressed = (uint8_t*)malloc(NO_OF_BUTTONS*sizeof(uint8_t));
 8000170:	4b12      	ldr	r3, [pc, #72]	; (80001bc <init_fsm_input_processing+0x70>)
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	4618      	mov	r0, r3
 8000176:	f002 fab9 	bl	80026ec <malloc>
 800017a:	4603      	mov	r3, r0
 800017c:	461a      	mov	r2, r3
 800017e:	4b11      	ldr	r3, [pc, #68]	; (80001c4 <init_fsm_input_processing+0x78>)
 8000180:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < NO_OF_BUTTONS; i++) {
 8000182:	2300      	movs	r3, #0
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	e00e      	b.n	80001a6 <init_fsm_input_processing+0x5a>
		 buttonState[i] = STATE_RELEASED;
 8000188:	4b0d      	ldr	r3, [pc, #52]	; (80001c0 <init_fsm_input_processing+0x74>)
 800018a:	681a      	ldr	r2, [r3, #0]
 800018c:	68fb      	ldr	r3, [r7, #12]
 800018e:	4413      	add	r3, r2
 8000190:	2200      	movs	r2, #0
 8000192:	701a      	strb	r2, [r3, #0]
		 flagPressed[i] = 0;
 8000194:	4b0b      	ldr	r3, [pc, #44]	; (80001c4 <init_fsm_input_processing+0x78>)
 8000196:	681a      	ldr	r2, [r3, #0]
 8000198:	68fb      	ldr	r3, [r7, #12]
 800019a:	4413      	add	r3, r2
 800019c:	2200      	movs	r2, #0
 800019e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_BUTTONS; i++) {
 80001a0:	68fb      	ldr	r3, [r7, #12]
 80001a2:	3301      	adds	r3, #1
 80001a4:	60fb      	str	r3, [r7, #12]
 80001a6:	68fa      	ldr	r2, [r7, #12]
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <init_fsm_input_processing+0x70>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	429a      	cmp	r2, r3
 80001ae:	d3eb      	bcc.n	8000188 <init_fsm_input_processing+0x3c>
	}
}
 80001b0:	bf00      	nop
 80001b2:	bf00      	nop
 80001b4:	3710      	adds	r7, #16
 80001b6:	46bd      	mov	sp, r7
 80001b8:	bd80      	pop	{r7, pc}
 80001ba:	bf00      	nop
 80001bc:	20000104 	.word	0x20000104
 80001c0:	20000100 	.word	0x20000100
 80001c4:	200000a4 	.word	0x200000a4

080001c8 <fsm_for_input_processing>:
void fsm_for_input_processing(void) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_BUTTONS; i++) {
 80001ce:	2300      	movs	r3, #0
 80001d0:	607b      	str	r3, [r7, #4]
 80001d2:	e033      	b.n	800023c <fsm_for_input_processing+0x74>
		switch(buttonState[i]) {
 80001d4:	4b1e      	ldr	r3, [pc, #120]	; (8000250 <fsm_for_input_processing+0x88>)
 80001d6:	681a      	ldr	r2, [r3, #0]
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	4413      	add	r3, r2
 80001dc:	781b      	ldrb	r3, [r3, #0]
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d002      	beq.n	80001e8 <fsm_for_input_processing+0x20>
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	d00f      	beq.n	8000206 <fsm_for_input_processing+0x3e>
 80001e6:	e026      	b.n	8000236 <fsm_for_input_processing+0x6e>
		case STATE_RELEASED:
			if(is_button_pressed(i)) {
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	b2db      	uxtb	r3, r3
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 f8d5 	bl	800039c <is_button_pressed>
 80001f2:	4603      	mov	r3, r0
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d01b      	beq.n	8000230 <fsm_for_input_processing+0x68>
				buttonState[i] = STATE_PRESSED;
 80001f8:	4b15      	ldr	r3, [pc, #84]	; (8000250 <fsm_for_input_processing+0x88>)
 80001fa:	681a      	ldr	r2, [r3, #0]
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	4413      	add	r3, r2
 8000200:	2201      	movs	r2, #1
 8000202:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000204:	e014      	b.n	8000230 <fsm_for_input_processing+0x68>
		case STATE_PRESSED:
			if(!is_button_pressed(i)) {
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	b2db      	uxtb	r3, r3
 800020a:	4618      	mov	r0, r3
 800020c:	f000 f8c6 	bl	800039c <is_button_pressed>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d10e      	bne.n	8000234 <fsm_for_input_processing+0x6c>
				buttonState[i] = STATE_RELEASED;
 8000216:	4b0e      	ldr	r3, [pc, #56]	; (8000250 <fsm_for_input_processing+0x88>)
 8000218:	681a      	ldr	r2, [r3, #0]
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	4413      	add	r3, r2
 800021e:	2200      	movs	r2, #0
 8000220:	701a      	strb	r2, [r3, #0]
				flagPressed[i] = 1;
 8000222:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <fsm_for_input_processing+0x8c>)
 8000224:	681a      	ldr	r2, [r3, #0]
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	4413      	add	r3, r2
 800022a:	2201      	movs	r2, #1
 800022c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800022e:	e001      	b.n	8000234 <fsm_for_input_processing+0x6c>
			break;
 8000230:	bf00      	nop
 8000232:	e000      	b.n	8000236 <fsm_for_input_processing+0x6e>
			break;
 8000234:	bf00      	nop
	for(int i = 0; i < NO_OF_BUTTONS; i++) {
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	3301      	adds	r3, #1
 800023a:	607b      	str	r3, [r7, #4]
 800023c:	687a      	ldr	r2, [r7, #4]
 800023e:	4b06      	ldr	r3, [pc, #24]	; (8000258 <fsm_for_input_processing+0x90>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	429a      	cmp	r2, r3
 8000244:	d3c6      	bcc.n	80001d4 <fsm_for_input_processing+0xc>
		}
	}
}
 8000246:	bf00      	nop
 8000248:	bf00      	nop
 800024a:	3708      	adds	r7, #8
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000100 	.word	0x20000100
 8000254:	200000a4 	.word	0x200000a4
 8000258:	20000104 	.word	0x20000104

0800025c <init_button_reading>:
static GPIO_PinState* buttonBuffer;
// we define two buffers for debouncing
static GPIO_PinState* debounceButtonBuffer1;
static GPIO_PinState* debounceButtonBuffer2;

void init_button_reading(const uint16_t* port, unsigned int no_buttons) {
 800025c:	b580      	push	{r7, lr}
 800025e:	b084      	sub	sp, #16
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
 8000264:	6039      	str	r1, [r7, #0]
	NO_OF_BUTTONS = no_buttons;
 8000266:	4a21      	ldr	r2, [pc, #132]	; (80002ec <init_button_reading+0x90>)
 8000268:	683b      	ldr	r3, [r7, #0]
 800026a:	6013      	str	r3, [r2, #0]

	buttonPort = port; // take array from user
 800026c:	4a20      	ldr	r2, [pc, #128]	; (80002f0 <init_button_reading+0x94>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	6013      	str	r3, [r2, #0]

	buttonBuffer = (GPIO_PinState*)malloc(NO_OF_BUTTONS*sizeof(GPIO_PinState));
 8000272:	4b1e      	ldr	r3, [pc, #120]	; (80002ec <init_button_reading+0x90>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4618      	mov	r0, r3
 8000278:	f002 fa38 	bl	80026ec <malloc>
 800027c:	4603      	mov	r3, r0
 800027e:	461a      	mov	r2, r3
 8000280:	4b1c      	ldr	r3, [pc, #112]	; (80002f4 <init_button_reading+0x98>)
 8000282:	601a      	str	r2, [r3, #0]
	debounceButtonBuffer1 = (GPIO_PinState*)malloc(NO_OF_BUTTONS*sizeof(GPIO_PinState));
 8000284:	4b19      	ldr	r3, [pc, #100]	; (80002ec <init_button_reading+0x90>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4618      	mov	r0, r3
 800028a:	f002 fa2f 	bl	80026ec <malloc>
 800028e:	4603      	mov	r3, r0
 8000290:	461a      	mov	r2, r3
 8000292:	4b19      	ldr	r3, [pc, #100]	; (80002f8 <init_button_reading+0x9c>)
 8000294:	601a      	str	r2, [r3, #0]
	debounceButtonBuffer2 = (GPIO_PinState*)malloc(NO_OF_BUTTONS*sizeof(GPIO_PinState));
 8000296:	4b15      	ldr	r3, [pc, #84]	; (80002ec <init_button_reading+0x90>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	4618      	mov	r0, r3
 800029c:	f002 fa26 	bl	80026ec <malloc>
 80002a0:	4603      	mov	r3, r0
 80002a2:	461a      	mov	r2, r3
 80002a4:	4b15      	ldr	r3, [pc, #84]	; (80002fc <init_button_reading+0xa0>)
 80002a6:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < NO_OF_BUTTONS; i++) {
 80002a8:	2300      	movs	r3, #0
 80002aa:	60fb      	str	r3, [r7, #12]
 80002ac:	e014      	b.n	80002d8 <init_button_reading+0x7c>
		buttonBuffer[i] = BUTTON_RELEASED;
 80002ae:	4b11      	ldr	r3, [pc, #68]	; (80002f4 <init_button_reading+0x98>)
 80002b0:	681a      	ldr	r2, [r3, #0]
 80002b2:	68fb      	ldr	r3, [r7, #12]
 80002b4:	4413      	add	r3, r2
 80002b6:	2201      	movs	r2, #1
 80002b8:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = BUTTON_RELEASED;
 80002ba:	4b0f      	ldr	r3, [pc, #60]	; (80002f8 <init_button_reading+0x9c>)
 80002bc:	681a      	ldr	r2, [r3, #0]
 80002be:	68fb      	ldr	r3, [r7, #12]
 80002c0:	4413      	add	r3, r2
 80002c2:	2201      	movs	r2, #1
 80002c4:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = BUTTON_RELEASED;
 80002c6:	4b0d      	ldr	r3, [pc, #52]	; (80002fc <init_button_reading+0xa0>)
 80002c8:	681a      	ldr	r2, [r3, #0]
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	4413      	add	r3, r2
 80002ce:	2201      	movs	r2, #1
 80002d0:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_BUTTONS; i++) {
 80002d2:	68fb      	ldr	r3, [r7, #12]
 80002d4:	3301      	adds	r3, #1
 80002d6:	60fb      	str	r3, [r7, #12]
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	4b04      	ldr	r3, [pc, #16]	; (80002ec <init_button_reading+0x90>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	429a      	cmp	r2, r3
 80002e0:	d3e5      	bcc.n	80002ae <init_button_reading+0x52>
	}
}
 80002e2:	bf00      	nop
 80002e4:	bf00      	nop
 80002e6:	3710      	adds	r7, #16
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	20000104 	.word	0x20000104
 80002f0:	20000108 	.word	0x20000108
 80002f4:	200000a8 	.word	0x200000a8
 80002f8:	200000ac 	.word	0x200000ac
 80002fc:	200000b0 	.word	0x200000b0

08000300 <button_reading>:

void button_reading(void) {
 8000300:	b590      	push	{r4, r7, lr}
 8000302:	b083      	sub	sp, #12
 8000304:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < NO_OF_BUTTONS; i++) {
 8000306:	2300      	movs	r3, #0
 8000308:	71fb      	strb	r3, [r7, #7]
 800030a:	e031      	b.n	8000370 <button_reading+0x70>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 800030c:	4b1d      	ldr	r3, [pc, #116]	; (8000384 <button_reading+0x84>)
 800030e:	681a      	ldr	r2, [r3, #0]
 8000310:	79fb      	ldrb	r3, [r7, #7]
 8000312:	441a      	add	r2, r3
 8000314:	4b1c      	ldr	r3, [pc, #112]	; (8000388 <button_reading+0x88>)
 8000316:	6819      	ldr	r1, [r3, #0]
 8000318:	79fb      	ldrb	r3, [r7, #7]
 800031a:	440b      	add	r3, r1
 800031c:	7812      	ldrb	r2, [r2, #0]
 800031e:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_PORT, buttonPort[i]);
 8000320:	4b1a      	ldr	r3, [pc, #104]	; (800038c <button_reading+0x8c>)
 8000322:	681a      	ldr	r2, [r3, #0]
 8000324:	79fb      	ldrb	r3, [r7, #7]
 8000326:	005b      	lsls	r3, r3, #1
 8000328:	4413      	add	r3, r2
 800032a:	8819      	ldrh	r1, [r3, #0]
 800032c:	4b15      	ldr	r3, [pc, #84]	; (8000384 <button_reading+0x84>)
 800032e:	681a      	ldr	r2, [r3, #0]
 8000330:	79fb      	ldrb	r3, [r7, #7]
 8000332:	18d4      	adds	r4, r2, r3
 8000334:	4816      	ldr	r0, [pc, #88]	; (8000390 <button_reading+0x90>)
 8000336:	f001 f99f 	bl	8001678 <HAL_GPIO_ReadPin>
 800033a:	4603      	mov	r3, r0
 800033c:	7023      	strb	r3, [r4, #0]
		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) {
 800033e:	4b11      	ldr	r3, [pc, #68]	; (8000384 <button_reading+0x84>)
 8000340:	681a      	ldr	r2, [r3, #0]
 8000342:	79fb      	ldrb	r3, [r7, #7]
 8000344:	4413      	add	r3, r2
 8000346:	781a      	ldrb	r2, [r3, #0]
 8000348:	4b0f      	ldr	r3, [pc, #60]	; (8000388 <button_reading+0x88>)
 800034a:	6819      	ldr	r1, [r3, #0]
 800034c:	79fb      	ldrb	r3, [r7, #7]
 800034e:	440b      	add	r3, r1
 8000350:	781b      	ldrb	r3, [r3, #0]
 8000352:	429a      	cmp	r2, r3
 8000354:	d109      	bne.n	800036a <button_reading+0x6a>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000356:	4b0b      	ldr	r3, [pc, #44]	; (8000384 <button_reading+0x84>)
 8000358:	681a      	ldr	r2, [r3, #0]
 800035a:	79fb      	ldrb	r3, [r7, #7]
 800035c:	441a      	add	r2, r3
 800035e:	4b0d      	ldr	r3, [pc, #52]	; (8000394 <button_reading+0x94>)
 8000360:	6819      	ldr	r1, [r3, #0]
 8000362:	79fb      	ldrb	r3, [r7, #7]
 8000364:	440b      	add	r3, r1
 8000366:	7812      	ldrb	r2, [r2, #0]
 8000368:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < NO_OF_BUTTONS; i++) {
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	3301      	adds	r3, #1
 800036e:	71fb      	strb	r3, [r7, #7]
 8000370:	79fa      	ldrb	r2, [r7, #7]
 8000372:	4b09      	ldr	r3, [pc, #36]	; (8000398 <button_reading+0x98>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	429a      	cmp	r2, r3
 8000378:	d3c8      	bcc.n	800030c <button_reading+0xc>
		}
	}
}
 800037a:	bf00      	nop
 800037c:	bf00      	nop
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	bd90      	pop	{r4, r7, pc}
 8000384:	200000ac 	.word	0x200000ac
 8000388:	200000b0 	.word	0x200000b0
 800038c:	20000108 	.word	0x20000108
 8000390:	40010800 	.word	0x40010800
 8000394:	200000a8 	.word	0x200000a8
 8000398:	20000104 	.word	0x20000104

0800039c <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index) {
 800039c:	b480      	push	{r7}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	4603      	mov	r3, r0
 80003a4:	71fb      	strb	r3, [r7, #7]
	if(index >= NO_OF_BUTTONS) return 0;
 80003a6:	79fa      	ldrb	r2, [r7, #7]
 80003a8:	4b0a      	ldr	r3, [pc, #40]	; (80003d4 <is_button_pressed+0x38>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d301      	bcc.n	80003b4 <is_button_pressed+0x18>
 80003b0:	2300      	movs	r3, #0
 80003b2:	e009      	b.n	80003c8 <is_button_pressed+0x2c>
	return (buttonBuffer[index] == BUTTON_PRESSED);
 80003b4:	4b08      	ldr	r3, [pc, #32]	; (80003d8 <is_button_pressed+0x3c>)
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	79fb      	ldrb	r3, [r7, #7]
 80003ba:	4413      	add	r3, r2
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	2b00      	cmp	r3, #0
 80003c0:	bf0c      	ite	eq
 80003c2:	2301      	moveq	r3, #1
 80003c4:	2300      	movne	r3, #0
 80003c6:	b2db      	uxtb	r3, r3
}
 80003c8:	4618      	mov	r0, r3
 80003ca:	370c      	adds	r7, #12
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bc80      	pop	{r7}
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop
 80003d4:	20000104 	.word	0x20000104
 80003d8:	200000a8 	.word	0x200000a8

080003dc <init_led7>:
static const uint16_t* seg7Port;
static const uint16_t* seg7En;

static uint8_t* seg7Val;

void init_led7(const uint16_t* en, const uint16_t* port, uint8_t* buffer, unsigned int no_led7) {
 80003dc:	b480      	push	{r7}
 80003de:	b085      	sub	sp, #20
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	60f8      	str	r0, [r7, #12]
 80003e4:	60b9      	str	r1, [r7, #8]
 80003e6:	607a      	str	r2, [r7, #4]
 80003e8:	603b      	str	r3, [r7, #0]
	NO_OF_LED7 = no_led7;
 80003ea:	4a08      	ldr	r2, [pc, #32]	; (800040c <init_led7+0x30>)
 80003ec:	683b      	ldr	r3, [r7, #0]
 80003ee:	6013      	str	r3, [r2, #0]

	seg7En = en;
 80003f0:	4a07      	ldr	r2, [pc, #28]	; (8000410 <init_led7+0x34>)
 80003f2:	68fb      	ldr	r3, [r7, #12]
 80003f4:	6013      	str	r3, [r2, #0]
	seg7Port = port;
 80003f6:	4a07      	ldr	r2, [pc, #28]	; (8000414 <init_led7+0x38>)
 80003f8:	68bb      	ldr	r3, [r7, #8]
 80003fa:	6013      	str	r3, [r2, #0]
	seg7Val = buffer;
 80003fc:	4a06      	ldr	r2, [pc, #24]	; (8000418 <init_led7+0x3c>)
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	6013      	str	r3, [r2, #0]
}
 8000402:	bf00      	nop
 8000404:	3714      	adds	r7, #20
 8000406:	46bd      	mov	sp, r7
 8000408:	bc80      	pop	{r7}
 800040a:	4770      	bx	lr
 800040c:	200000b4 	.word	0x200000b4
 8000410:	200000bc 	.word	0x200000bc
 8000414:	200000b8 	.word	0x200000b8
 8000418:	200000c0 	.word	0x200000c0

0800041c <display_7SEG>:

void display_7SEG(unsigned int index) {
 800041c:	b580      	push	{r7, lr}
 800041e:	b086      	sub	sp, #24
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SEG_PORT, seg7Port[0] | seg7Port[1] | seg7Port[2] | seg7Port[3] | seg7Port[4] | seg7Port[5] | seg7Port[6], RESET_SEG);
 8000424:	4b3d      	ldr	r3, [pc, #244]	; (800051c <display_7SEG+0x100>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	881a      	ldrh	r2, [r3, #0]
 800042a:	4b3c      	ldr	r3, [pc, #240]	; (800051c <display_7SEG+0x100>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	3302      	adds	r3, #2
 8000430:	881b      	ldrh	r3, [r3, #0]
 8000432:	4313      	orrs	r3, r2
 8000434:	b29a      	uxth	r2, r3
 8000436:	4b39      	ldr	r3, [pc, #228]	; (800051c <display_7SEG+0x100>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	3304      	adds	r3, #4
 800043c:	881b      	ldrh	r3, [r3, #0]
 800043e:	4313      	orrs	r3, r2
 8000440:	b29a      	uxth	r2, r3
 8000442:	4b36      	ldr	r3, [pc, #216]	; (800051c <display_7SEG+0x100>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	3306      	adds	r3, #6
 8000448:	881b      	ldrh	r3, [r3, #0]
 800044a:	4313      	orrs	r3, r2
 800044c:	b29a      	uxth	r2, r3
 800044e:	4b33      	ldr	r3, [pc, #204]	; (800051c <display_7SEG+0x100>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	3308      	adds	r3, #8
 8000454:	881b      	ldrh	r3, [r3, #0]
 8000456:	4313      	orrs	r3, r2
 8000458:	b29a      	uxth	r2, r3
 800045a:	4b30      	ldr	r3, [pc, #192]	; (800051c <display_7SEG+0x100>)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	330a      	adds	r3, #10
 8000460:	881b      	ldrh	r3, [r3, #0]
 8000462:	4313      	orrs	r3, r2
 8000464:	b29a      	uxth	r2, r3
 8000466:	4b2d      	ldr	r3, [pc, #180]	; (800051c <display_7SEG+0x100>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	330c      	adds	r3, #12
 800046c:	881b      	ldrh	r3, [r3, #0]
 800046e:	4313      	orrs	r3, r2
 8000470:	b29b      	uxth	r3, r3
 8000472:	2201      	movs	r2, #1
 8000474:	4619      	mov	r1, r3
 8000476:	482a      	ldr	r0, [pc, #168]	; (8000520 <display_7SEG+0x104>)
 8000478:	f001 f915 	bl	80016a6 <HAL_GPIO_WritePin>

	uint8_t hexcode = seg7Hex[seg7Val[index]];
 800047c:	4b29      	ldr	r3, [pc, #164]	; (8000524 <display_7SEG+0x108>)
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4413      	add	r3, r2
 8000484:	781b      	ldrb	r3, [r3, #0]
 8000486:	461a      	mov	r2, r3
 8000488:	4b27      	ldr	r3, [pc, #156]	; (8000528 <display_7SEG+0x10c>)
 800048a:	5c9b      	ldrb	r3, [r3, r2]
 800048c:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < 7; i++) {
 800048e:	2300      	movs	r3, #0
 8000490:	617b      	str	r3, [r7, #20]
 8000492:	e015      	b.n	80004c0 <display_7SEG+0xa4>
		if((hexcode & (0x40 >> i)) == 0)
 8000494:	7bfa      	ldrb	r2, [r7, #15]
 8000496:	2140      	movs	r1, #64	; 0x40
 8000498:	697b      	ldr	r3, [r7, #20]
 800049a:	fa41 f303 	asr.w	r3, r1, r3
 800049e:	4013      	ands	r3, r2
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d10a      	bne.n	80004ba <display_7SEG+0x9e>
			HAL_GPIO_WritePin(SEG_PORT, seg7Port[i], SET_SEG);
 80004a4:	4b1d      	ldr	r3, [pc, #116]	; (800051c <display_7SEG+0x100>)
 80004a6:	681a      	ldr	r2, [r3, #0]
 80004a8:	697b      	ldr	r3, [r7, #20]
 80004aa:	005b      	lsls	r3, r3, #1
 80004ac:	4413      	add	r3, r2
 80004ae:	881b      	ldrh	r3, [r3, #0]
 80004b0:	2200      	movs	r2, #0
 80004b2:	4619      	mov	r1, r3
 80004b4:	481a      	ldr	r0, [pc, #104]	; (8000520 <display_7SEG+0x104>)
 80004b6:	f001 f8f6 	bl	80016a6 <HAL_GPIO_WritePin>
	for(int i = 0; i < 7; i++) {
 80004ba:	697b      	ldr	r3, [r7, #20]
 80004bc:	3301      	adds	r3, #1
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	697b      	ldr	r3, [r7, #20]
 80004c2:	2b06      	cmp	r3, #6
 80004c4:	dde6      	ble.n	8000494 <display_7SEG+0x78>
	}

	for(int i = 0;  i < NO_OF_LED7; i++) {
 80004c6:	2300      	movs	r3, #0
 80004c8:	613b      	str	r3, [r7, #16]
 80004ca:	e01d      	b.n	8000508 <display_7SEG+0xec>
		if(i == index)
 80004cc:	693b      	ldr	r3, [r7, #16]
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	429a      	cmp	r2, r3
 80004d2:	d10b      	bne.n	80004ec <display_7SEG+0xd0>
			HAL_GPIO_WritePin(SEG_PORT, seg7En[i], ENABLE_LED);
 80004d4:	4b15      	ldr	r3, [pc, #84]	; (800052c <display_7SEG+0x110>)
 80004d6:	681a      	ldr	r2, [r3, #0]
 80004d8:	693b      	ldr	r3, [r7, #16]
 80004da:	005b      	lsls	r3, r3, #1
 80004dc:	4413      	add	r3, r2
 80004de:	881b      	ldrh	r3, [r3, #0]
 80004e0:	2200      	movs	r2, #0
 80004e2:	4619      	mov	r1, r3
 80004e4:	480e      	ldr	r0, [pc, #56]	; (8000520 <display_7SEG+0x104>)
 80004e6:	f001 f8de 	bl	80016a6 <HAL_GPIO_WritePin>
 80004ea:	e00a      	b.n	8000502 <display_7SEG+0xe6>
		else
			HAL_GPIO_WritePin(SEG_PORT, seg7En[i], DISABLE_LED);
 80004ec:	4b0f      	ldr	r3, [pc, #60]	; (800052c <display_7SEG+0x110>)
 80004ee:	681a      	ldr	r2, [r3, #0]
 80004f0:	693b      	ldr	r3, [r7, #16]
 80004f2:	005b      	lsls	r3, r3, #1
 80004f4:	4413      	add	r3, r2
 80004f6:	881b      	ldrh	r3, [r3, #0]
 80004f8:	2201      	movs	r2, #1
 80004fa:	4619      	mov	r1, r3
 80004fc:	4808      	ldr	r0, [pc, #32]	; (8000520 <display_7SEG+0x104>)
 80004fe:	f001 f8d2 	bl	80016a6 <HAL_GPIO_WritePin>
	for(int i = 0;  i < NO_OF_LED7; i++) {
 8000502:	693b      	ldr	r3, [r7, #16]
 8000504:	3301      	adds	r3, #1
 8000506:	613b      	str	r3, [r7, #16]
 8000508:	693a      	ldr	r2, [r7, #16]
 800050a:	4b09      	ldr	r3, [pc, #36]	; (8000530 <display_7SEG+0x114>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	429a      	cmp	r2, r3
 8000510:	d3dc      	bcc.n	80004cc <display_7SEG+0xb0>
	}
}
 8000512:	bf00      	nop
 8000514:	bf00      	nop
 8000516:	3718      	adds	r7, #24
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	200000b8 	.word	0x200000b8
 8000520:	40010c00 	.word	0x40010c00
 8000524:	200000c0 	.word	0x200000c0
 8000528:	20000000 	.word	0x20000000
 800052c:	200000bc 	.word	0x200000bc
 8000530:	200000b4 	.word	0x200000b4

08000534 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000534:	b598      	push	{r3, r4, r7, lr}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000538:	f000 fdb4 	bl	80010a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800053c:	f000 f83e 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000540:	f000 f8c4 	bl	80006cc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000544:	f000 f876 	bl	8000634 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000548:	4815      	ldr	r0, [pc, #84]	; (80005a0 <main+0x6c>)
 800054a:	f001 fcfd 	bl	8001f48 <HAL_TIM_Base_Start_IT>

  init_timer(&htim2, NO_OF_SEC_TIMERS, NO_OF_MIL_TIMERS);
 800054e:	2302      	movs	r3, #2
 8000550:	2202      	movs	r2, #2
 8000552:	4619      	mov	r1, r3
 8000554:	4812      	ldr	r0, [pc, #72]	; (80005a0 <main+0x6c>)
 8000556:	f000 fa5f 	bl	8000a18 <init_timer>
  init_led7(seg7_en, seg7_port, buffer_led7, NO_OF_LED7);
 800055a:	2304      	movs	r3, #4
 800055c:	4a11      	ldr	r2, [pc, #68]	; (80005a4 <main+0x70>)
 800055e:	4912      	ldr	r1, [pc, #72]	; (80005a8 <main+0x74>)
 8000560:	4812      	ldr	r0, [pc, #72]	; (80005ac <main+0x78>)
 8000562:	f7ff ff3b 	bl	80003dc <init_led7>
  init_fsm_input_processing(button_port, NO_OF_BUTTONS);
 8000566:	2103      	movs	r1, #3
 8000568:	4811      	ldr	r0, [pc, #68]	; (80005b0 <main+0x7c>)
 800056a:	f7ff fdef 	bl	800014c <init_fsm_input_processing>
  init_traffic(traffic_port, traffic_time);
 800056e:	4911      	ldr	r1, [pc, #68]	; (80005b4 <main+0x80>)
 8000570:	4811      	ldr	r0, [pc, #68]	; (80005b8 <main+0x84>)
 8000572:	f000 fc23 	bl	8000dbc <init_traffic>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  traffic_display();
 8000576:	f000 fc6d 	bl	8000e54 <traffic_display>
	  fsm_for_input_processing();
 800057a:	f7ff fe25 	bl	80001c8 <fsm_for_input_processing>
	  setBufferLed7(getSecCounter(TRAFFIC_VER_TIMER), getSecCounter(TRAFFIC_HOR_TIMER));
 800057e:	2000      	movs	r0, #0
 8000580:	f000 fb8a 	bl	8000c98 <getSecCounter>
 8000584:	4603      	mov	r3, r0
 8000586:	b2dc      	uxtb	r4, r3
 8000588:	2001      	movs	r0, #1
 800058a:	f000 fb85 	bl	8000c98 <getSecCounter>
 800058e:	4603      	mov	r3, r0
 8000590:	b2db      	uxtb	r3, r3
 8000592:	4619      	mov	r1, r3
 8000594:	4620      	mov	r0, r4
 8000596:	f000 f91f 	bl	80007d8 <setBufferLed7>
	  scanLed7();
 800059a:	f000 f8fb 	bl	8000794 <scanLed7>
	  traffic_display();
 800059e:	e7ea      	b.n	8000576 <main+0x42>
 80005a0:	2000010c 	.word	0x2000010c
 80005a4:	2000000c 	.word	0x2000000c
 80005a8:	08002824 	.word	0x08002824
 80005ac:	08002834 	.word	0x08002834
 80005b0:	0800283c 	.word	0x0800283c
 80005b4:	20000010 	.word	0x20000010
 80005b8:	08002844 	.word	0x08002844

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b090      	sub	sp, #64	; 0x40
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0318 	add.w	r3, r7, #24
 80005c6:	2228      	movs	r2, #40	; 0x28
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f002 f896 	bl	80026fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
 80005dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005de:	2302      	movs	r3, #2
 80005e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005e2:	2301      	movs	r3, #1
 80005e4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005e6:	2310      	movs	r3, #16
 80005e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005ea:	2300      	movs	r3, #0
 80005ec:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ee:	f107 0318 	add.w	r3, r7, #24
 80005f2:	4618      	mov	r0, r3
 80005f4:	f001 f870 	bl	80016d8 <HAL_RCC_OscConfig>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80005fe:	f000 f927 	bl	8000850 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000602:	230f      	movs	r3, #15
 8000604:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000606:	2300      	movs	r3, #0
 8000608:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800060e:	2300      	movs	r3, #0
 8000610:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f001 fadc 	bl	8001bd8 <HAL_RCC_ClockConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000626:	f000 f913 	bl	8000850 <Error_Handler>
  }
}
 800062a:	bf00      	nop
 800062c:	3740      	adds	r7, #64	; 0x40
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
	...

08000634 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b086      	sub	sp, #24
 8000638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800063a:	f107 0308 	add.w	r3, r7, #8
 800063e:	2200      	movs	r2, #0
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	605a      	str	r2, [r3, #4]
 8000644:	609a      	str	r2, [r3, #8]
 8000646:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000648:	463b      	mov	r3, r7
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000650:	4b1d      	ldr	r3, [pc, #116]	; (80006c8 <MX_TIM2_Init+0x94>)
 8000652:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000656:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8000658:	4b1b      	ldr	r3, [pc, #108]	; (80006c8 <MX_TIM2_Init+0x94>)
 800065a:	f240 321f 	movw	r2, #799	; 0x31f
 800065e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000660:	4b19      	ldr	r3, [pc, #100]	; (80006c8 <MX_TIM2_Init+0x94>)
 8000662:	2200      	movs	r2, #0
 8000664:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8000666:	4b18      	ldr	r3, [pc, #96]	; (80006c8 <MX_TIM2_Init+0x94>)
 8000668:	2263      	movs	r2, #99	; 0x63
 800066a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800066c:	4b16      	ldr	r3, [pc, #88]	; (80006c8 <MX_TIM2_Init+0x94>)
 800066e:	2200      	movs	r2, #0
 8000670:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000672:	4b15      	ldr	r3, [pc, #84]	; (80006c8 <MX_TIM2_Init+0x94>)
 8000674:	2200      	movs	r2, #0
 8000676:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000678:	4813      	ldr	r0, [pc, #76]	; (80006c8 <MX_TIM2_Init+0x94>)
 800067a:	f001 fc15 	bl	8001ea8 <HAL_TIM_Base_Init>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000684:	f000 f8e4 	bl	8000850 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000688:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800068c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800068e:	f107 0308 	add.w	r3, r7, #8
 8000692:	4619      	mov	r1, r3
 8000694:	480c      	ldr	r0, [pc, #48]	; (80006c8 <MX_TIM2_Init+0x94>)
 8000696:	f001 fdab 	bl	80021f0 <HAL_TIM_ConfigClockSource>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80006a0:	f000 f8d6 	bl	8000850 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006a4:	2300      	movs	r3, #0
 80006a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006a8:	2300      	movs	r3, #0
 80006aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006ac:	463b      	mov	r3, r7
 80006ae:	4619      	mov	r1, r3
 80006b0:	4805      	ldr	r0, [pc, #20]	; (80006c8 <MX_TIM2_Init+0x94>)
 80006b2:	f001 ff73 	bl	800259c <HAL_TIMEx_MasterConfigSynchronization>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80006bc:	f000 f8c8 	bl	8000850 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80006c0:	bf00      	nop
 80006c2:	3718      	adds	r7, #24
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	2000010c 	.word	0x2000010c

080006cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b086      	sub	sp, #24
 80006d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d2:	f107 0308 	add.w	r3, r7, #8
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e0:	4b29      	ldr	r3, [pc, #164]	; (8000788 <MX_GPIO_Init+0xbc>)
 80006e2:	699b      	ldr	r3, [r3, #24]
 80006e4:	4a28      	ldr	r2, [pc, #160]	; (8000788 <MX_GPIO_Init+0xbc>)
 80006e6:	f043 0304 	orr.w	r3, r3, #4
 80006ea:	6193      	str	r3, [r2, #24]
 80006ec:	4b26      	ldr	r3, [pc, #152]	; (8000788 <MX_GPIO_Init+0xbc>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	f003 0304 	and.w	r3, r3, #4
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f8:	4b23      	ldr	r3, [pc, #140]	; (8000788 <MX_GPIO_Init+0xbc>)
 80006fa:	699b      	ldr	r3, [r3, #24]
 80006fc:	4a22      	ldr	r2, [pc, #136]	; (8000788 <MX_GPIO_Init+0xbc>)
 80006fe:	f043 0308 	orr.w	r3, r3, #8
 8000702:	6193      	str	r3, [r2, #24]
 8000704:	4b20      	ldr	r3, [pc, #128]	; (8000788 <MX_GPIO_Init+0xbc>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	f003 0308 	and.w	r3, r3, #8
 800070c:	603b      	str	r3, [r7, #0]
 800070e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_Pin|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000710:	2200      	movs	r2, #0
 8000712:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 8000716:	481d      	ldr	r0, [pc, #116]	; (800078c <MX_GPIO_Init+0xc0>)
 8000718:	f000 ffc5 	bl	80016a6 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800071c:	2200      	movs	r2, #0
 800071e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8000722:	481b      	ldr	r0, [pc, #108]	; (8000790 <MX_GPIO_Init+0xc4>)
 8000724:	f000 ffbf 	bl	80016a6 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : DEBUG_Pin PA4 PA5 PA6
                           PA7 PA8 PA9 */
  GPIO_InitStruct.Pin = DEBUG_Pin|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000728:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800072c:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072e:	2301      	movs	r3, #1
 8000730:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000736:	2302      	movs	r3, #2
 8000738:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800073a:	f107 0308 	add.w	r3, r7, #8
 800073e:	4619      	mov	r1, r3
 8000740:	4812      	ldr	r0, [pc, #72]	; (800078c <MX_GPIO_Init+0xc0>)
 8000742:	f000 fe1f 	bl	8001384 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000746:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800074a:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074c:	2301      	movs	r3, #1
 800074e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000754:	2302      	movs	r3, #2
 8000756:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000758:	f107 0308 	add.w	r3, r7, #8
 800075c:	4619      	mov	r1, r3
 800075e:	480c      	ldr	r0, [pc, #48]	; (8000790 <MX_GPIO_Init+0xc4>)
 8000760:	f000 fe10 	bl	8001384 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000764:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000768:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800076a:	2300      	movs	r3, #0
 800076c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076e:	2300      	movs	r3, #0
 8000770:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000772:	f107 0308 	add.w	r3, r7, #8
 8000776:	4619      	mov	r1, r3
 8000778:	4804      	ldr	r0, [pc, #16]	; (800078c <MX_GPIO_Init+0xc0>)
 800077a:	f000 fe03 	bl	8001384 <HAL_GPIO_Init>

}
 800077e:	bf00      	nop
 8000780:	3718      	adds	r7, #24
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	40021000 	.word	0x40021000
 800078c:	40010800 	.word	0x40010800
 8000790:	40010c00 	.word	0x40010c00

08000794 <scanLed7>:

/* USER CODE BEGIN 4 */
void scanLed7() {
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
	static uint8_t index = 0;

	if(getMilFlag(SCAN_TIMER)) {
 8000798:	2000      	movs	r0, #0
 800079a:	f000 fa45 	bl	8000c28 <getMilFlag>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d014      	beq.n	80007ce <scanLed7+0x3a>
		setMilTimer(SCAN_TIMER, scanTime);
 80007a4:	23fa      	movs	r3, #250	; 0xfa
 80007a6:	4619      	mov	r1, r3
 80007a8:	2000      	movs	r0, #0
 80007aa:	f000 f9bd 	bl	8000b28 <setMilTimer>
		display_7SEG(index++);
 80007ae:	4b09      	ldr	r3, [pc, #36]	; (80007d4 <scanLed7+0x40>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	1c5a      	adds	r2, r3, #1
 80007b4:	b2d1      	uxtb	r1, r2
 80007b6:	4a07      	ldr	r2, [pc, #28]	; (80007d4 <scanLed7+0x40>)
 80007b8:	7011      	strb	r1, [r2, #0]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff fe2e 	bl	800041c <display_7SEG>
		if(index == 4) index = 0;
 80007c0:	4b04      	ldr	r3, [pc, #16]	; (80007d4 <scanLed7+0x40>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b04      	cmp	r3, #4
 80007c6:	d102      	bne.n	80007ce <scanLed7+0x3a>
 80007c8:	4b02      	ldr	r3, [pc, #8]	; (80007d4 <scanLed7+0x40>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
	}
}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	200000c4 	.word	0x200000c4

080007d8 <setBufferLed7>:
void setBufferLed7(uint8_t firstPair, uint8_t secondPair) {
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	460a      	mov	r2, r1
 80007e2:	71fb      	strb	r3, [r7, #7]
 80007e4:	4613      	mov	r3, r2
 80007e6:	71bb      	strb	r3, [r7, #6]
	buffer_led7[0] = firstPair / 10;
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	4a17      	ldr	r2, [pc, #92]	; (8000848 <setBufferLed7+0x70>)
 80007ec:	fba2 2303 	umull	r2, r3, r2, r3
 80007f0:	08db      	lsrs	r3, r3, #3
 80007f2:	b2da      	uxtb	r2, r3
 80007f4:	4b15      	ldr	r3, [pc, #84]	; (800084c <setBufferLed7+0x74>)
 80007f6:	701a      	strb	r2, [r3, #0]
	buffer_led7[1] = firstPair % 10;
 80007f8:	79fa      	ldrb	r2, [r7, #7]
 80007fa:	4b13      	ldr	r3, [pc, #76]	; (8000848 <setBufferLed7+0x70>)
 80007fc:	fba3 1302 	umull	r1, r3, r3, r2
 8000800:	08d9      	lsrs	r1, r3, #3
 8000802:	460b      	mov	r3, r1
 8000804:	009b      	lsls	r3, r3, #2
 8000806:	440b      	add	r3, r1
 8000808:	005b      	lsls	r3, r3, #1
 800080a:	1ad3      	subs	r3, r2, r3
 800080c:	b2da      	uxtb	r2, r3
 800080e:	4b0f      	ldr	r3, [pc, #60]	; (800084c <setBufferLed7+0x74>)
 8000810:	705a      	strb	r2, [r3, #1]
	buffer_led7[2] = secondPair / 10;
 8000812:	79bb      	ldrb	r3, [r7, #6]
 8000814:	4a0c      	ldr	r2, [pc, #48]	; (8000848 <setBufferLed7+0x70>)
 8000816:	fba2 2303 	umull	r2, r3, r2, r3
 800081a:	08db      	lsrs	r3, r3, #3
 800081c:	b2da      	uxtb	r2, r3
 800081e:	4b0b      	ldr	r3, [pc, #44]	; (800084c <setBufferLed7+0x74>)
 8000820:	709a      	strb	r2, [r3, #2]
	buffer_led7[3] = secondPair % 10;
 8000822:	79ba      	ldrb	r2, [r7, #6]
 8000824:	4b08      	ldr	r3, [pc, #32]	; (8000848 <setBufferLed7+0x70>)
 8000826:	fba3 1302 	umull	r1, r3, r3, r2
 800082a:	08d9      	lsrs	r1, r3, #3
 800082c:	460b      	mov	r3, r1
 800082e:	009b      	lsls	r3, r3, #2
 8000830:	440b      	add	r3, r1
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	1ad3      	subs	r3, r2, r3
 8000836:	b2da      	uxtb	r2, r3
 8000838:	4b04      	ldr	r3, [pc, #16]	; (800084c <setBufferLed7+0x74>)
 800083a:	70da      	strb	r2, [r3, #3]
}
 800083c:	bf00      	nop
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	cccccccd 	.word	0xcccccccd
 800084c:	2000000c 	.word	0x2000000c

08000850 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000854:	b672      	cpsid	i
}
 8000856:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000858:	e7fe      	b.n	8000858 <Error_Handler+0x8>
	...

0800085c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800085c:	b480      	push	{r7}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000862:	4b15      	ldr	r3, [pc, #84]	; (80008b8 <HAL_MspInit+0x5c>)
 8000864:	699b      	ldr	r3, [r3, #24]
 8000866:	4a14      	ldr	r2, [pc, #80]	; (80008b8 <HAL_MspInit+0x5c>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	6193      	str	r3, [r2, #24]
 800086e:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <HAL_MspInit+0x5c>)
 8000870:	699b      	ldr	r3, [r3, #24]
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	60bb      	str	r3, [r7, #8]
 8000878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800087a:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <HAL_MspInit+0x5c>)
 800087c:	69db      	ldr	r3, [r3, #28]
 800087e:	4a0e      	ldr	r2, [pc, #56]	; (80008b8 <HAL_MspInit+0x5c>)
 8000880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000884:	61d3      	str	r3, [r2, #28]
 8000886:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <HAL_MspInit+0x5c>)
 8000888:	69db      	ldr	r3, [r3, #28]
 800088a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000892:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <HAL_MspInit+0x60>)
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800089e:	60fb      	str	r3, [r7, #12]
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	4a04      	ldr	r2, [pc, #16]	; (80008bc <HAL_MspInit+0x60>)
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ae:	bf00      	nop
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	40021000 	.word	0x40021000
 80008bc:	40010000 	.word	0x40010000

080008c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008d0:	d113      	bne.n	80008fa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80008d2:	4b0c      	ldr	r3, [pc, #48]	; (8000904 <HAL_TIM_Base_MspInit+0x44>)
 80008d4:	69db      	ldr	r3, [r3, #28]
 80008d6:	4a0b      	ldr	r2, [pc, #44]	; (8000904 <HAL_TIM_Base_MspInit+0x44>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	61d3      	str	r3, [r2, #28]
 80008de:	4b09      	ldr	r3, [pc, #36]	; (8000904 <HAL_TIM_Base_MspInit+0x44>)
 80008e0:	69db      	ldr	r3, [r3, #28]
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	2100      	movs	r1, #0
 80008ee:	201c      	movs	r0, #28
 80008f0:	f000 fd11 	bl	8001316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80008f4:	201c      	movs	r0, #28
 80008f6:	f000 fd2a 	bl	800134e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80008fa:	bf00      	nop
 80008fc:	3710      	adds	r7, #16
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40021000 	.word	0x40021000

08000908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800090c:	e7fe      	b.n	800090c <NMI_Handler+0x4>

0800090e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800090e:	b480      	push	{r7}
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000912:	e7fe      	b.n	8000912 <HardFault_Handler+0x4>

08000914 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000918:	e7fe      	b.n	8000918 <MemManage_Handler+0x4>

0800091a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800091a:	b480      	push	{r7}
 800091c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800091e:	e7fe      	b.n	800091e <BusFault_Handler+0x4>

08000920 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000924:	e7fe      	b.n	8000924 <UsageFault_Handler+0x4>

08000926 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000926:	b480      	push	{r7}
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800092a:	bf00      	nop
 800092c:	46bd      	mov	sp, r7
 800092e:	bc80      	pop	{r7}
 8000930:	4770      	bx	lr

08000932 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000932:	b480      	push	{r7}
 8000934:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000936:	bf00      	nop
 8000938:	46bd      	mov	sp, r7
 800093a:	bc80      	pop	{r7}
 800093c:	4770      	bx	lr

0800093e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000942:	bf00      	nop
 8000944:	46bd      	mov	sp, r7
 8000946:	bc80      	pop	{r7}
 8000948:	4770      	bx	lr

0800094a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800094e:	f000 fbef 	bl	8001130 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000952:	bf00      	nop
 8000954:	bd80      	pop	{r7, pc}
	...

08000958 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800095c:	4802      	ldr	r0, [pc, #8]	; (8000968 <TIM2_IRQHandler+0x10>)
 800095e:	f001 fb3f 	bl	8001fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	2000010c 	.word	0x2000010c

0800096c <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000976:	f001 fe7b 	bl	8002670 <__errno>
 800097a:	4603      	mov	r3, r0
 800097c:	2216      	movs	r2, #22
 800097e:	601a      	str	r2, [r3, #0]
	return -1;
 8000980:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000984:	4618      	mov	r0, r3
 8000986:	3708      	adds	r7, #8
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}

0800098c <_exit>:

void _exit (int status)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000994:	f04f 31ff 	mov.w	r1, #4294967295
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f7ff ffe7 	bl	800096c <_kill>
	while (1) {}		/* Make sure we hang here */
 800099e:	e7fe      	b.n	800099e <_exit+0x12>

080009a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a8:	4a14      	ldr	r2, [pc, #80]	; (80009fc <_sbrk+0x5c>)
 80009aa:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <_sbrk+0x60>)
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b4:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <_sbrk+0x64>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d102      	bne.n	80009c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009bc:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <_sbrk+0x64>)
 80009be:	4a12      	ldr	r2, [pc, #72]	; (8000a08 <_sbrk+0x68>)
 80009c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <_sbrk+0x64>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d207      	bcs.n	80009e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d0:	f001 fe4e 	bl	8002670 <__errno>
 80009d4:	4603      	mov	r3, r0
 80009d6:	220c      	movs	r2, #12
 80009d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009da:	f04f 33ff 	mov.w	r3, #4294967295
 80009de:	e009      	b.n	80009f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e0:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <_sbrk+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e6:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <_sbrk+0x64>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4413      	add	r3, r2
 80009ee:	4a05      	ldr	r2, [pc, #20]	; (8000a04 <_sbrk+0x64>)
 80009f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009f2:	68fb      	ldr	r3, [r7, #12]
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3718      	adds	r7, #24
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20002800 	.word	0x20002800
 8000a00:	00000400 	.word	0x00000400
 8000a04:	200000c8 	.word	0x200000c8
 8000a08:	20000168 	.word	0x20000168

08000a0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bc80      	pop	{r7}
 8000a16:	4770      	bx	lr

08000a18 <init_timer>:

// array to store timeout flag
static uint8_t* timer_mil_flag;
static uint8_t* timer_sec_flag;

void init_timer(TIM_HandleTypeDef *tim, unsigned int num_sec, unsigned int num_mil) {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	60f8      	str	r0, [r7, #12]
 8000a20:	60b9      	str	r1, [r7, #8]
 8000a22:	607a      	str	r2, [r7, #4]
	// init parameter for software timer
	TIMER_CYCLE = (tim->Instance->ARR+1) * (tim->Instance->PSC+1) / TIMER_CLOCK_FREQ;
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	68fa      	ldr	r2, [r7, #12]
 8000a2e:	6812      	ldr	r2, [r2, #0]
 8000a30:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000a32:	3201      	adds	r2, #1
 8000a34:	fb02 f303 	mul.w	r3, r2, r3
 8000a38:	4a33      	ldr	r2, [pc, #204]	; (8000b08 <init_timer+0xf0>)
 8000a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a3e:	0a5b      	lsrs	r3, r3, #9
 8000a40:	4a32      	ldr	r2, [pc, #200]	; (8000b0c <init_timer+0xf4>)
 8000a42:	6013      	str	r3, [r2, #0]
	NO_OF_MIL_TIMERS = num_mil;
 8000a44:	4a32      	ldr	r2, [pc, #200]	; (8000b10 <init_timer+0xf8>)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	6013      	str	r3, [r2, #0]
	NO_OF_SEC_TIMERS = num_sec;
 8000a4a:	4a32      	ldr	r2, [pc, #200]	; (8000b14 <init_timer+0xfc>)
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	6013      	str	r3, [r2, #0]

	// init array for counter and flag
	timer_mil_counter = (unsigned int*)malloc(NO_OF_MIL_TIMERS * sizeof(unsigned int));
 8000a50:	4b2f      	ldr	r3, [pc, #188]	; (8000b10 <init_timer+0xf8>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	009b      	lsls	r3, r3, #2
 8000a56:	4618      	mov	r0, r3
 8000a58:	f001 fe48 	bl	80026ec <malloc>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	461a      	mov	r2, r3
 8000a60:	4b2d      	ldr	r3, [pc, #180]	; (8000b18 <init_timer+0x100>)
 8000a62:	601a      	str	r2, [r3, #0]
	timer_sec_counter = (unsigned int*)malloc(NO_OF_SEC_TIMERS * sizeof(unsigned int));
 8000a64:	4b2b      	ldr	r3, [pc, #172]	; (8000b14 <init_timer+0xfc>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	009b      	lsls	r3, r3, #2
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f001 fe3e 	bl	80026ec <malloc>
 8000a70:	4603      	mov	r3, r0
 8000a72:	461a      	mov	r2, r3
 8000a74:	4b29      	ldr	r3, [pc, #164]	; (8000b1c <init_timer+0x104>)
 8000a76:	601a      	str	r2, [r3, #0]
	timer_mil_flag = (uint8_t*)malloc(NO_OF_MIL_TIMERS * sizeof(uint8_t));
 8000a78:	4b25      	ldr	r3, [pc, #148]	; (8000b10 <init_timer+0xf8>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f001 fe35 	bl	80026ec <malloc>
 8000a82:	4603      	mov	r3, r0
 8000a84:	461a      	mov	r2, r3
 8000a86:	4b26      	ldr	r3, [pc, #152]	; (8000b20 <init_timer+0x108>)
 8000a88:	601a      	str	r2, [r3, #0]
	timer_sec_flag = (uint8_t*)malloc(NO_OF_SEC_TIMERS * sizeof(uint8_t));
 8000a8a:	4b22      	ldr	r3, [pc, #136]	; (8000b14 <init_timer+0xfc>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f001 fe2c 	bl	80026ec <malloc>
 8000a94:	4603      	mov	r3, r0
 8000a96:	461a      	mov	r2, r3
 8000a98:	4b22      	ldr	r3, [pc, #136]	; (8000b24 <init_timer+0x10c>)
 8000a9a:	601a      	str	r2, [r3, #0]

	// init value for array
	for(int i = 0; i < NO_OF_MIL_TIMERS; i++) {
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	617b      	str	r3, [r7, #20]
 8000aa0:	e00f      	b.n	8000ac2 <init_timer+0xaa>
		timer_mil_counter[i] = 0;
 8000aa2:	4b1d      	ldr	r3, [pc, #116]	; (8000b18 <init_timer+0x100>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	4413      	add	r3, r2
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
		timer_mil_flag[i] = 1;
 8000ab0:	4b1b      	ldr	r3, [pc, #108]	; (8000b20 <init_timer+0x108>)
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	2201      	movs	r2, #1
 8000aba:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_MIL_TIMERS; i++) {
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	617b      	str	r3, [r7, #20]
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <init_timer+0xf8>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d3ea      	bcc.n	8000aa2 <init_timer+0x8a>
	}
	for(int i = 0; i < NO_OF_SEC_TIMERS; i++) {
 8000acc:	2300      	movs	r3, #0
 8000ace:	613b      	str	r3, [r7, #16]
 8000ad0:	e00f      	b.n	8000af2 <init_timer+0xda>
		timer_sec_counter[i] = 0;
 8000ad2:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <init_timer+0x104>)
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	4413      	add	r3, r2
 8000adc:	2200      	movs	r2, #0
 8000ade:	601a      	str	r2, [r3, #0]
		timer_sec_flag[i] = 1;
 8000ae0:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <init_timer+0x10c>)
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	693b      	ldr	r3, [r7, #16]
 8000ae6:	4413      	add	r3, r2
 8000ae8:	2201      	movs	r2, #1
 8000aea:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_SEC_TIMERS; i++) {
 8000aec:	693b      	ldr	r3, [r7, #16]
 8000aee:	3301      	adds	r3, #1
 8000af0:	613b      	str	r3, [r7, #16]
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	4b07      	ldr	r3, [pc, #28]	; (8000b14 <init_timer+0xfc>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d3ea      	bcc.n	8000ad2 <init_timer+0xba>
	}
}
 8000afc:	bf00      	nop
 8000afe:	bf00      	nop
 8000b00:	3718      	adds	r7, #24
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	10624dd3 	.word	0x10624dd3
 8000b0c:	200000cc 	.word	0x200000cc
 8000b10:	200000d0 	.word	0x200000d0
 8000b14:	200000d4 	.word	0x200000d4
 8000b18:	200000d8 	.word	0x200000d8
 8000b1c:	200000dc 	.word	0x200000dc
 8000b20:	200000e0 	.word	0x200000e0
 8000b24:	200000e4 	.word	0x200000e4

08000b28 <setMilTimer>:

uint8_t setMilTimer(uint8_t timer, unsigned int value) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	6039      	str	r1, [r7, #0]
 8000b32:	71fb      	strb	r3, [r7, #7]
	if((value * 1000) % TIMER_CYCLE != 0) {
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b3a:	fb02 f303 	mul.w	r3, r2, r3
 8000b3e:	4a15      	ldr	r2, [pc, #84]	; (8000b94 <setMilTimer+0x6c>)
 8000b40:	6812      	ldr	r2, [r2, #0]
 8000b42:	fbb3 f1f2 	udiv	r1, r3, r2
 8000b46:	fb02 f201 	mul.w	r2, r2, r1
 8000b4a:	1a9b      	subs	r3, r3, r2
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <setMilTimer+0x2c>
		return 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	e01a      	b.n	8000b8a <setMilTimer+0x62>
	}
	if(timer >= NO_OF_SEC_TIMERS) {
 8000b54:	79fa      	ldrb	r2, [r7, #7]
 8000b56:	4b10      	ldr	r3, [pc, #64]	; (8000b98 <setMilTimer+0x70>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	d303      	bcc.n	8000b66 <setMilTimer+0x3e>
		exit(-1);
 8000b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8000b62:	f001 fd8b 	bl	800267c <exit>
	}

	timer_mil_counter[timer] = value / TIMER_CYCLE;
 8000b66:	4b0b      	ldr	r3, [pc, #44]	; (8000b94 <setMilTimer+0x6c>)
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <setMilTimer+0x74>)
 8000b6c:	6819      	ldr	r1, [r3, #0]
 8000b6e:	79fb      	ldrb	r3, [r7, #7]
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	440b      	add	r3, r1
 8000b74:	6839      	ldr	r1, [r7, #0]
 8000b76:	fbb1 f2f2 	udiv	r2, r1, r2
 8000b7a:	601a      	str	r2, [r3, #0]
	timer_mil_flag[timer] = 0;
 8000b7c:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <setMilTimer+0x78>)
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	4413      	add	r3, r2
 8000b84:	2200      	movs	r2, #0
 8000b86:	701a      	strb	r2, [r3, #0]
	return 1;
 8000b88:	2301      	movs	r3, #1
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	200000cc 	.word	0x200000cc
 8000b98:	200000d4 	.word	0x200000d4
 8000b9c:	200000d8 	.word	0x200000d8
 8000ba0:	200000e0 	.word	0x200000e0

08000ba4 <setSecTimer>:
uint8_t setSecTimer(uint8_t timer, unsigned int value) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	6039      	str	r1, [r7, #0]
 8000bae:	71fb      	strb	r3, [r7, #7]
	if((value * 1000) % TIMER_CYCLE != 0) {
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bb6:	fb02 f303 	mul.w	r3, r2, r3
 8000bba:	4a17      	ldr	r2, [pc, #92]	; (8000c18 <setSecTimer+0x74>)
 8000bbc:	6812      	ldr	r2, [r2, #0]
 8000bbe:	fbb3 f1f2 	udiv	r1, r3, r2
 8000bc2:	fb02 f201 	mul.w	r2, r2, r1
 8000bc6:	1a9b      	subs	r3, r3, r2
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <setSecTimer+0x2c>
		return 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	e01e      	b.n	8000c0e <setSecTimer+0x6a>
	}
	if(timer >= NO_OF_SEC_TIMERS) {
 8000bd0:	79fa      	ldrb	r2, [r7, #7]
 8000bd2:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <setSecTimer+0x78>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d303      	bcc.n	8000be2 <setSecTimer+0x3e>
		exit(-1);
 8000bda:	f04f 30ff 	mov.w	r0, #4294967295
 8000bde:	f001 fd4d 	bl	800267c <exit>
	}

	timer_sec_counter[timer] = value*1000 / TIMER_CYCLE;
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000be8:	fb02 f103 	mul.w	r1, r2, r3
 8000bec:	4b0a      	ldr	r3, [pc, #40]	; (8000c18 <setSecTimer+0x74>)
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <setSecTimer+0x7c>)
 8000bf2:	6818      	ldr	r0, [r3, #0]
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	4403      	add	r3, r0
 8000bfa:	fbb1 f2f2 	udiv	r2, r1, r2
 8000bfe:	601a      	str	r2, [r3, #0]
	timer_sec_flag[timer] = 0;
 8000c00:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <setSecTimer+0x80>)
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	4413      	add	r3, r2
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]
	return 1;
 8000c0c:	2301      	movs	r3, #1
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3708      	adds	r7, #8
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	200000cc 	.word	0x200000cc
 8000c1c:	200000d4 	.word	0x200000d4
 8000c20:	200000dc 	.word	0x200000dc
 8000c24:	200000e4 	.word	0x200000e4

08000c28 <getMilFlag>:

uint8_t getMilFlag(uint8_t timer) {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	4603      	mov	r3, r0
 8000c30:	71fb      	strb	r3, [r7, #7]
	if(timer >= NO_OF_SEC_TIMERS) {
 8000c32:	79fa      	ldrb	r2, [r7, #7]
 8000c34:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <getMilFlag+0x30>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d303      	bcc.n	8000c44 <getMilFlag+0x1c>
		exit(-1);
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	f001 fd1c 	bl	800267c <exit>
	}
	return timer_mil_flag[timer];
 8000c44:	4b05      	ldr	r3, [pc, #20]	; (8000c5c <getMilFlag+0x34>)
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	781b      	ldrb	r3, [r3, #0]
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	200000d4 	.word	0x200000d4
 8000c5c:	200000e0 	.word	0x200000e0

08000c60 <getSecFlag>:
uint8_t getSecFlag(uint8_t timer) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	4603      	mov	r3, r0
 8000c68:	71fb      	strb	r3, [r7, #7]
	if(timer >= NO_OF_SEC_TIMERS) {
 8000c6a:	79fa      	ldrb	r2, [r7, #7]
 8000c6c:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <getSecFlag+0x30>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d303      	bcc.n	8000c7c <getSecFlag+0x1c>
		exit(-1);
 8000c74:	f04f 30ff 	mov.w	r0, #4294967295
 8000c78:	f001 fd00 	bl	800267c <exit>
	}
	return timer_sec_flag[timer];
 8000c7c:	4b05      	ldr	r3, [pc, #20]	; (8000c94 <getSecFlag+0x34>)
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	4413      	add	r3, r2
 8000c84:	781b      	ldrb	r3, [r3, #0]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	200000d4 	.word	0x200000d4
 8000c94:	200000e4 	.word	0x200000e4

08000c98 <getSecCounter>:
	if(timer >= NO_OF_MIL_TIMERS) {
		exit(-1);
	}
	return timer_mil_counter[timer];
}
unsigned int getSecCounter(uint8_t timer) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	71fb      	strb	r3, [r7, #7]
	if(timer >= NO_OF_SEC_TIMERS) {
 8000ca2:	79fa      	ldrb	r2, [r7, #7]
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <getSecCounter+0x40>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d303      	bcc.n	8000cb4 <getSecCounter+0x1c>
		exit(-1);
 8000cac:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb0:	f001 fce4 	bl	800267c <exit>
	}
	return timer_sec_counter[timer] * TIMER_CYCLE / 1000;
 8000cb4:	4b09      	ldr	r3, [pc, #36]	; (8000cdc <getSecCounter+0x44>)
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	4413      	add	r3, r2
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a07      	ldr	r2, [pc, #28]	; (8000ce0 <getSecCounter+0x48>)
 8000cc2:	6812      	ldr	r2, [r2, #0]
 8000cc4:	fb02 f303 	mul.w	r3, r2, r3
 8000cc8:	4a06      	ldr	r2, [pc, #24]	; (8000ce4 <getSecCounter+0x4c>)
 8000cca:	fba2 2303 	umull	r2, r3, r2, r3
 8000cce:	099b      	lsrs	r3, r3, #6
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	200000d4 	.word	0x200000d4
 8000cdc:	200000dc 	.word	0x200000dc
 8000ce0:	200000cc 	.word	0x200000cc
 8000ce4:	10624dd3 	.word	0x10624dd3

08000ce8 <HAL_TIM_PeriodElapsedCallback>:
		exit(-1);
	}
	timer_sec_flag[timer] = 0;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
	button_reading();
 8000cf0:	f7ff fb06 	bl	8000300 <button_reading>
	for(int i = 0; i < NO_OF_MIL_TIMERS; i++) {
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	e020      	b.n	8000d3c <HAL_TIM_PeriodElapsedCallback+0x54>
		if(timer_mil_counter[i] > 0) {
 8000cfa:	4b2a      	ldr	r3, [pc, #168]	; (8000da4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	4413      	add	r3, r2
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d015      	beq.n	8000d36 <HAL_TIM_PeriodElapsedCallback+0x4e>
			timer_mil_counter[i]--;
 8000d0a:	4b26      	ldr	r3, [pc, #152]	; (8000da4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	4413      	add	r3, r2
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	3a01      	subs	r2, #1
 8000d18:	601a      	str	r2, [r3, #0]
			if(timer_mil_counter[i] == 0) {
 8000d1a:	4b22      	ldr	r3, [pc, #136]	; (8000da4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	4413      	add	r3, r2
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d105      	bne.n	8000d36 <HAL_TIM_PeriodElapsedCallback+0x4e>
				timer_mil_flag[i] = 1;
 8000d2a:	4b1f      	ldr	r3, [pc, #124]	; (8000da8 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	4413      	add	r3, r2
 8000d32:	2201      	movs	r2, #1
 8000d34:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_MIL_TIMERS; i++) {
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	68fa      	ldr	r2, [r7, #12]
 8000d3e:	4b1b      	ldr	r3, [pc, #108]	; (8000dac <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d3d9      	bcc.n	8000cfa <HAL_TIM_PeriodElapsedCallback+0x12>
			}
		}
	}

	for(int i = 0; i < NO_OF_SEC_TIMERS; i++) {
 8000d46:	2300      	movs	r3, #0
 8000d48:	60bb      	str	r3, [r7, #8]
 8000d4a:	e020      	b.n	8000d8e <HAL_TIM_PeriodElapsedCallback+0xa6>
		if(timer_sec_counter[i] > 0) {
 8000d4c:	4b18      	ldr	r3, [pc, #96]	; (8000db0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	4413      	add	r3, r2
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d015      	beq.n	8000d88 <HAL_TIM_PeriodElapsedCallback+0xa0>
			timer_sec_counter[i]--;
 8000d5c:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	4413      	add	r3, r2
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	3a01      	subs	r2, #1
 8000d6a:	601a      	str	r2, [r3, #0]
			if(timer_sec_counter[i] == 0) {
 8000d6c:	4b10      	ldr	r3, [pc, #64]	; (8000db0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	4413      	add	r3, r2
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d105      	bne.n	8000d88 <HAL_TIM_PeriodElapsedCallback+0xa0>
				timer_sec_flag[i] = 1;
 8000d7c:	4b0d      	ldr	r3, [pc, #52]	; (8000db4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	4413      	add	r3, r2
 8000d84:	2201      	movs	r2, #1
 8000d86:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_SEC_TIMERS; i++) {
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	60bb      	str	r3, [r7, #8]
 8000d8e:	68ba      	ldr	r2, [r7, #8]
 8000d90:	4b09      	ldr	r3, [pc, #36]	; (8000db8 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d3d9      	bcc.n	8000d4c <HAL_TIM_PeriodElapsedCallback+0x64>
			}
		}
	}
}
 8000d98:	bf00      	nop
 8000d9a:	bf00      	nop
 8000d9c:	3710      	adds	r7, #16
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	200000d8 	.word	0x200000d8
 8000da8:	200000e0 	.word	0x200000e0
 8000dac:	200000d0 	.word	0x200000d0
 8000db0:	200000dc 	.word	0x200000dc
 8000db4:	200000e4 	.word	0x200000e4
 8000db8:	200000d4 	.word	0x200000d4

08000dbc <init_traffic>:
static const uint16_t* lightPort;
static uint8_t* lightTime;

static uint16_t allpin;

void init_traffic(const uint16_t* port, uint8_t* time) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
	lightPort = port;
 8000dc6:	4a1d      	ldr	r2, [pc, #116]	; (8000e3c <init_traffic+0x80>)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6013      	str	r3, [r2, #0]
	lightTime = time;
 8000dcc:	4a1c      	ldr	r2, [pc, #112]	; (8000e40 <init_traffic+0x84>)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	6013      	str	r3, [r2, #0]

	ver_state = STATE_YELLOW;
 8000dd2:	4b1c      	ldr	r3, [pc, #112]	; (8000e44 <init_traffic+0x88>)
 8000dd4:	2202      	movs	r2, #2
 8000dd6:	701a      	strb	r2, [r3, #0]
	hor_state = STATE_RED;
 8000dd8:	4b1b      	ldr	r3, [pc, #108]	; (8000e48 <init_traffic+0x8c>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	701a      	strb	r2, [r3, #0]

	allpin = lightPort[0] | lightPort[1] | lightPort[2] | lightPort[3] | lightPort[4] | lightPort[5];
 8000dde:	4b17      	ldr	r3, [pc, #92]	; (8000e3c <init_traffic+0x80>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	881a      	ldrh	r2, [r3, #0]
 8000de4:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <init_traffic+0x80>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	3302      	adds	r3, #2
 8000dea:	881b      	ldrh	r3, [r3, #0]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <init_traffic+0x80>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	3304      	adds	r3, #4
 8000df6:	881b      	ldrh	r3, [r3, #0]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	b29a      	uxth	r2, r3
 8000dfc:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <init_traffic+0x80>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	3306      	adds	r3, #6
 8000e02:	881b      	ldrh	r3, [r3, #0]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <init_traffic+0x80>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	3308      	adds	r3, #8
 8000e0e:	881b      	ldrh	r3, [r3, #0]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <init_traffic+0x80>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	330a      	adds	r3, #10
 8000e1a:	881b      	ldrh	r3, [r3, #0]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	b29a      	uxth	r2, r3
 8000e20:	4b0a      	ldr	r3, [pc, #40]	; (8000e4c <init_traffic+0x90>)
 8000e22:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(TRAFFIC_PORT, allpin, LIGHT_RESET);
 8000e24:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <init_traffic+0x90>)
 8000e26:	881b      	ldrh	r3, [r3, #0]
 8000e28:	2201      	movs	r2, #1
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4808      	ldr	r0, [pc, #32]	; (8000e50 <init_traffic+0x94>)
 8000e2e:	f000 fc3a 	bl	80016a6 <HAL_GPIO_WritePin>
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200000ec 	.word	0x200000ec
 8000e40:	200000f0 	.word	0x200000f0
 8000e44:	200000e8 	.word	0x200000e8
 8000e48:	200000e9 	.word	0x200000e9
 8000e4c:	200000f4 	.word	0x200000f4
 8000e50:	40010800 	.word	0x40010800

08000e54 <traffic_display>:

void traffic_display(void) {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	switch(ver_state) {
 8000e58:	4b7a      	ldr	r3, [pc, #488]	; (8001044 <traffic_display+0x1f0>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d04d      	beq.n	8000efc <traffic_display+0xa8>
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	dc72      	bgt.n	8000f4a <traffic_display+0xf6>
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d002      	beq.n	8000e6e <traffic_display+0x1a>
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d023      	beq.n	8000eb4 <traffic_display+0x60>
 8000e6c:	e06d      	b.n	8000f4a <traffic_display+0xf6>
	case STATE_RED:
		if(getSecFlag(TRAFFIC_VER_TIMER)) {
 8000e6e:	2000      	movs	r0, #0
 8000e70:	f7ff fef6 	bl	8000c60 <getSecFlag>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d062      	beq.n	8000f40 <traffic_display+0xec>
			setSecTimer(TRAFFIC_VER_TIMER, lightTime[VER_GREEN]);
 8000e7a:	4b73      	ldr	r3, [pc, #460]	; (8001048 <traffic_display+0x1f4>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	4619      	mov	r1, r3
 8000e84:	2000      	movs	r0, #0
 8000e86:	f7ff fe8d 	bl	8000ba4 <setSecTimer>
			ver_state = STATE_GREEN;
 8000e8a:	4b6e      	ldr	r3, [pc, #440]	; (8001044 <traffic_display+0x1f0>)
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[VER_RED], LIGHT_RESET);
 8000e90:	4b6e      	ldr	r3, [pc, #440]	; (800104c <traffic_display+0x1f8>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	881b      	ldrh	r3, [r3, #0]
 8000e96:	2201      	movs	r2, #1
 8000e98:	4619      	mov	r1, r3
 8000e9a:	486d      	ldr	r0, [pc, #436]	; (8001050 <traffic_display+0x1fc>)
 8000e9c:	f000 fc03 	bl	80016a6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[VER_GREEN], LIGHT_SET);
 8000ea0:	4b6a      	ldr	r3, [pc, #424]	; (800104c <traffic_display+0x1f8>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	3302      	adds	r3, #2
 8000ea6:	881b      	ldrh	r3, [r3, #0]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4868      	ldr	r0, [pc, #416]	; (8001050 <traffic_display+0x1fc>)
 8000eae:	f000 fbfa 	bl	80016a6 <HAL_GPIO_WritePin>
		}
		break;
 8000eb2:	e045      	b.n	8000f40 <traffic_display+0xec>
	case STATE_GREEN:
		if(getSecFlag(TRAFFIC_VER_TIMER)) {
 8000eb4:	2000      	movs	r0, #0
 8000eb6:	f7ff fed3 	bl	8000c60 <getSecFlag>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d041      	beq.n	8000f44 <traffic_display+0xf0>
			setSecTimer(TRAFFIC_VER_TIMER, lightTime[VER_YELLOW]);
 8000ec0:	4b61      	ldr	r3, [pc, #388]	; (8001048 <traffic_display+0x1f4>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	3302      	adds	r3, #2
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	4619      	mov	r1, r3
 8000eca:	2000      	movs	r0, #0
 8000ecc:	f7ff fe6a 	bl	8000ba4 <setSecTimer>
			ver_state = STATE_YELLOW;
 8000ed0:	4b5c      	ldr	r3, [pc, #368]	; (8001044 <traffic_display+0x1f0>)
 8000ed2:	2202      	movs	r2, #2
 8000ed4:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[VER_GREEN], LIGHT_RESET);
 8000ed6:	4b5d      	ldr	r3, [pc, #372]	; (800104c <traffic_display+0x1f8>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	3302      	adds	r3, #2
 8000edc:	881b      	ldrh	r3, [r3, #0]
 8000ede:	2201      	movs	r2, #1
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	485b      	ldr	r0, [pc, #364]	; (8001050 <traffic_display+0x1fc>)
 8000ee4:	f000 fbdf 	bl	80016a6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[VER_YELLOW], LIGHT_SET);
 8000ee8:	4b58      	ldr	r3, [pc, #352]	; (800104c <traffic_display+0x1f8>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	3304      	adds	r3, #4
 8000eee:	881b      	ldrh	r3, [r3, #0]
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4856      	ldr	r0, [pc, #344]	; (8001050 <traffic_display+0x1fc>)
 8000ef6:	f000 fbd6 	bl	80016a6 <HAL_GPIO_WritePin>
		}
		break;
 8000efa:	e023      	b.n	8000f44 <traffic_display+0xf0>
	case STATE_YELLOW:
		if(getSecFlag(TRAFFIC_VER_TIMER)) {
 8000efc:	2000      	movs	r0, #0
 8000efe:	f7ff feaf 	bl	8000c60 <getSecFlag>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d01f      	beq.n	8000f48 <traffic_display+0xf4>
			setSecTimer(TRAFFIC_VER_TIMER, lightTime[VER_RED]);
 8000f08:	4b4f      	ldr	r3, [pc, #316]	; (8001048 <traffic_display+0x1f4>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	4619      	mov	r1, r3
 8000f10:	2000      	movs	r0, #0
 8000f12:	f7ff fe47 	bl	8000ba4 <setSecTimer>
			ver_state = STATE_RED;
 8000f16:	4b4b      	ldr	r3, [pc, #300]	; (8001044 <traffic_display+0x1f0>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[VER_YELLOW], LIGHT_RESET);
 8000f1c:	4b4b      	ldr	r3, [pc, #300]	; (800104c <traffic_display+0x1f8>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	3304      	adds	r3, #4
 8000f22:	881b      	ldrh	r3, [r3, #0]
 8000f24:	2201      	movs	r2, #1
 8000f26:	4619      	mov	r1, r3
 8000f28:	4849      	ldr	r0, [pc, #292]	; (8001050 <traffic_display+0x1fc>)
 8000f2a:	f000 fbbc 	bl	80016a6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[VER_RED], LIGHT_SET);
 8000f2e:	4b47      	ldr	r3, [pc, #284]	; (800104c <traffic_display+0x1f8>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	881b      	ldrh	r3, [r3, #0]
 8000f34:	2200      	movs	r2, #0
 8000f36:	4619      	mov	r1, r3
 8000f38:	4845      	ldr	r0, [pc, #276]	; (8001050 <traffic_display+0x1fc>)
 8000f3a:	f000 fbb4 	bl	80016a6 <HAL_GPIO_WritePin>
		}
		break;
 8000f3e:	e003      	b.n	8000f48 <traffic_display+0xf4>
		break;
 8000f40:	bf00      	nop
 8000f42:	e002      	b.n	8000f4a <traffic_display+0xf6>
		break;
 8000f44:	bf00      	nop
 8000f46:	e000      	b.n	8000f4a <traffic_display+0xf6>
		break;
 8000f48:	bf00      	nop
	}



	switch(hor_state) {
 8000f4a:	4b42      	ldr	r3, [pc, #264]	; (8001054 <traffic_display+0x200>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	d029      	beq.n	8000fa6 <traffic_display+0x152>
 8000f52:	2b02      	cmp	r3, #2
 8000f54:	dc74      	bgt.n	8001040 <traffic_display+0x1ec>
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d049      	beq.n	8000fee <traffic_display+0x19a>
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d170      	bne.n	8001040 <traffic_display+0x1ec>
	case STATE_GREEN:
		if(getSecFlag(TRAFFIC_HOR_TIMER)) {
 8000f5e:	2001      	movs	r0, #1
 8000f60:	f7ff fe7e 	bl	8000c60 <getSecFlag>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d065      	beq.n	8001036 <traffic_display+0x1e2>
			setSecTimer(TRAFFIC_HOR_TIMER, lightTime[HOR_YELLOW]);
 8000f6a:	4b37      	ldr	r3, [pc, #220]	; (8001048 <traffic_display+0x1f4>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	3305      	adds	r3, #5
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	4619      	mov	r1, r3
 8000f74:	2001      	movs	r0, #1
 8000f76:	f7ff fe15 	bl	8000ba4 <setSecTimer>
			hor_state = STATE_YELLOW;
 8000f7a:	4b36      	ldr	r3, [pc, #216]	; (8001054 <traffic_display+0x200>)
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[HOR_GREEN], LIGHT_RESET);
 8000f80:	4b32      	ldr	r3, [pc, #200]	; (800104c <traffic_display+0x1f8>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	3308      	adds	r3, #8
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	2201      	movs	r2, #1
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4830      	ldr	r0, [pc, #192]	; (8001050 <traffic_display+0x1fc>)
 8000f8e:	f000 fb8a 	bl	80016a6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[HOR_YELLOW], LIGHT_SET);
 8000f92:	4b2e      	ldr	r3, [pc, #184]	; (800104c <traffic_display+0x1f8>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	330a      	adds	r3, #10
 8000f98:	881b      	ldrh	r3, [r3, #0]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	482c      	ldr	r0, [pc, #176]	; (8001050 <traffic_display+0x1fc>)
 8000fa0:	f000 fb81 	bl	80016a6 <HAL_GPIO_WritePin>
		}
		break;
 8000fa4:	e047      	b.n	8001036 <traffic_display+0x1e2>
	case STATE_YELLOW:
		if(getSecFlag(TRAFFIC_HOR_TIMER)) {
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	f7ff fe5a 	bl	8000c60 <getSecFlag>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d043      	beq.n	800103a <traffic_display+0x1e6>
			setSecTimer(TRAFFIC_HOR_TIMER, lightTime[HOR_RED]);
 8000fb2:	4b25      	ldr	r3, [pc, #148]	; (8001048 <traffic_display+0x1f4>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	3303      	adds	r3, #3
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	4619      	mov	r1, r3
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	f7ff fdf1 	bl	8000ba4 <setSecTimer>
			hor_state = STATE_RED;
 8000fc2:	4b24      	ldr	r3, [pc, #144]	; (8001054 <traffic_display+0x200>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[HOR_YELLOW], LIGHT_RESET);
 8000fc8:	4b20      	ldr	r3, [pc, #128]	; (800104c <traffic_display+0x1f8>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	330a      	adds	r3, #10
 8000fce:	881b      	ldrh	r3, [r3, #0]
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	481e      	ldr	r0, [pc, #120]	; (8001050 <traffic_display+0x1fc>)
 8000fd6:	f000 fb66 	bl	80016a6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[HOR_RED], LIGHT_SET);
 8000fda:	4b1c      	ldr	r3, [pc, #112]	; (800104c <traffic_display+0x1f8>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	3306      	adds	r3, #6
 8000fe0:	881b      	ldrh	r3, [r3, #0]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	481a      	ldr	r0, [pc, #104]	; (8001050 <traffic_display+0x1fc>)
 8000fe8:	f000 fb5d 	bl	80016a6 <HAL_GPIO_WritePin>
		}
		break;
 8000fec:	e025      	b.n	800103a <traffic_display+0x1e6>
	case STATE_RED:
		if(getSecFlag(TRAFFIC_HOR_TIMER)) {
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f7ff fe36 	bl	8000c60 <getSecFlag>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d021      	beq.n	800103e <traffic_display+0x1ea>
			setSecTimer(TRAFFIC_HOR_TIMER, lightTime[HOR_GREEN]);
 8000ffa:	4b13      	ldr	r3, [pc, #76]	; (8001048 <traffic_display+0x1f4>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	3304      	adds	r3, #4
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	4619      	mov	r1, r3
 8001004:	2001      	movs	r0, #1
 8001006:	f7ff fdcd 	bl	8000ba4 <setSecTimer>
			hor_state = STATE_GREEN;
 800100a:	4b12      	ldr	r3, [pc, #72]	; (8001054 <traffic_display+0x200>)
 800100c:	2201      	movs	r2, #1
 800100e:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[HOR_RED], LIGHT_RESET);
 8001010:	4b0e      	ldr	r3, [pc, #56]	; (800104c <traffic_display+0x1f8>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	3306      	adds	r3, #6
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	2201      	movs	r2, #1
 800101a:	4619      	mov	r1, r3
 800101c:	480c      	ldr	r0, [pc, #48]	; (8001050 <traffic_display+0x1fc>)
 800101e:	f000 fb42 	bl	80016a6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(TRAFFIC_PORT, lightPort[HOR_GREEN], LIGHT_SET);
 8001022:	4b0a      	ldr	r3, [pc, #40]	; (800104c <traffic_display+0x1f8>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	3308      	adds	r3, #8
 8001028:	881b      	ldrh	r3, [r3, #0]
 800102a:	2200      	movs	r2, #0
 800102c:	4619      	mov	r1, r3
 800102e:	4808      	ldr	r0, [pc, #32]	; (8001050 <traffic_display+0x1fc>)
 8001030:	f000 fb39 	bl	80016a6 <HAL_GPIO_WritePin>
		}
		break;
 8001034:	e003      	b.n	800103e <traffic_display+0x1ea>
		break;
 8001036:	bf00      	nop
 8001038:	e002      	b.n	8001040 <traffic_display+0x1ec>
		break;
 800103a:	bf00      	nop
 800103c:	e000      	b.n	8001040 <traffic_display+0x1ec>
		break;
 800103e:	bf00      	nop
	}
}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}
 8001044:	200000e8 	.word	0x200000e8
 8001048:	200000f0 	.word	0x200000f0
 800104c:	200000ec 	.word	0x200000ec
 8001050:	40010800 	.word	0x40010800
 8001054:	200000e9 	.word	0x200000e9

08001058 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001058:	480c      	ldr	r0, [pc, #48]	; (800108c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800105a:	490d      	ldr	r1, [pc, #52]	; (8001090 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800105c:	4a0d      	ldr	r2, [pc, #52]	; (8001094 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800105e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001060:	e002      	b.n	8001068 <LoopCopyDataInit>

08001062 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001062:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001064:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001066:	3304      	adds	r3, #4

08001068 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001068:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800106a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800106c:	d3f9      	bcc.n	8001062 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800106e:	4a0a      	ldr	r2, [pc, #40]	; (8001098 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001070:	4c0a      	ldr	r4, [pc, #40]	; (800109c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001072:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001074:	e001      	b.n	800107a <LoopFillZerobss>

08001076 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001076:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001078:	3204      	adds	r2, #4

0800107a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800107a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800107c:	d3fb      	bcc.n	8001076 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800107e:	f7ff fcc5 	bl	8000a0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001082:	f001 fb0f 	bl	80026a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001086:	f7ff fa55 	bl	8000534 <main>
  bx lr
 800108a:	4770      	bx	lr
  ldr r0, =_sdata
 800108c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001090:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001094:	0800286c 	.word	0x0800286c
  ldr r2, =_sbss
 8001098:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800109c:	20000168 	.word	0x20000168

080010a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010a0:	e7fe      	b.n	80010a0 <ADC1_2_IRQHandler>
	...

080010a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a8:	4b08      	ldr	r3, [pc, #32]	; (80010cc <HAL_Init+0x28>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a07      	ldr	r2, [pc, #28]	; (80010cc <HAL_Init+0x28>)
 80010ae:	f043 0310 	orr.w	r3, r3, #16
 80010b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010b4:	2003      	movs	r0, #3
 80010b6:	f000 f923 	bl	8001300 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ba:	200f      	movs	r0, #15
 80010bc:	f000 f808 	bl	80010d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010c0:	f7ff fbcc 	bl	800085c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c4:	2300      	movs	r3, #0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40022000 	.word	0x40022000

080010d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d8:	4b12      	ldr	r3, [pc, #72]	; (8001124 <HAL_InitTick+0x54>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4b12      	ldr	r3, [pc, #72]	; (8001128 <HAL_InitTick+0x58>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4619      	mov	r1, r3
 80010e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f93b 	bl	800136a <HAL_SYSTICK_Config>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e00e      	b.n	800111c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2b0f      	cmp	r3, #15
 8001102:	d80a      	bhi.n	800111a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001104:	2200      	movs	r2, #0
 8001106:	6879      	ldr	r1, [r7, #4]
 8001108:	f04f 30ff 	mov.w	r0, #4294967295
 800110c:	f000 f903 	bl	8001316 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001110:	4a06      	ldr	r2, [pc, #24]	; (800112c <HAL_InitTick+0x5c>)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001116:	2300      	movs	r3, #0
 8001118:	e000      	b.n	800111c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
}
 800111c:	4618      	mov	r0, r3
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000018 	.word	0x20000018
 8001128:	20000020 	.word	0x20000020
 800112c:	2000001c 	.word	0x2000001c

08001130 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001134:	4b05      	ldr	r3, [pc, #20]	; (800114c <HAL_IncTick+0x1c>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	461a      	mov	r2, r3
 800113a:	4b05      	ldr	r3, [pc, #20]	; (8001150 <HAL_IncTick+0x20>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4413      	add	r3, r2
 8001140:	4a03      	ldr	r2, [pc, #12]	; (8001150 <HAL_IncTick+0x20>)
 8001142:	6013      	str	r3, [r2, #0]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	20000020 	.word	0x20000020
 8001150:	20000154 	.word	0x20000154

08001154 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return uwTick;
 8001158:	4b02      	ldr	r3, [pc, #8]	; (8001164 <HAL_GetTick+0x10>)
 800115a:	681b      	ldr	r3, [r3, #0]
}
 800115c:	4618      	mov	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr
 8001164:	20000154 	.word	0x20000154

08001168 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001168:	b480      	push	{r7}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f003 0307 	and.w	r3, r3, #7
 8001176:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001178:	4b0c      	ldr	r3, [pc, #48]	; (80011ac <__NVIC_SetPriorityGrouping+0x44>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800117e:	68ba      	ldr	r2, [r7, #8]
 8001180:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001184:	4013      	ands	r3, r2
 8001186:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001190:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001194:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800119a:	4a04      	ldr	r2, [pc, #16]	; (80011ac <__NVIC_SetPriorityGrouping+0x44>)
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	60d3      	str	r3, [r2, #12]
}
 80011a0:	bf00      	nop
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc80      	pop	{r7}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b4:	4b04      	ldr	r3, [pc, #16]	; (80011c8 <__NVIC_GetPriorityGrouping+0x18>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	0a1b      	lsrs	r3, r3, #8
 80011ba:	f003 0307 	and.w	r3, r3, #7
}
 80011be:	4618      	mov	r0, r3
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	db0b      	blt.n	80011f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	f003 021f 	and.w	r2, r3, #31
 80011e4:	4906      	ldr	r1, [pc, #24]	; (8001200 <__NVIC_EnableIRQ+0x34>)
 80011e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ea:	095b      	lsrs	r3, r3, #5
 80011ec:	2001      	movs	r0, #1
 80011ee:	fa00 f202 	lsl.w	r2, r0, r2
 80011f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011f6:	bf00      	nop
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr
 8001200:	e000e100 	.word	0xe000e100

08001204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	6039      	str	r1, [r7, #0]
 800120e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001214:	2b00      	cmp	r3, #0
 8001216:	db0a      	blt.n	800122e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	b2da      	uxtb	r2, r3
 800121c:	490c      	ldr	r1, [pc, #48]	; (8001250 <__NVIC_SetPriority+0x4c>)
 800121e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001222:	0112      	lsls	r2, r2, #4
 8001224:	b2d2      	uxtb	r2, r2
 8001226:	440b      	add	r3, r1
 8001228:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800122c:	e00a      	b.n	8001244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	b2da      	uxtb	r2, r3
 8001232:	4908      	ldr	r1, [pc, #32]	; (8001254 <__NVIC_SetPriority+0x50>)
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	f003 030f 	and.w	r3, r3, #15
 800123a:	3b04      	subs	r3, #4
 800123c:	0112      	lsls	r2, r2, #4
 800123e:	b2d2      	uxtb	r2, r2
 8001240:	440b      	add	r3, r1
 8001242:	761a      	strb	r2, [r3, #24]
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	bc80      	pop	{r7}
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	e000e100 	.word	0xe000e100
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001258:	b480      	push	{r7}
 800125a:	b089      	sub	sp, #36	; 0x24
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	f1c3 0307 	rsb	r3, r3, #7
 8001272:	2b04      	cmp	r3, #4
 8001274:	bf28      	it	cs
 8001276:	2304      	movcs	r3, #4
 8001278:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	3304      	adds	r3, #4
 800127e:	2b06      	cmp	r3, #6
 8001280:	d902      	bls.n	8001288 <NVIC_EncodePriority+0x30>
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	3b03      	subs	r3, #3
 8001286:	e000      	b.n	800128a <NVIC_EncodePriority+0x32>
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800128c:	f04f 32ff 	mov.w	r2, #4294967295
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	fa02 f303 	lsl.w	r3, r2, r3
 8001296:	43da      	mvns	r2, r3
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	401a      	ands	r2, r3
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a0:	f04f 31ff 	mov.w	r1, #4294967295
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	fa01 f303 	lsl.w	r3, r1, r3
 80012aa:	43d9      	mvns	r1, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b0:	4313      	orrs	r3, r2
         );
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3724      	adds	r7, #36	; 0x24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr

080012bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	3b01      	subs	r3, #1
 80012c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012cc:	d301      	bcc.n	80012d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ce:	2301      	movs	r3, #1
 80012d0:	e00f      	b.n	80012f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012d2:	4a0a      	ldr	r2, [pc, #40]	; (80012fc <SysTick_Config+0x40>)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012da:	210f      	movs	r1, #15
 80012dc:	f04f 30ff 	mov.w	r0, #4294967295
 80012e0:	f7ff ff90 	bl	8001204 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012e4:	4b05      	ldr	r3, [pc, #20]	; (80012fc <SysTick_Config+0x40>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ea:	4b04      	ldr	r3, [pc, #16]	; (80012fc <SysTick_Config+0x40>)
 80012ec:	2207      	movs	r2, #7
 80012ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012f0:	2300      	movs	r3, #0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	e000e010 	.word	0xe000e010

08001300 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff ff2d 	bl	8001168 <__NVIC_SetPriorityGrouping>
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001316:	b580      	push	{r7, lr}
 8001318:	b086      	sub	sp, #24
 800131a:	af00      	add	r7, sp, #0
 800131c:	4603      	mov	r3, r0
 800131e:	60b9      	str	r1, [r7, #8]
 8001320:	607a      	str	r2, [r7, #4]
 8001322:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001324:	2300      	movs	r3, #0
 8001326:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001328:	f7ff ff42 	bl	80011b0 <__NVIC_GetPriorityGrouping>
 800132c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	68b9      	ldr	r1, [r7, #8]
 8001332:	6978      	ldr	r0, [r7, #20]
 8001334:	f7ff ff90 	bl	8001258 <NVIC_EncodePriority>
 8001338:	4602      	mov	r2, r0
 800133a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800133e:	4611      	mov	r1, r2
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff ff5f 	bl	8001204 <__NVIC_SetPriority>
}
 8001346:	bf00      	nop
 8001348:	3718      	adds	r7, #24
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b082      	sub	sp, #8
 8001352:	af00      	add	r7, sp, #0
 8001354:	4603      	mov	r3, r0
 8001356:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff ff35 	bl	80011cc <__NVIC_EnableIRQ>
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff ffa2 	bl	80012bc <SysTick_Config>
 8001378:	4603      	mov	r3, r0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
	...

08001384 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001384:	b480      	push	{r7}
 8001386:	b08b      	sub	sp, #44	; 0x2c
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800138e:	2300      	movs	r3, #0
 8001390:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001392:	2300      	movs	r3, #0
 8001394:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001396:	e148      	b.n	800162a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001398:	2201      	movs	r2, #1
 800139a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	69fa      	ldr	r2, [r7, #28]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	f040 8137 	bne.w	8001624 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	4aa3      	ldr	r2, [pc, #652]	; (8001648 <HAL_GPIO_Init+0x2c4>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d05e      	beq.n	800147e <HAL_GPIO_Init+0xfa>
 80013c0:	4aa1      	ldr	r2, [pc, #644]	; (8001648 <HAL_GPIO_Init+0x2c4>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d875      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013c6:	4aa1      	ldr	r2, [pc, #644]	; (800164c <HAL_GPIO_Init+0x2c8>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d058      	beq.n	800147e <HAL_GPIO_Init+0xfa>
 80013cc:	4a9f      	ldr	r2, [pc, #636]	; (800164c <HAL_GPIO_Init+0x2c8>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d86f      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013d2:	4a9f      	ldr	r2, [pc, #636]	; (8001650 <HAL_GPIO_Init+0x2cc>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d052      	beq.n	800147e <HAL_GPIO_Init+0xfa>
 80013d8:	4a9d      	ldr	r2, [pc, #628]	; (8001650 <HAL_GPIO_Init+0x2cc>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d869      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013de:	4a9d      	ldr	r2, [pc, #628]	; (8001654 <HAL_GPIO_Init+0x2d0>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d04c      	beq.n	800147e <HAL_GPIO_Init+0xfa>
 80013e4:	4a9b      	ldr	r2, [pc, #620]	; (8001654 <HAL_GPIO_Init+0x2d0>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d863      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013ea:	4a9b      	ldr	r2, [pc, #620]	; (8001658 <HAL_GPIO_Init+0x2d4>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d046      	beq.n	800147e <HAL_GPIO_Init+0xfa>
 80013f0:	4a99      	ldr	r2, [pc, #612]	; (8001658 <HAL_GPIO_Init+0x2d4>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d85d      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013f6:	2b12      	cmp	r3, #18
 80013f8:	d82a      	bhi.n	8001450 <HAL_GPIO_Init+0xcc>
 80013fa:	2b12      	cmp	r3, #18
 80013fc:	d859      	bhi.n	80014b2 <HAL_GPIO_Init+0x12e>
 80013fe:	a201      	add	r2, pc, #4	; (adr r2, 8001404 <HAL_GPIO_Init+0x80>)
 8001400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001404:	0800147f 	.word	0x0800147f
 8001408:	08001459 	.word	0x08001459
 800140c:	0800146b 	.word	0x0800146b
 8001410:	080014ad 	.word	0x080014ad
 8001414:	080014b3 	.word	0x080014b3
 8001418:	080014b3 	.word	0x080014b3
 800141c:	080014b3 	.word	0x080014b3
 8001420:	080014b3 	.word	0x080014b3
 8001424:	080014b3 	.word	0x080014b3
 8001428:	080014b3 	.word	0x080014b3
 800142c:	080014b3 	.word	0x080014b3
 8001430:	080014b3 	.word	0x080014b3
 8001434:	080014b3 	.word	0x080014b3
 8001438:	080014b3 	.word	0x080014b3
 800143c:	080014b3 	.word	0x080014b3
 8001440:	080014b3 	.word	0x080014b3
 8001444:	080014b3 	.word	0x080014b3
 8001448:	08001461 	.word	0x08001461
 800144c:	08001475 	.word	0x08001475
 8001450:	4a82      	ldr	r2, [pc, #520]	; (800165c <HAL_GPIO_Init+0x2d8>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d013      	beq.n	800147e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001456:	e02c      	b.n	80014b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	623b      	str	r3, [r7, #32]
          break;
 800145e:	e029      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	3304      	adds	r3, #4
 8001466:	623b      	str	r3, [r7, #32]
          break;
 8001468:	e024      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	3308      	adds	r3, #8
 8001470:	623b      	str	r3, [r7, #32]
          break;
 8001472:	e01f      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	330c      	adds	r3, #12
 800147a:	623b      	str	r3, [r7, #32]
          break;
 800147c:	e01a      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d102      	bne.n	800148c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001486:	2304      	movs	r3, #4
 8001488:	623b      	str	r3, [r7, #32]
          break;
 800148a:	e013      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d105      	bne.n	80014a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001494:	2308      	movs	r3, #8
 8001496:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	69fa      	ldr	r2, [r7, #28]
 800149c:	611a      	str	r2, [r3, #16]
          break;
 800149e:	e009      	b.n	80014b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014a0:	2308      	movs	r3, #8
 80014a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	69fa      	ldr	r2, [r7, #28]
 80014a8:	615a      	str	r2, [r3, #20]
          break;
 80014aa:	e003      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014ac:	2300      	movs	r3, #0
 80014ae:	623b      	str	r3, [r7, #32]
          break;
 80014b0:	e000      	b.n	80014b4 <HAL_GPIO_Init+0x130>
          break;
 80014b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	2bff      	cmp	r3, #255	; 0xff
 80014b8:	d801      	bhi.n	80014be <HAL_GPIO_Init+0x13a>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	e001      	b.n	80014c2 <HAL_GPIO_Init+0x13e>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	3304      	adds	r3, #4
 80014c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	2bff      	cmp	r3, #255	; 0xff
 80014c8:	d802      	bhi.n	80014d0 <HAL_GPIO_Init+0x14c>
 80014ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	e002      	b.n	80014d6 <HAL_GPIO_Init+0x152>
 80014d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d2:	3b08      	subs	r3, #8
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	210f      	movs	r1, #15
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	fa01 f303 	lsl.w	r3, r1, r3
 80014e4:	43db      	mvns	r3, r3
 80014e6:	401a      	ands	r2, r3
 80014e8:	6a39      	ldr	r1, [r7, #32]
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	fa01 f303 	lsl.w	r3, r1, r3
 80014f0:	431a      	orrs	r2, r3
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	f000 8090 	beq.w	8001624 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001504:	4b56      	ldr	r3, [pc, #344]	; (8001660 <HAL_GPIO_Init+0x2dc>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	4a55      	ldr	r2, [pc, #340]	; (8001660 <HAL_GPIO_Init+0x2dc>)
 800150a:	f043 0301 	orr.w	r3, r3, #1
 800150e:	6193      	str	r3, [r2, #24]
 8001510:	4b53      	ldr	r3, [pc, #332]	; (8001660 <HAL_GPIO_Init+0x2dc>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	f003 0301 	and.w	r3, r3, #1
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800151c:	4a51      	ldr	r2, [pc, #324]	; (8001664 <HAL_GPIO_Init+0x2e0>)
 800151e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001520:	089b      	lsrs	r3, r3, #2
 8001522:	3302      	adds	r3, #2
 8001524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001528:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800152a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800152c:	f003 0303 	and.w	r3, r3, #3
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	220f      	movs	r2, #15
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	43db      	mvns	r3, r3
 800153a:	68fa      	ldr	r2, [r7, #12]
 800153c:	4013      	ands	r3, r2
 800153e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	4a49      	ldr	r2, [pc, #292]	; (8001668 <HAL_GPIO_Init+0x2e4>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d00d      	beq.n	8001564 <HAL_GPIO_Init+0x1e0>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4a48      	ldr	r2, [pc, #288]	; (800166c <HAL_GPIO_Init+0x2e8>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d007      	beq.n	8001560 <HAL_GPIO_Init+0x1dc>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	4a47      	ldr	r2, [pc, #284]	; (8001670 <HAL_GPIO_Init+0x2ec>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d101      	bne.n	800155c <HAL_GPIO_Init+0x1d8>
 8001558:	2302      	movs	r3, #2
 800155a:	e004      	b.n	8001566 <HAL_GPIO_Init+0x1e2>
 800155c:	2303      	movs	r3, #3
 800155e:	e002      	b.n	8001566 <HAL_GPIO_Init+0x1e2>
 8001560:	2301      	movs	r3, #1
 8001562:	e000      	b.n	8001566 <HAL_GPIO_Init+0x1e2>
 8001564:	2300      	movs	r3, #0
 8001566:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001568:	f002 0203 	and.w	r2, r2, #3
 800156c:	0092      	lsls	r2, r2, #2
 800156e:	4093      	lsls	r3, r2
 8001570:	68fa      	ldr	r2, [r7, #12]
 8001572:	4313      	orrs	r3, r2
 8001574:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001576:	493b      	ldr	r1, [pc, #236]	; (8001664 <HAL_GPIO_Init+0x2e0>)
 8001578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157a:	089b      	lsrs	r3, r3, #2
 800157c:	3302      	adds	r3, #2
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d006      	beq.n	800159e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001590:	4b38      	ldr	r3, [pc, #224]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4937      	ldr	r1, [pc, #220]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	4313      	orrs	r3, r2
 800159a:	600b      	str	r3, [r1, #0]
 800159c:	e006      	b.n	80015ac <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800159e:	4b35      	ldr	r3, [pc, #212]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	43db      	mvns	r3, r3
 80015a6:	4933      	ldr	r1, [pc, #204]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 80015a8:	4013      	ands	r3, r2
 80015aa:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d006      	beq.n	80015c6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015b8:	4b2e      	ldr	r3, [pc, #184]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 80015ba:	685a      	ldr	r2, [r3, #4]
 80015bc:	492d      	ldr	r1, [pc, #180]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	604b      	str	r3, [r1, #4]
 80015c4:	e006      	b.n	80015d4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015c6:	4b2b      	ldr	r3, [pc, #172]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 80015c8:	685a      	ldr	r2, [r3, #4]
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	43db      	mvns	r3, r3
 80015ce:	4929      	ldr	r1, [pc, #164]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 80015d0:	4013      	ands	r3, r2
 80015d2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d006      	beq.n	80015ee <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015e0:	4b24      	ldr	r3, [pc, #144]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 80015e2:	689a      	ldr	r2, [r3, #8]
 80015e4:	4923      	ldr	r1, [pc, #140]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	608b      	str	r3, [r1, #8]
 80015ec:	e006      	b.n	80015fc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015ee:	4b21      	ldr	r3, [pc, #132]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 80015f0:	689a      	ldr	r2, [r3, #8]
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	43db      	mvns	r3, r3
 80015f6:	491f      	ldr	r1, [pc, #124]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 80015f8:	4013      	ands	r3, r2
 80015fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d006      	beq.n	8001616 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001608:	4b1a      	ldr	r3, [pc, #104]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 800160a:	68da      	ldr	r2, [r3, #12]
 800160c:	4919      	ldr	r1, [pc, #100]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 800160e:	69bb      	ldr	r3, [r7, #24]
 8001610:	4313      	orrs	r3, r2
 8001612:	60cb      	str	r3, [r1, #12]
 8001614:	e006      	b.n	8001624 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001616:	4b17      	ldr	r3, [pc, #92]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 8001618:	68da      	ldr	r2, [r3, #12]
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	43db      	mvns	r3, r3
 800161e:	4915      	ldr	r1, [pc, #84]	; (8001674 <HAL_GPIO_Init+0x2f0>)
 8001620:	4013      	ands	r3, r2
 8001622:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001626:	3301      	adds	r3, #1
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001630:	fa22 f303 	lsr.w	r3, r2, r3
 8001634:	2b00      	cmp	r3, #0
 8001636:	f47f aeaf 	bne.w	8001398 <HAL_GPIO_Init+0x14>
  }
}
 800163a:	bf00      	nop
 800163c:	bf00      	nop
 800163e:	372c      	adds	r7, #44	; 0x2c
 8001640:	46bd      	mov	sp, r7
 8001642:	bc80      	pop	{r7}
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	10320000 	.word	0x10320000
 800164c:	10310000 	.word	0x10310000
 8001650:	10220000 	.word	0x10220000
 8001654:	10210000 	.word	0x10210000
 8001658:	10120000 	.word	0x10120000
 800165c:	10110000 	.word	0x10110000
 8001660:	40021000 	.word	0x40021000
 8001664:	40010000 	.word	0x40010000
 8001668:	40010800 	.word	0x40010800
 800166c:	40010c00 	.word	0x40010c00
 8001670:	40011000 	.word	0x40011000
 8001674:	40010400 	.word	0x40010400

08001678 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	460b      	mov	r3, r1
 8001682:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	887b      	ldrh	r3, [r7, #2]
 800168a:	4013      	ands	r3, r2
 800168c:	2b00      	cmp	r3, #0
 800168e:	d002      	beq.n	8001696 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001690:	2301      	movs	r3, #1
 8001692:	73fb      	strb	r3, [r7, #15]
 8001694:	e001      	b.n	800169a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001696:	2300      	movs	r3, #0
 8001698:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800169a:	7bfb      	ldrb	r3, [r7, #15]
}
 800169c:	4618      	mov	r0, r3
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bc80      	pop	{r7}
 80016a4:	4770      	bx	lr

080016a6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016a6:	b480      	push	{r7}
 80016a8:	b083      	sub	sp, #12
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
 80016ae:	460b      	mov	r3, r1
 80016b0:	807b      	strh	r3, [r7, #2]
 80016b2:	4613      	mov	r3, r2
 80016b4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016b6:	787b      	ldrb	r3, [r7, #1]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d003      	beq.n	80016c4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016bc:	887a      	ldrh	r2, [r7, #2]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016c2:	e003      	b.n	80016cc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016c4:	887b      	ldrh	r3, [r7, #2]
 80016c6:	041a      	lsls	r2, r3, #16
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	611a      	str	r2, [r3, #16]
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bc80      	pop	{r7}
 80016d4:	4770      	bx	lr
	...

080016d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d101      	bne.n	80016ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e26c      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f000 8087 	beq.w	8001806 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016f8:	4b92      	ldr	r3, [pc, #584]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f003 030c 	and.w	r3, r3, #12
 8001700:	2b04      	cmp	r3, #4
 8001702:	d00c      	beq.n	800171e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001704:	4b8f      	ldr	r3, [pc, #572]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f003 030c 	and.w	r3, r3, #12
 800170c:	2b08      	cmp	r3, #8
 800170e:	d112      	bne.n	8001736 <HAL_RCC_OscConfig+0x5e>
 8001710:	4b8c      	ldr	r3, [pc, #560]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001718:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800171c:	d10b      	bne.n	8001736 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800171e:	4b89      	ldr	r3, [pc, #548]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d06c      	beq.n	8001804 <HAL_RCC_OscConfig+0x12c>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d168      	bne.n	8001804 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e246      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800173e:	d106      	bne.n	800174e <HAL_RCC_OscConfig+0x76>
 8001740:	4b80      	ldr	r3, [pc, #512]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a7f      	ldr	r2, [pc, #508]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001746:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800174a:	6013      	str	r3, [r2, #0]
 800174c:	e02e      	b.n	80017ac <HAL_RCC_OscConfig+0xd4>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d10c      	bne.n	8001770 <HAL_RCC_OscConfig+0x98>
 8001756:	4b7b      	ldr	r3, [pc, #492]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a7a      	ldr	r2, [pc, #488]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 800175c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001760:	6013      	str	r3, [r2, #0]
 8001762:	4b78      	ldr	r3, [pc, #480]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a77      	ldr	r2, [pc, #476]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001768:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800176c:	6013      	str	r3, [r2, #0]
 800176e:	e01d      	b.n	80017ac <HAL_RCC_OscConfig+0xd4>
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001778:	d10c      	bne.n	8001794 <HAL_RCC_OscConfig+0xbc>
 800177a:	4b72      	ldr	r3, [pc, #456]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a71      	ldr	r2, [pc, #452]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001780:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001784:	6013      	str	r3, [r2, #0]
 8001786:	4b6f      	ldr	r3, [pc, #444]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a6e      	ldr	r2, [pc, #440]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 800178c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001790:	6013      	str	r3, [r2, #0]
 8001792:	e00b      	b.n	80017ac <HAL_RCC_OscConfig+0xd4>
 8001794:	4b6b      	ldr	r3, [pc, #428]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a6a      	ldr	r2, [pc, #424]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 800179a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800179e:	6013      	str	r3, [r2, #0]
 80017a0:	4b68      	ldr	r3, [pc, #416]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a67      	ldr	r2, [pc, #412]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 80017a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d013      	beq.n	80017dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b4:	f7ff fcce 	bl	8001154 <HAL_GetTick>
 80017b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ba:	e008      	b.n	80017ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017bc:	f7ff fcca 	bl	8001154 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	2b64      	cmp	r3, #100	; 0x64
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e1fa      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ce:	4b5d      	ldr	r3, [pc, #372]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d0f0      	beq.n	80017bc <HAL_RCC_OscConfig+0xe4>
 80017da:	e014      	b.n	8001806 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017dc:	f7ff fcba 	bl	8001154 <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017e4:	f7ff fcb6 	bl	8001154 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b64      	cmp	r3, #100	; 0x64
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e1e6      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017f6:	4b53      	ldr	r3, [pc, #332]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1f0      	bne.n	80017e4 <HAL_RCC_OscConfig+0x10c>
 8001802:	e000      	b.n	8001806 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001804:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	2b00      	cmp	r3, #0
 8001810:	d063      	beq.n	80018da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001812:	4b4c      	ldr	r3, [pc, #304]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f003 030c 	and.w	r3, r3, #12
 800181a:	2b00      	cmp	r3, #0
 800181c:	d00b      	beq.n	8001836 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800181e:	4b49      	ldr	r3, [pc, #292]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f003 030c 	and.w	r3, r3, #12
 8001826:	2b08      	cmp	r3, #8
 8001828:	d11c      	bne.n	8001864 <HAL_RCC_OscConfig+0x18c>
 800182a:	4b46      	ldr	r3, [pc, #280]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d116      	bne.n	8001864 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001836:	4b43      	ldr	r3, [pc, #268]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	d005      	beq.n	800184e <HAL_RCC_OscConfig+0x176>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	691b      	ldr	r3, [r3, #16]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d001      	beq.n	800184e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e1ba      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800184e:	4b3d      	ldr	r3, [pc, #244]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	695b      	ldr	r3, [r3, #20]
 800185a:	00db      	lsls	r3, r3, #3
 800185c:	4939      	ldr	r1, [pc, #228]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 800185e:	4313      	orrs	r3, r2
 8001860:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001862:	e03a      	b.n	80018da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	691b      	ldr	r3, [r3, #16]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d020      	beq.n	80018ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800186c:	4b36      	ldr	r3, [pc, #216]	; (8001948 <HAL_RCC_OscConfig+0x270>)
 800186e:	2201      	movs	r2, #1
 8001870:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001872:	f7ff fc6f 	bl	8001154 <HAL_GetTick>
 8001876:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001878:	e008      	b.n	800188c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800187a:	f7ff fc6b 	bl	8001154 <HAL_GetTick>
 800187e:	4602      	mov	r2, r0
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d901      	bls.n	800188c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	e19b      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800188c:	4b2d      	ldr	r3, [pc, #180]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	2b00      	cmp	r3, #0
 8001896:	d0f0      	beq.n	800187a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001898:	4b2a      	ldr	r3, [pc, #168]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	695b      	ldr	r3, [r3, #20]
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	4927      	ldr	r1, [pc, #156]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 80018a8:	4313      	orrs	r3, r2
 80018aa:	600b      	str	r3, [r1, #0]
 80018ac:	e015      	b.n	80018da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ae:	4b26      	ldr	r3, [pc, #152]	; (8001948 <HAL_RCC_OscConfig+0x270>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b4:	f7ff fc4e 	bl	8001154 <HAL_GetTick>
 80018b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ba:	e008      	b.n	80018ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018bc:	f7ff fc4a 	bl	8001154 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e17a      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ce:	4b1d      	ldr	r3, [pc, #116]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0302 	and.w	r3, r3, #2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d1f0      	bne.n	80018bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0308 	and.w	r3, r3, #8
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d03a      	beq.n	800195c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d019      	beq.n	8001922 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018ee:	4b17      	ldr	r3, [pc, #92]	; (800194c <HAL_RCC_OscConfig+0x274>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018f4:	f7ff fc2e 	bl	8001154 <HAL_GetTick>
 80018f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018fc:	f7ff fc2a 	bl	8001154 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e15a      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800190e:	4b0d      	ldr	r3, [pc, #52]	; (8001944 <HAL_RCC_OscConfig+0x26c>)
 8001910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f0      	beq.n	80018fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800191a:	2001      	movs	r0, #1
 800191c:	f000 faa6 	bl	8001e6c <RCC_Delay>
 8001920:	e01c      	b.n	800195c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001922:	4b0a      	ldr	r3, [pc, #40]	; (800194c <HAL_RCC_OscConfig+0x274>)
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001928:	f7ff fc14 	bl	8001154 <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800192e:	e00f      	b.n	8001950 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001930:	f7ff fc10 	bl	8001154 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d908      	bls.n	8001950 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e140      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
 8001942:	bf00      	nop
 8001944:	40021000 	.word	0x40021000
 8001948:	42420000 	.word	0x42420000
 800194c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001950:	4b9e      	ldr	r3, [pc, #632]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001954:	f003 0302 	and.w	r3, r3, #2
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1e9      	bne.n	8001930 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0304 	and.w	r3, r3, #4
 8001964:	2b00      	cmp	r3, #0
 8001966:	f000 80a6 	beq.w	8001ab6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800196a:	2300      	movs	r3, #0
 800196c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800196e:	4b97      	ldr	r3, [pc, #604]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d10d      	bne.n	8001996 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800197a:	4b94      	ldr	r3, [pc, #592]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 800197c:	69db      	ldr	r3, [r3, #28]
 800197e:	4a93      	ldr	r2, [pc, #588]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001980:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001984:	61d3      	str	r3, [r2, #28]
 8001986:	4b91      	ldr	r3, [pc, #580]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198e:	60bb      	str	r3, [r7, #8]
 8001990:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001992:	2301      	movs	r3, #1
 8001994:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001996:	4b8e      	ldr	r3, [pc, #568]	; (8001bd0 <HAL_RCC_OscConfig+0x4f8>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d118      	bne.n	80019d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019a2:	4b8b      	ldr	r3, [pc, #556]	; (8001bd0 <HAL_RCC_OscConfig+0x4f8>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a8a      	ldr	r2, [pc, #552]	; (8001bd0 <HAL_RCC_OscConfig+0x4f8>)
 80019a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019ae:	f7ff fbd1 	bl	8001154 <HAL_GetTick>
 80019b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b4:	e008      	b.n	80019c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019b6:	f7ff fbcd 	bl	8001154 <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	2b64      	cmp	r3, #100	; 0x64
 80019c2:	d901      	bls.n	80019c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e0fd      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c8:	4b81      	ldr	r3, [pc, #516]	; (8001bd0 <HAL_RCC_OscConfig+0x4f8>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d0f0      	beq.n	80019b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d106      	bne.n	80019ea <HAL_RCC_OscConfig+0x312>
 80019dc:	4b7b      	ldr	r3, [pc, #492]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 80019de:	6a1b      	ldr	r3, [r3, #32]
 80019e0:	4a7a      	ldr	r2, [pc, #488]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 80019e2:	f043 0301 	orr.w	r3, r3, #1
 80019e6:	6213      	str	r3, [r2, #32]
 80019e8:	e02d      	b.n	8001a46 <HAL_RCC_OscConfig+0x36e>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d10c      	bne.n	8001a0c <HAL_RCC_OscConfig+0x334>
 80019f2:	4b76      	ldr	r3, [pc, #472]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 80019f4:	6a1b      	ldr	r3, [r3, #32]
 80019f6:	4a75      	ldr	r2, [pc, #468]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 80019f8:	f023 0301 	bic.w	r3, r3, #1
 80019fc:	6213      	str	r3, [r2, #32]
 80019fe:	4b73      	ldr	r3, [pc, #460]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a00:	6a1b      	ldr	r3, [r3, #32]
 8001a02:	4a72      	ldr	r2, [pc, #456]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a04:	f023 0304 	bic.w	r3, r3, #4
 8001a08:	6213      	str	r3, [r2, #32]
 8001a0a:	e01c      	b.n	8001a46 <HAL_RCC_OscConfig+0x36e>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	2b05      	cmp	r3, #5
 8001a12:	d10c      	bne.n	8001a2e <HAL_RCC_OscConfig+0x356>
 8001a14:	4b6d      	ldr	r3, [pc, #436]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a16:	6a1b      	ldr	r3, [r3, #32]
 8001a18:	4a6c      	ldr	r2, [pc, #432]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a1a:	f043 0304 	orr.w	r3, r3, #4
 8001a1e:	6213      	str	r3, [r2, #32]
 8001a20:	4b6a      	ldr	r3, [pc, #424]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a22:	6a1b      	ldr	r3, [r3, #32]
 8001a24:	4a69      	ldr	r2, [pc, #420]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a26:	f043 0301 	orr.w	r3, r3, #1
 8001a2a:	6213      	str	r3, [r2, #32]
 8001a2c:	e00b      	b.n	8001a46 <HAL_RCC_OscConfig+0x36e>
 8001a2e:	4b67      	ldr	r3, [pc, #412]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a30:	6a1b      	ldr	r3, [r3, #32]
 8001a32:	4a66      	ldr	r2, [pc, #408]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a34:	f023 0301 	bic.w	r3, r3, #1
 8001a38:	6213      	str	r3, [r2, #32]
 8001a3a:	4b64      	ldr	r3, [pc, #400]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	4a63      	ldr	r2, [pc, #396]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a40:	f023 0304 	bic.w	r3, r3, #4
 8001a44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d015      	beq.n	8001a7a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a4e:	f7ff fb81 	bl	8001154 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a54:	e00a      	b.n	8001a6c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a56:	f7ff fb7d 	bl	8001154 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e0ab      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a6c:	4b57      	ldr	r3, [pc, #348]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0ee      	beq.n	8001a56 <HAL_RCC_OscConfig+0x37e>
 8001a78:	e014      	b.n	8001aa4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a7a:	f7ff fb6b 	bl	8001154 <HAL_GetTick>
 8001a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a80:	e00a      	b.n	8001a98 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a82:	f7ff fb67 	bl	8001154 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e095      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a98:	4b4c      	ldr	r3, [pc, #304]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1ee      	bne.n	8001a82 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001aa4:	7dfb      	ldrb	r3, [r7, #23]
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d105      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001aaa:	4b48      	ldr	r3, [pc, #288]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	4a47      	ldr	r2, [pc, #284]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001ab0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ab4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f000 8081 	beq.w	8001bc2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ac0:	4b42      	ldr	r3, [pc, #264]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 030c 	and.w	r3, r3, #12
 8001ac8:	2b08      	cmp	r3, #8
 8001aca:	d061      	beq.n	8001b90 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	69db      	ldr	r3, [r3, #28]
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d146      	bne.n	8001b62 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ad4:	4b3f      	ldr	r3, [pc, #252]	; (8001bd4 <HAL_RCC_OscConfig+0x4fc>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ada:	f7ff fb3b 	bl	8001154 <HAL_GetTick>
 8001ade:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ae0:	e008      	b.n	8001af4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae2:	f7ff fb37 	bl	8001154 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e067      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001af4:	4b35      	ldr	r3, [pc, #212]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d1f0      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b08:	d108      	bne.n	8001b1c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b0a:	4b30      	ldr	r3, [pc, #192]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	492d      	ldr	r1, [pc, #180]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b1c:	4b2b      	ldr	r3, [pc, #172]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a19      	ldr	r1, [r3, #32]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2c:	430b      	orrs	r3, r1
 8001b2e:	4927      	ldr	r1, [pc, #156]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001b30:	4313      	orrs	r3, r2
 8001b32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b34:	4b27      	ldr	r3, [pc, #156]	; (8001bd4 <HAL_RCC_OscConfig+0x4fc>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b3a:	f7ff fb0b 	bl	8001154 <HAL_GetTick>
 8001b3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b40:	e008      	b.n	8001b54 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b42:	f7ff fb07 	bl	8001154 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e037      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b54:	4b1d      	ldr	r3, [pc, #116]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d0f0      	beq.n	8001b42 <HAL_RCC_OscConfig+0x46a>
 8001b60:	e02f      	b.n	8001bc2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b62:	4b1c      	ldr	r3, [pc, #112]	; (8001bd4 <HAL_RCC_OscConfig+0x4fc>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b68:	f7ff faf4 	bl	8001154 <HAL_GetTick>
 8001b6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b6e:	e008      	b.n	8001b82 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b70:	f7ff faf0 	bl	8001154 <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e020      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b82:	4b12      	ldr	r3, [pc, #72]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d1f0      	bne.n	8001b70 <HAL_RCC_OscConfig+0x498>
 8001b8e:	e018      	b.n	8001bc2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d101      	bne.n	8001b9c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e013      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	; (8001bcc <HAL_RCC_OscConfig+0x4f4>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a1b      	ldr	r3, [r3, #32]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d106      	bne.n	8001bbe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d001      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e000      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	40007000 	.word	0x40007000
 8001bd4:	42420060 	.word	0x42420060

08001bd8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e0d0      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bec:	4b6a      	ldr	r3, [pc, #424]	; (8001d98 <HAL_RCC_ClockConfig+0x1c0>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	683a      	ldr	r2, [r7, #0]
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d910      	bls.n	8001c1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bfa:	4b67      	ldr	r3, [pc, #412]	; (8001d98 <HAL_RCC_ClockConfig+0x1c0>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f023 0207 	bic.w	r2, r3, #7
 8001c02:	4965      	ldr	r1, [pc, #404]	; (8001d98 <HAL_RCC_ClockConfig+0x1c0>)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c0a:	4b63      	ldr	r3, [pc, #396]	; (8001d98 <HAL_RCC_ClockConfig+0x1c0>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0307 	and.w	r3, r3, #7
 8001c12:	683a      	ldr	r2, [r7, #0]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d001      	beq.n	8001c1c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e0b8      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d020      	beq.n	8001c6a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d005      	beq.n	8001c40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c34:	4b59      	ldr	r3, [pc, #356]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	4a58      	ldr	r2, [pc, #352]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c3a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c3e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0308 	and.w	r3, r3, #8
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d005      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c4c:	4b53      	ldr	r3, [pc, #332]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	4a52      	ldr	r2, [pc, #328]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c52:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c56:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c58:	4b50      	ldr	r3, [pc, #320]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	494d      	ldr	r1, [pc, #308]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d040      	beq.n	8001cf8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d107      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c7e:	4b47      	ldr	r3, [pc, #284]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d115      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e07f      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d107      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c96:	4b41      	ldr	r3, [pc, #260]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d109      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e073      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca6:	4b3d      	ldr	r3, [pc, #244]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d101      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e06b      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cb6:	4b39      	ldr	r3, [pc, #228]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f023 0203 	bic.w	r2, r3, #3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	4936      	ldr	r1, [pc, #216]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cc8:	f7ff fa44 	bl	8001154 <HAL_GetTick>
 8001ccc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cce:	e00a      	b.n	8001ce6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cd0:	f7ff fa40 	bl	8001154 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e053      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce6:	4b2d      	ldr	r3, [pc, #180]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f003 020c 	and.w	r2, r3, #12
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d1eb      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cf8:	4b27      	ldr	r3, [pc, #156]	; (8001d98 <HAL_RCC_ClockConfig+0x1c0>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d210      	bcs.n	8001d28 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d06:	4b24      	ldr	r3, [pc, #144]	; (8001d98 <HAL_RCC_ClockConfig+0x1c0>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f023 0207 	bic.w	r2, r3, #7
 8001d0e:	4922      	ldr	r1, [pc, #136]	; (8001d98 <HAL_RCC_ClockConfig+0x1c0>)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d16:	4b20      	ldr	r3, [pc, #128]	; (8001d98 <HAL_RCC_ClockConfig+0x1c0>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0307 	and.w	r3, r3, #7
 8001d1e:	683a      	ldr	r2, [r7, #0]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d001      	beq.n	8001d28 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e032      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0304 	and.w	r3, r3, #4
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d008      	beq.n	8001d46 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d34:	4b19      	ldr	r3, [pc, #100]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	4916      	ldr	r1, [pc, #88]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001d42:	4313      	orrs	r3, r2
 8001d44:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0308 	and.w	r3, r3, #8
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d009      	beq.n	8001d66 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d52:	4b12      	ldr	r3, [pc, #72]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	00db      	lsls	r3, r3, #3
 8001d60:	490e      	ldr	r1, [pc, #56]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d66:	f000 f821 	bl	8001dac <HAL_RCC_GetSysClockFreq>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	4b0b      	ldr	r3, [pc, #44]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	091b      	lsrs	r3, r3, #4
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	490a      	ldr	r1, [pc, #40]	; (8001da0 <HAL_RCC_ClockConfig+0x1c8>)
 8001d78:	5ccb      	ldrb	r3, [r1, r3]
 8001d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d7e:	4a09      	ldr	r2, [pc, #36]	; (8001da4 <HAL_RCC_ClockConfig+0x1cc>)
 8001d80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d82:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <HAL_RCC_ClockConfig+0x1d0>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff f9a2 	bl	80010d0 <HAL_InitTick>

  return HAL_OK;
 8001d8c:	2300      	movs	r3, #0
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40022000 	.word	0x40022000
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	08002850 	.word	0x08002850
 8001da4:	20000018 	.word	0x20000018
 8001da8:	2000001c 	.word	0x2000001c

08001dac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dac:	b490      	push	{r4, r7}
 8001dae:	b08a      	sub	sp, #40	; 0x28
 8001db0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001db2:	4b2a      	ldr	r3, [pc, #168]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001db4:	1d3c      	adds	r4, r7, #4
 8001db6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001db8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001dbc:	f240 2301 	movw	r3, #513	; 0x201
 8001dc0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61bb      	str	r3, [r7, #24]
 8001dca:	2300      	movs	r3, #0
 8001dcc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dce:	2300      	movs	r3, #0
 8001dd0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001dd6:	4b22      	ldr	r3, [pc, #136]	; (8001e60 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	f003 030c 	and.w	r3, r3, #12
 8001de2:	2b04      	cmp	r3, #4
 8001de4:	d002      	beq.n	8001dec <HAL_RCC_GetSysClockFreq+0x40>
 8001de6:	2b08      	cmp	r3, #8
 8001de8:	d003      	beq.n	8001df2 <HAL_RCC_GetSysClockFreq+0x46>
 8001dea:	e02d      	b.n	8001e48 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dec:	4b1d      	ldr	r3, [pc, #116]	; (8001e64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dee:	623b      	str	r3, [r7, #32]
      break;
 8001df0:	e02d      	b.n	8001e4e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	0c9b      	lsrs	r3, r3, #18
 8001df6:	f003 030f 	and.w	r3, r3, #15
 8001dfa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001dfe:	4413      	add	r3, r2
 8001e00:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001e04:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d013      	beq.n	8001e38 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e10:	4b13      	ldr	r3, [pc, #76]	; (8001e60 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	0c5b      	lsrs	r3, r3, #17
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e1e:	4413      	add	r3, r2
 8001e20:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001e24:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	4a0e      	ldr	r2, [pc, #56]	; (8001e64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e2a:	fb02 f203 	mul.w	r2, r2, r3
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
 8001e36:	e004      	b.n	8001e42 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	4a0b      	ldr	r2, [pc, #44]	; (8001e68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e3c:	fb02 f303 	mul.w	r3, r2, r3
 8001e40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e44:	623b      	str	r3, [r7, #32]
      break;
 8001e46:	e002      	b.n	8001e4e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e48:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e4a:	623b      	str	r3, [r7, #32]
      break;
 8001e4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e4e:	6a3b      	ldr	r3, [r7, #32]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3728      	adds	r7, #40	; 0x28
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc90      	pop	{r4, r7}
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	08002814 	.word	0x08002814
 8001e60:	40021000 	.word	0x40021000
 8001e64:	007a1200 	.word	0x007a1200
 8001e68:	003d0900 	.word	0x003d0900

08001e6c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e74:	4b0a      	ldr	r3, [pc, #40]	; (8001ea0 <RCC_Delay+0x34>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a0a      	ldr	r2, [pc, #40]	; (8001ea4 <RCC_Delay+0x38>)
 8001e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7e:	0a5b      	lsrs	r3, r3, #9
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	fb02 f303 	mul.w	r3, r2, r3
 8001e86:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e88:	bf00      	nop
  }
  while (Delay --);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	1e5a      	subs	r2, r3, #1
 8001e8e:	60fa      	str	r2, [r7, #12]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1f9      	bne.n	8001e88 <RCC_Delay+0x1c>
}
 8001e94:	bf00      	nop
 8001e96:	bf00      	nop
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr
 8001ea0:	20000018 	.word	0x20000018
 8001ea4:	10624dd3 	.word	0x10624dd3

08001ea8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d101      	bne.n	8001eba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e041      	b.n	8001f3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d106      	bne.n	8001ed4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7fe fcf6 	bl	80008c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2202      	movs	r2, #2
 8001ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	3304      	adds	r3, #4
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4610      	mov	r0, r2
 8001ee8:	f000 fa6a 	bl	80023c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2201      	movs	r2, #1
 8001f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
	...

08001f48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d001      	beq.n	8001f60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e035      	b.n	8001fcc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2202      	movs	r2, #2
 8001f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68da      	ldr	r2, [r3, #12]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f042 0201 	orr.w	r2, r2, #1
 8001f76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a16      	ldr	r2, [pc, #88]	; (8001fd8 <HAL_TIM_Base_Start_IT+0x90>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d009      	beq.n	8001f96 <HAL_TIM_Base_Start_IT+0x4e>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f8a:	d004      	beq.n	8001f96 <HAL_TIM_Base_Start_IT+0x4e>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a12      	ldr	r2, [pc, #72]	; (8001fdc <HAL_TIM_Base_Start_IT+0x94>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d111      	bne.n	8001fba <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f003 0307 	and.w	r3, r3, #7
 8001fa0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2b06      	cmp	r3, #6
 8001fa6:	d010      	beq.n	8001fca <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f042 0201 	orr.w	r2, r2, #1
 8001fb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fb8:	e007      	b.n	8001fca <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f042 0201 	orr.w	r2, r2, #1
 8001fc8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3714      	adds	r7, #20
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bc80      	pop	{r7}
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	40012c00 	.word	0x40012c00
 8001fdc:	40000400 	.word	0x40000400

08001fe0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d122      	bne.n	800203c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b02      	cmp	r3, #2
 8002002:	d11b      	bne.n	800203c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f06f 0202 	mvn.w	r2, #2
 800200c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2201      	movs	r2, #1
 8002012:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	699b      	ldr	r3, [r3, #24]
 800201a:	f003 0303 	and.w	r3, r3, #3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d003      	beq.n	800202a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 f9b1 	bl	800238a <HAL_TIM_IC_CaptureCallback>
 8002028:	e005      	b.n	8002036 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f9a4 	bl	8002378 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f000 f9b3 	bl	800239c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	f003 0304 	and.w	r3, r3, #4
 8002046:	2b04      	cmp	r3, #4
 8002048:	d122      	bne.n	8002090 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	2b04      	cmp	r3, #4
 8002056:	d11b      	bne.n	8002090 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f06f 0204 	mvn.w	r2, #4
 8002060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2202      	movs	r2, #2
 8002066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002072:	2b00      	cmp	r3, #0
 8002074:	d003      	beq.n	800207e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 f987 	bl	800238a <HAL_TIM_IC_CaptureCallback>
 800207c:	e005      	b.n	800208a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f97a 	bl	8002378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 f989 	bl	800239c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	f003 0308 	and.w	r3, r3, #8
 800209a:	2b08      	cmp	r3, #8
 800209c:	d122      	bne.n	80020e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	f003 0308 	and.w	r3, r3, #8
 80020a8:	2b08      	cmp	r3, #8
 80020aa:	d11b      	bne.n	80020e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f06f 0208 	mvn.w	r2, #8
 80020b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2204      	movs	r2, #4
 80020ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	69db      	ldr	r3, [r3, #28]
 80020c2:	f003 0303 	and.w	r3, r3, #3
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d003      	beq.n	80020d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f95d 	bl	800238a <HAL_TIM_IC_CaptureCallback>
 80020d0:	e005      	b.n	80020de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 f950 	bl	8002378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f000 f95f 	bl	800239c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	f003 0310 	and.w	r3, r3, #16
 80020ee:	2b10      	cmp	r3, #16
 80020f0:	d122      	bne.n	8002138 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	f003 0310 	and.w	r3, r3, #16
 80020fc:	2b10      	cmp	r3, #16
 80020fe:	d11b      	bne.n	8002138 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f06f 0210 	mvn.w	r2, #16
 8002108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2208      	movs	r2, #8
 800210e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 f933 	bl	800238a <HAL_TIM_IC_CaptureCallback>
 8002124:	e005      	b.n	8002132 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 f926 	bl	8002378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f000 f935 	bl	800239c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	2b01      	cmp	r3, #1
 8002144:	d10e      	bne.n	8002164 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b01      	cmp	r3, #1
 8002152:	d107      	bne.n	8002164 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f06f 0201 	mvn.w	r2, #1
 800215c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f7fe fdc2 	bl	8000ce8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800216e:	2b80      	cmp	r3, #128	; 0x80
 8002170:	d10e      	bne.n	8002190 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800217c:	2b80      	cmp	r3, #128	; 0x80
 800217e:	d107      	bne.n	8002190 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 fa67 	bl	800265e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800219a:	2b40      	cmp	r3, #64	; 0x40
 800219c:	d10e      	bne.n	80021bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021a8:	2b40      	cmp	r3, #64	; 0x40
 80021aa:	d107      	bne.n	80021bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f8f9 	bl	80023ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	f003 0320 	and.w	r3, r3, #32
 80021c6:	2b20      	cmp	r3, #32
 80021c8:	d10e      	bne.n	80021e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	f003 0320 	and.w	r3, r3, #32
 80021d4:	2b20      	cmp	r3, #32
 80021d6:	d107      	bne.n	80021e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f06f 0220 	mvn.w	r2, #32
 80021e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f000 fa32 	bl	800264c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002200:	2b01      	cmp	r3, #1
 8002202:	d101      	bne.n	8002208 <HAL_TIM_ConfigClockSource+0x18>
 8002204:	2302      	movs	r3, #2
 8002206:	e0b3      	b.n	8002370 <HAL_TIM_ConfigClockSource+0x180>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2202      	movs	r2, #2
 8002214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002226:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800222e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68fa      	ldr	r2, [r7, #12]
 8002236:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002240:	d03e      	beq.n	80022c0 <HAL_TIM_ConfigClockSource+0xd0>
 8002242:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002246:	f200 8087 	bhi.w	8002358 <HAL_TIM_ConfigClockSource+0x168>
 800224a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800224e:	f000 8085 	beq.w	800235c <HAL_TIM_ConfigClockSource+0x16c>
 8002252:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002256:	d87f      	bhi.n	8002358 <HAL_TIM_ConfigClockSource+0x168>
 8002258:	2b70      	cmp	r3, #112	; 0x70
 800225a:	d01a      	beq.n	8002292 <HAL_TIM_ConfigClockSource+0xa2>
 800225c:	2b70      	cmp	r3, #112	; 0x70
 800225e:	d87b      	bhi.n	8002358 <HAL_TIM_ConfigClockSource+0x168>
 8002260:	2b60      	cmp	r3, #96	; 0x60
 8002262:	d050      	beq.n	8002306 <HAL_TIM_ConfigClockSource+0x116>
 8002264:	2b60      	cmp	r3, #96	; 0x60
 8002266:	d877      	bhi.n	8002358 <HAL_TIM_ConfigClockSource+0x168>
 8002268:	2b50      	cmp	r3, #80	; 0x50
 800226a:	d03c      	beq.n	80022e6 <HAL_TIM_ConfigClockSource+0xf6>
 800226c:	2b50      	cmp	r3, #80	; 0x50
 800226e:	d873      	bhi.n	8002358 <HAL_TIM_ConfigClockSource+0x168>
 8002270:	2b40      	cmp	r3, #64	; 0x40
 8002272:	d058      	beq.n	8002326 <HAL_TIM_ConfigClockSource+0x136>
 8002274:	2b40      	cmp	r3, #64	; 0x40
 8002276:	d86f      	bhi.n	8002358 <HAL_TIM_ConfigClockSource+0x168>
 8002278:	2b30      	cmp	r3, #48	; 0x30
 800227a:	d064      	beq.n	8002346 <HAL_TIM_ConfigClockSource+0x156>
 800227c:	2b30      	cmp	r3, #48	; 0x30
 800227e:	d86b      	bhi.n	8002358 <HAL_TIM_ConfigClockSource+0x168>
 8002280:	2b20      	cmp	r3, #32
 8002282:	d060      	beq.n	8002346 <HAL_TIM_ConfigClockSource+0x156>
 8002284:	2b20      	cmp	r3, #32
 8002286:	d867      	bhi.n	8002358 <HAL_TIM_ConfigClockSource+0x168>
 8002288:	2b00      	cmp	r3, #0
 800228a:	d05c      	beq.n	8002346 <HAL_TIM_ConfigClockSource+0x156>
 800228c:	2b10      	cmp	r3, #16
 800228e:	d05a      	beq.n	8002346 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002290:	e062      	b.n	8002358 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6818      	ldr	r0, [r3, #0]
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	6899      	ldr	r1, [r3, #8]
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	f000 f95c 	bl	800255e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80022b4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	609a      	str	r2, [r3, #8]
      break;
 80022be:	e04e      	b.n	800235e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6818      	ldr	r0, [r3, #0]
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	6899      	ldr	r1, [r3, #8]
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	f000 f945 	bl	800255e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022e2:	609a      	str	r2, [r3, #8]
      break;
 80022e4:	e03b      	b.n	800235e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6818      	ldr	r0, [r3, #0]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	6859      	ldr	r1, [r3, #4]
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	461a      	mov	r2, r3
 80022f4:	f000 f8bc 	bl	8002470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2150      	movs	r1, #80	; 0x50
 80022fe:	4618      	mov	r0, r3
 8002300:	f000 f913 	bl	800252a <TIM_ITRx_SetConfig>
      break;
 8002304:	e02b      	b.n	800235e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6818      	ldr	r0, [r3, #0]
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	6859      	ldr	r1, [r3, #4]
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	461a      	mov	r2, r3
 8002314:	f000 f8da 	bl	80024cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2160      	movs	r1, #96	; 0x60
 800231e:	4618      	mov	r0, r3
 8002320:	f000 f903 	bl	800252a <TIM_ITRx_SetConfig>
      break;
 8002324:	e01b      	b.n	800235e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6818      	ldr	r0, [r3, #0]
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	6859      	ldr	r1, [r3, #4]
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	461a      	mov	r2, r3
 8002334:	f000 f89c 	bl	8002470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2140      	movs	r1, #64	; 0x40
 800233e:	4618      	mov	r0, r3
 8002340:	f000 f8f3 	bl	800252a <TIM_ITRx_SetConfig>
      break;
 8002344:	e00b      	b.n	800235e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4619      	mov	r1, r3
 8002350:	4610      	mov	r0, r2
 8002352:	f000 f8ea 	bl	800252a <TIM_ITRx_SetConfig>
        break;
 8002356:	e002      	b.n	800235e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002358:	bf00      	nop
 800235a:	e000      	b.n	800235e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800235c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2201      	movs	r2, #1
 8002362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3710      	adds	r7, #16
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002380:	bf00      	nop
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	bc80      	pop	{r7}
 8002388:	4770      	bx	lr

0800238a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800238a:	b480      	push	{r7}
 800238c:	b083      	sub	sp, #12
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002392:	bf00      	nop
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	bc80      	pop	{r7}
 800239a:	4770      	bx	lr

0800239c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bc80      	pop	{r7}
 80023ac:	4770      	bx	lr

080023ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr

080023c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a25      	ldr	r2, [pc, #148]	; (8002468 <TIM_Base_SetConfig+0xa8>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d007      	beq.n	80023e8 <TIM_Base_SetConfig+0x28>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023de:	d003      	beq.n	80023e8 <TIM_Base_SetConfig+0x28>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a22      	ldr	r2, [pc, #136]	; (800246c <TIM_Base_SetConfig+0xac>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d108      	bne.n	80023fa <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	68fa      	ldr	r2, [r7, #12]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a1a      	ldr	r2, [pc, #104]	; (8002468 <TIM_Base_SetConfig+0xa8>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d007      	beq.n	8002412 <TIM_Base_SetConfig+0x52>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002408:	d003      	beq.n	8002412 <TIM_Base_SetConfig+0x52>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a17      	ldr	r2, [pc, #92]	; (800246c <TIM_Base_SetConfig+0xac>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d108      	bne.n	8002424 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002418:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	4313      	orrs	r3, r2
 8002422:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	4313      	orrs	r3, r2
 8002430:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a07      	ldr	r2, [pc, #28]	; (8002468 <TIM_Base_SetConfig+0xa8>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d103      	bne.n	8002458 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	691a      	ldr	r2, [r3, #16]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	615a      	str	r2, [r3, #20]
}
 800245e:	bf00      	nop
 8002460:	3714      	adds	r7, #20
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr
 8002468:	40012c00 	.word	0x40012c00
 800246c:	40000400 	.word	0x40000400

08002470 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	f023 0201 	bic.w	r2, r3, #1
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800249a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	011b      	lsls	r3, r3, #4
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	f023 030a 	bic.w	r3, r3, #10
 80024ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	693a      	ldr	r2, [r7, #16]
 80024ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	621a      	str	r2, [r3, #32]
}
 80024c2:	bf00      	nop
 80024c4:	371c      	adds	r7, #28
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bc80      	pop	{r7}
 80024ca:	4770      	bx	lr

080024cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b087      	sub	sp, #28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	6a1b      	ldr	r3, [r3, #32]
 80024dc:	f023 0210 	bic.w	r2, r3, #16
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6a1b      	ldr	r3, [r3, #32]
 80024ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80024f6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	031b      	lsls	r3, r3, #12
 80024fc:	697a      	ldr	r2, [r7, #20]
 80024fe:	4313      	orrs	r3, r2
 8002500:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002508:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	011b      	lsls	r3, r3, #4
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	4313      	orrs	r3, r2
 8002512:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	621a      	str	r2, [r3, #32]
}
 8002520:	bf00      	nop
 8002522:	371c      	adds	r7, #28
 8002524:	46bd      	mov	sp, r7
 8002526:	bc80      	pop	{r7}
 8002528:	4770      	bx	lr

0800252a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800252a:	b480      	push	{r7}
 800252c:	b085      	sub	sp, #20
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
 8002532:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002540:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4313      	orrs	r3, r2
 8002548:	f043 0307 	orr.w	r3, r3, #7
 800254c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	68fa      	ldr	r2, [r7, #12]
 8002552:	609a      	str	r2, [r3, #8]
}
 8002554:	bf00      	nop
 8002556:	3714      	adds	r7, #20
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr

0800255e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800255e:	b480      	push	{r7}
 8002560:	b087      	sub	sp, #28
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002578:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	021a      	lsls	r2, r3, #8
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	431a      	orrs	r2, r3
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	4313      	orrs	r3, r2
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	4313      	orrs	r3, r2
 800258a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	697a      	ldr	r2, [r7, #20]
 8002590:	609a      	str	r2, [r3, #8]
}
 8002592:	bf00      	nop
 8002594:	371c      	adds	r7, #28
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr

0800259c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800259c:	b480      	push	{r7}
 800259e:	b085      	sub	sp, #20
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d101      	bne.n	80025b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025b0:	2302      	movs	r3, #2
 80025b2:	e041      	b.n	8002638 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2202      	movs	r2, #2
 80025c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a14      	ldr	r2, [pc, #80]	; (8002644 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d009      	beq.n	800260c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002600:	d004      	beq.n	800260c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a10      	ldr	r2, [pc, #64]	; (8002648 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d10c      	bne.n	8002626 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002612:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	68ba      	ldr	r2, [r7, #8]
 800261a:	4313      	orrs	r3, r2
 800261c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68ba      	ldr	r2, [r7, #8]
 8002624:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	bc80      	pop	{r7}
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	40012c00 	.word	0x40012c00
 8002648:	40000400 	.word	0x40000400

0800264c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	bc80      	pop	{r7}
 800265c:	4770      	bx	lr

0800265e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800265e:	b480      	push	{r7}
 8002660:	b083      	sub	sp, #12
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <__errno>:
 8002670:	4b01      	ldr	r3, [pc, #4]	; (8002678 <__errno+0x8>)
 8002672:	6818      	ldr	r0, [r3, #0]
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	20000024 	.word	0x20000024

0800267c <exit>:
 800267c:	b508      	push	{r3, lr}
 800267e:	4b07      	ldr	r3, [pc, #28]	; (800269c <exit+0x20>)
 8002680:	4604      	mov	r4, r0
 8002682:	b113      	cbz	r3, 800268a <exit+0xe>
 8002684:	2100      	movs	r1, #0
 8002686:	f3af 8000 	nop.w
 800268a:	4b05      	ldr	r3, [pc, #20]	; (80026a0 <exit+0x24>)
 800268c:	6818      	ldr	r0, [r3, #0]
 800268e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002690:	b103      	cbz	r3, 8002694 <exit+0x18>
 8002692:	4798      	blx	r3
 8002694:	4620      	mov	r0, r4
 8002696:	f7fe f979 	bl	800098c <_exit>
 800269a:	bf00      	nop
 800269c:	00000000 	.word	0x00000000
 80026a0:	08002860 	.word	0x08002860

080026a4 <__libc_init_array>:
 80026a4:	b570      	push	{r4, r5, r6, lr}
 80026a6:	2600      	movs	r6, #0
 80026a8:	4d0c      	ldr	r5, [pc, #48]	; (80026dc <__libc_init_array+0x38>)
 80026aa:	4c0d      	ldr	r4, [pc, #52]	; (80026e0 <__libc_init_array+0x3c>)
 80026ac:	1b64      	subs	r4, r4, r5
 80026ae:	10a4      	asrs	r4, r4, #2
 80026b0:	42a6      	cmp	r6, r4
 80026b2:	d109      	bne.n	80026c8 <__libc_init_array+0x24>
 80026b4:	f000 f8a2 	bl	80027fc <_init>
 80026b8:	2600      	movs	r6, #0
 80026ba:	4d0a      	ldr	r5, [pc, #40]	; (80026e4 <__libc_init_array+0x40>)
 80026bc:	4c0a      	ldr	r4, [pc, #40]	; (80026e8 <__libc_init_array+0x44>)
 80026be:	1b64      	subs	r4, r4, r5
 80026c0:	10a4      	asrs	r4, r4, #2
 80026c2:	42a6      	cmp	r6, r4
 80026c4:	d105      	bne.n	80026d2 <__libc_init_array+0x2e>
 80026c6:	bd70      	pop	{r4, r5, r6, pc}
 80026c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80026cc:	4798      	blx	r3
 80026ce:	3601      	adds	r6, #1
 80026d0:	e7ee      	b.n	80026b0 <__libc_init_array+0xc>
 80026d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80026d6:	4798      	blx	r3
 80026d8:	3601      	adds	r6, #1
 80026da:	e7f2      	b.n	80026c2 <__libc_init_array+0x1e>
 80026dc:	08002864 	.word	0x08002864
 80026e0:	08002864 	.word	0x08002864
 80026e4:	08002864 	.word	0x08002864
 80026e8:	08002868 	.word	0x08002868

080026ec <malloc>:
 80026ec:	4b02      	ldr	r3, [pc, #8]	; (80026f8 <malloc+0xc>)
 80026ee:	4601      	mov	r1, r0
 80026f0:	6818      	ldr	r0, [r3, #0]
 80026f2:	f000 b80b 	b.w	800270c <_malloc_r>
 80026f6:	bf00      	nop
 80026f8:	20000024 	.word	0x20000024

080026fc <memset>:
 80026fc:	4603      	mov	r3, r0
 80026fe:	4402      	add	r2, r0
 8002700:	4293      	cmp	r3, r2
 8002702:	d100      	bne.n	8002706 <memset+0xa>
 8002704:	4770      	bx	lr
 8002706:	f803 1b01 	strb.w	r1, [r3], #1
 800270a:	e7f9      	b.n	8002700 <memset+0x4>

0800270c <_malloc_r>:
 800270c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800270e:	1ccd      	adds	r5, r1, #3
 8002710:	f025 0503 	bic.w	r5, r5, #3
 8002714:	3508      	adds	r5, #8
 8002716:	2d0c      	cmp	r5, #12
 8002718:	bf38      	it	cc
 800271a:	250c      	movcc	r5, #12
 800271c:	2d00      	cmp	r5, #0
 800271e:	4606      	mov	r6, r0
 8002720:	db01      	blt.n	8002726 <_malloc_r+0x1a>
 8002722:	42a9      	cmp	r1, r5
 8002724:	d903      	bls.n	800272e <_malloc_r+0x22>
 8002726:	230c      	movs	r3, #12
 8002728:	6033      	str	r3, [r6, #0]
 800272a:	2000      	movs	r0, #0
 800272c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800272e:	f000 f857 	bl	80027e0 <__malloc_lock>
 8002732:	4921      	ldr	r1, [pc, #132]	; (80027b8 <_malloc_r+0xac>)
 8002734:	680a      	ldr	r2, [r1, #0]
 8002736:	4614      	mov	r4, r2
 8002738:	b99c      	cbnz	r4, 8002762 <_malloc_r+0x56>
 800273a:	4f20      	ldr	r7, [pc, #128]	; (80027bc <_malloc_r+0xb0>)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	b923      	cbnz	r3, 800274a <_malloc_r+0x3e>
 8002740:	4621      	mov	r1, r4
 8002742:	4630      	mov	r0, r6
 8002744:	f000 f83c 	bl	80027c0 <_sbrk_r>
 8002748:	6038      	str	r0, [r7, #0]
 800274a:	4629      	mov	r1, r5
 800274c:	4630      	mov	r0, r6
 800274e:	f000 f837 	bl	80027c0 <_sbrk_r>
 8002752:	1c43      	adds	r3, r0, #1
 8002754:	d123      	bne.n	800279e <_malloc_r+0x92>
 8002756:	230c      	movs	r3, #12
 8002758:	4630      	mov	r0, r6
 800275a:	6033      	str	r3, [r6, #0]
 800275c:	f000 f846 	bl	80027ec <__malloc_unlock>
 8002760:	e7e3      	b.n	800272a <_malloc_r+0x1e>
 8002762:	6823      	ldr	r3, [r4, #0]
 8002764:	1b5b      	subs	r3, r3, r5
 8002766:	d417      	bmi.n	8002798 <_malloc_r+0x8c>
 8002768:	2b0b      	cmp	r3, #11
 800276a:	d903      	bls.n	8002774 <_malloc_r+0x68>
 800276c:	6023      	str	r3, [r4, #0]
 800276e:	441c      	add	r4, r3
 8002770:	6025      	str	r5, [r4, #0]
 8002772:	e004      	b.n	800277e <_malloc_r+0x72>
 8002774:	6863      	ldr	r3, [r4, #4]
 8002776:	42a2      	cmp	r2, r4
 8002778:	bf0c      	ite	eq
 800277a:	600b      	streq	r3, [r1, #0]
 800277c:	6053      	strne	r3, [r2, #4]
 800277e:	4630      	mov	r0, r6
 8002780:	f000 f834 	bl	80027ec <__malloc_unlock>
 8002784:	f104 000b 	add.w	r0, r4, #11
 8002788:	1d23      	adds	r3, r4, #4
 800278a:	f020 0007 	bic.w	r0, r0, #7
 800278e:	1ac2      	subs	r2, r0, r3
 8002790:	d0cc      	beq.n	800272c <_malloc_r+0x20>
 8002792:	1a1b      	subs	r3, r3, r0
 8002794:	50a3      	str	r3, [r4, r2]
 8002796:	e7c9      	b.n	800272c <_malloc_r+0x20>
 8002798:	4622      	mov	r2, r4
 800279a:	6864      	ldr	r4, [r4, #4]
 800279c:	e7cc      	b.n	8002738 <_malloc_r+0x2c>
 800279e:	1cc4      	adds	r4, r0, #3
 80027a0:	f024 0403 	bic.w	r4, r4, #3
 80027a4:	42a0      	cmp	r0, r4
 80027a6:	d0e3      	beq.n	8002770 <_malloc_r+0x64>
 80027a8:	1a21      	subs	r1, r4, r0
 80027aa:	4630      	mov	r0, r6
 80027ac:	f000 f808 	bl	80027c0 <_sbrk_r>
 80027b0:	3001      	adds	r0, #1
 80027b2:	d1dd      	bne.n	8002770 <_malloc_r+0x64>
 80027b4:	e7cf      	b.n	8002756 <_malloc_r+0x4a>
 80027b6:	bf00      	nop
 80027b8:	200000f8 	.word	0x200000f8
 80027bc:	200000fc 	.word	0x200000fc

080027c0 <_sbrk_r>:
 80027c0:	b538      	push	{r3, r4, r5, lr}
 80027c2:	2300      	movs	r3, #0
 80027c4:	4d05      	ldr	r5, [pc, #20]	; (80027dc <_sbrk_r+0x1c>)
 80027c6:	4604      	mov	r4, r0
 80027c8:	4608      	mov	r0, r1
 80027ca:	602b      	str	r3, [r5, #0]
 80027cc:	f7fe f8e8 	bl	80009a0 <_sbrk>
 80027d0:	1c43      	adds	r3, r0, #1
 80027d2:	d102      	bne.n	80027da <_sbrk_r+0x1a>
 80027d4:	682b      	ldr	r3, [r5, #0]
 80027d6:	b103      	cbz	r3, 80027da <_sbrk_r+0x1a>
 80027d8:	6023      	str	r3, [r4, #0]
 80027da:	bd38      	pop	{r3, r4, r5, pc}
 80027dc:	20000158 	.word	0x20000158

080027e0 <__malloc_lock>:
 80027e0:	4801      	ldr	r0, [pc, #4]	; (80027e8 <__malloc_lock+0x8>)
 80027e2:	f000 b809 	b.w	80027f8 <__retarget_lock_acquire_recursive>
 80027e6:	bf00      	nop
 80027e8:	20000160 	.word	0x20000160

080027ec <__malloc_unlock>:
 80027ec:	4801      	ldr	r0, [pc, #4]	; (80027f4 <__malloc_unlock+0x8>)
 80027ee:	f000 b804 	b.w	80027fa <__retarget_lock_release_recursive>
 80027f2:	bf00      	nop
 80027f4:	20000160 	.word	0x20000160

080027f8 <__retarget_lock_acquire_recursive>:
 80027f8:	4770      	bx	lr

080027fa <__retarget_lock_release_recursive>:
 80027fa:	4770      	bx	lr

080027fc <_init>:
 80027fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027fe:	bf00      	nop
 8002800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002802:	bc08      	pop	{r3}
 8002804:	469e      	mov	lr, r3
 8002806:	4770      	bx	lr

08002808 <_fini>:
 8002808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800280a:	bf00      	nop
 800280c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800280e:	bc08      	pop	{r3}
 8002810:	469e      	mov	lr, r3
 8002812:	4770      	bx	lr
