[INF:CM0023] Creating log file ../../build/tests/BinarySize/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/BinarySize/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1: , endline:13:9: , parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiContAssign:
  \_cont_assign: , line:3, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:3, col:17, endline:3:22: 
      |vpiConstType:3
      |vpiDecompile:32'b1
      |vpiSize:32
      |BIN:1
    |vpiLhs:
    \_ref_obj: (work@top.first), line:3, col:9, endline:3:14: 
      |vpiName:first
      |vpiFullName:work@top.first
  |vpiContAssign:
  \_cont_assign: , line:4, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:4, col:17, endline:4:21: 
      |vpiConstType:3
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
    |vpiLhs:
    \_ref_obj: (work@top.first), line:4, col:9, endline:4:14: 
      |vpiName:first
      |vpiFullName:work@top.first
  |vpiContAssign:
  \_cont_assign: , line:5, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:5, col:17, endline:5:22: 
      |vpiConstType:3
      |vpiDecompile:2'b00
      |vpiSize:2
      |BIN:00
    |vpiLhs:
    \_ref_obj: (work@top.first), line:5, col:9, endline:5:14: 
      |vpiName:first
      |vpiFullName:work@top.first
  |vpiContAssign:
  \_cont_assign: , line:6, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:6, col:17, endline:6:21: 
      |vpiConstType:3
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
    |vpiLhs:
    \_ref_obj: (work@top.first), line:6, col:9, endline:6:14: 
      |vpiName:first
      |vpiFullName:work@top.first
  |vpiContAssign:
  \_cont_assign: , line:7, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:7, col:17, endline:7:22: 
      |vpiConstType:3
      |vpiDecompile:2'b01
      |vpiSize:2
      |BIN:01
    |vpiLhs:
    \_ref_obj: (work@top.first), line:7, col:9, endline:7:14: 
      |vpiName:first
      |vpiFullName:work@top.first
  |vpiContAssign:
  \_cont_assign: , line:8, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:8, col:17, endline:8:21: 
      |vpiConstType:3
      |vpiDecompile:1'bX
      |vpiSize:1
      |BIN:X
    |vpiLhs:
    \_ref_obj: (work@top.first), line:8, col:9, endline:8:14: 
      |vpiName:first
      |vpiFullName:work@top.first
  |vpiContAssign:
  \_cont_assign: , line:9, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:9, col:17, endline:9:22: 
      |vpiConstType:3
      |vpiDecompile:2'b0x
      |vpiSize:2
      |BIN:0x
    |vpiLhs:
    \_ref_obj: (work@top.first), line:9, col:9, endline:9:14: 
      |vpiName:first
      |vpiFullName:work@top.first
  |vpiContAssign:
  \_cont_assign: , line:10, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:10, col:17, endline:10:21: 
      |vpiConstType:3
      |vpiDecompile:1'bz
      |vpiSize:1
      |BIN:z
    |vpiLhs:
    \_ref_obj: (work@top.first), line:10, col:9, endline:10:14: 
      |vpiName:first
      |vpiFullName:work@top.first
  |vpiContAssign:
  \_cont_assign: , line:11, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:11, col:17, endline:11:22: 
      |vpiConstType:3
      |vpiDecompile:2'b0z
      |vpiSize:2
      |BIN:0z
    |vpiLhs:
    \_ref_obj: (work@top.first), line:11, col:9, endline:11:14: 
      |vpiName:first
      |vpiFullName:work@top.first
  |vpiNet:
  \_logic_net: (work@top.first), line:2, col:21, parent:work@top
    |vpiName:first
    |vpiFullName:work@top.first
    |vpiNetType:36
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1: , endline:13:9: 
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiContAssign:
  \_cont_assign: , line:3, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:3, col:17, endline:3:22: 
      |vpiConstType:3
      |vpiDecompile:32'b1
      |vpiSize:32
      |BIN:1
    |vpiLhs:
    \_ref_obj: (work@top.first), line:3, col:9, endline:3:14: 
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2, col:21, parent:work@top
        |vpiName:first
        |vpiFullName:work@top.first
        |vpiNetType:36
        |vpiRange:
        \_range: , line:2, col:15
          |vpiLeftRange:
          \_constant: , line:2, col:15, endline:2:17: 
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , line:2, col:18, endline:2:19: 
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiContAssign:
  \_cont_assign: , line:4, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:4, col:17, endline:4:21: 
      |vpiConstType:3
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
    |vpiLhs:
    \_ref_obj: (work@top.first), line:4, col:9, endline:4:14: 
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2, col:21, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:5, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:5, col:17, endline:5:22: 
      |vpiConstType:3
      |vpiDecompile:2'b00
      |vpiSize:2
      |BIN:00
    |vpiLhs:
    \_ref_obj: (work@top.first), line:5, col:9, endline:5:14: 
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2, col:21, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:6, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:6, col:17, endline:6:21: 
      |vpiConstType:3
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
    |vpiLhs:
    \_ref_obj: (work@top.first), line:6, col:9, endline:6:14: 
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2, col:21, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:7, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:7, col:17, endline:7:22: 
      |vpiConstType:3
      |vpiDecompile:2'b01
      |vpiSize:2
      |BIN:01
    |vpiLhs:
    \_ref_obj: (work@top.first), line:7, col:9, endline:7:14: 
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2, col:21, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:8, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:8, col:17, endline:8:21: 
      |vpiConstType:3
      |vpiDecompile:1'bX
      |vpiSize:1
      |BIN:X
    |vpiLhs:
    \_ref_obj: (work@top.first), line:8, col:9, endline:8:14: 
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2, col:21, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:9, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:9, col:17, endline:9:22: 
      |vpiConstType:3
      |vpiDecompile:2'b0x
      |vpiSize:2
      |BIN:0x
    |vpiLhs:
    \_ref_obj: (work@top.first), line:9, col:9, endline:9:14: 
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2, col:21, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:10, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:10, col:17, endline:10:21: 
      |vpiConstType:3
      |vpiDecompile:1'bz
      |vpiSize:1
      |BIN:z
    |vpiLhs:
    \_ref_obj: (work@top.first), line:10, col:9, endline:10:14: 
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2, col:21, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:11, col:9, parent:work@top
    |vpiRhs:
    \_constant: , line:11, col:17, endline:11:22: 
      |vpiConstType:3
      |vpiDecompile:2'b0z
      |vpiSize:2
      |BIN:0z
    |vpiLhs:
    \_ref_obj: (work@top.first), line:11, col:9, endline:11:14: 
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2, col:21, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.first), line:2, col:21, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

