 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : FIFO
Version: Q-2019.12
Date   : Wed Mar  8 10:30:28 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  6.94%

  Startpoint: FClrN (input port clocked by ideal_clock1)
  Endpoint: F_FirstN_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  FClrN (in)                               0.00       0.10 r
  U294/Y (NAND2X0_RVT)                     0.03 *     0.13 f
  F_FirstN_reg/D (DFFASX1_RVT)             0.00 *     0.13 f
  data arrival time                                   0.13

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  clock uncertainty                        0.10       0.10
  F_FirstN_reg/CLK (DFFASX1_RVT)           0.00       0.10 r
  library hold time                       -0.02       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: FOutN (input port clocked by ideal_clock1)
  Endpoint: F_FullN_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  FOutN (in)                               0.00       0.10 f
  U292/Y (NAND3X0_RVT)                     0.02 *     0.12 r
  F_FullN_reg/D (DFFASX1_RVT)              0.00 *     0.12 r
  data arrival time                                   0.12

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  clock uncertainty                        0.10       0.10
  F_FullN_reg/CLK (DFFASX1_RVT)            0.00       0.10 r
  library hold time                       -0.03       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: Data_In[28]
              (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  Data_In[28] (in)                                        0.00       0.10 f
  memblk/data_in[28] (FIFO_MEM_BLK)                       0.00       0.10 f
  memblk/U152/Y (AO22X1_RVT)                              0.06 *     0.16 f
  memblk/FIFO_reg[3][28]/D (DFFX1_RVT)                    0.00 *     0.16 f
  data arrival time                                                  0.16

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  clock uncertainty                                       0.10       0.12
  memblk/FIFO_reg[3][28]/CLK (DFFX1_RVT)                  0.00       0.12 r
  library hold time                                      -0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: Data_In[30]
              (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  Data_In[30] (in)                                        0.00       0.10 f
  memblk/data_in[30] (FIFO_MEM_BLK)                       0.00       0.10 f
  memblk/U57/Y (AO22X1_RVT)                               0.06 *     0.16 f
  memblk/FIFO_reg[3][30]/D (DFFX1_RVT)                    0.00 *     0.16 f
  data arrival time                                                  0.16

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  clock uncertainty                                       0.10       0.12
  memblk/FIFO_reg[3][30]/CLK (DFFX1_RVT)                  0.00       0.12 r
  library hold time                                      -0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: Data_In[0] (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Data_In[0] (in)                          0.00       0.10 f
  memblk/data_in[0] (FIFO_MEM_BLK)         0.00       0.10 f
  memblk/U35/Y (AO22X1_RVT)                0.06 *     0.16 f
  memblk/FIFO_reg[3][0]/D (DFFX1_RVT)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  clock uncertainty                        0.10       0.12
  memblk/FIFO_reg[3][0]/CLK (DFFX1_RVT)
                                           0.00       0.12 r
  library hold time                       -0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: FClrN (input port clocked by ideal_clock1)
  Endpoint: F_EmptyN_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  FClrN (in)                               0.00       0.10 f
  U289/Y (AO22X1_RVT)                      0.04 *     0.14 f
  F_EmptyN_reg/D (DFFARX1_RVT)             0.00 *     0.14 f
  data arrival time                                   0.14

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  clock uncertainty                        0.10       0.10
  F_EmptyN_reg/CLK (DFFARX1_RVT)           0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: Data_In[0] (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Data_In[0] (in)                          0.00       0.10 f
  memblk/data_in[0] (FIFO_MEM_BLK)         0.00       0.10 f
  memblk/U153/Y (AO22X1_RVT)               0.06 *     0.16 f
  memblk/FIFO_reg[2][0]/D (DFFX1_RVT)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  clock uncertainty                        0.10       0.12
  memblk/FIFO_reg[2][0]/CLK (DFFX1_RVT)
                                           0.00       0.12 r
  library hold time                       -0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: Data_In[9] (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][9]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Data_In[9] (in)                          0.00       0.10 f
  memblk/data_in[9] (FIFO_MEM_BLK)         0.00       0.10 f
  memblk/U60/Y (AO22X1_RVT)                0.06 *     0.16 f
  memblk/FIFO_reg[2][9]/D (DFFX1_RVT)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  clock uncertainty                        0.10       0.12
  memblk/FIFO_reg[2][9]/CLK (DFFX1_RVT)
                                           0.00       0.12 r
  library hold time                       -0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: Data_In[27]
              (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  Data_In[27] (in)                                        0.00       0.10 f
  memblk/data_in[27] (FIFO_MEM_BLK)                       0.00       0.10 f
  memblk/U151/Y (AO22X1_RVT)                              0.06 *     0.16 f
  memblk/FIFO_reg[3][27]/D (DFFX1_RVT)                    0.00 *     0.16 f
  data arrival time                                                  0.16

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  clock uncertainty                                       0.10       0.12
  memblk/FIFO_reg[3][27]/CLK (DFFX1_RVT)                  0.00       0.12 r
  library hold time                                      -0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: Data_In[8] (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][8]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Data_In[8] (in)                          0.00       0.10 f
  memblk/data_in[8] (FIFO_MEM_BLK)         0.00       0.10 f
  memblk/U59/Y (AO22X1_RVT)                0.06 *     0.16 f
  memblk/FIFO_reg[2][8]/D (DFFX1_RVT)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  clock uncertainty                        0.10       0.12
  memblk/FIFO_reg[2][8]/CLK (DFFX1_RVT)
                                           0.00       0.12 r
  library hold time                       -0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: Data_In[22]
              (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][22]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  Data_In[22] (in)                                        0.00       0.10 f
  memblk/data_in[22] (FIFO_MEM_BLK)                       0.00       0.10 f
  memblk/U146/Y (AO22X1_RVT)                              0.06 *     0.16 f
  memblk/FIFO_reg[3][22]/D (DFFX1_RVT)                    0.00 *     0.16 f
  data arrival time                                                  0.16

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  clock uncertainty                                       0.10       0.11
  memblk/FIFO_reg[3][22]/CLK (DFFX1_RVT)                  0.00       0.11 r
  library hold time                                      -0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: Data_In[0] (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Data_In[0] (in)                          0.00       0.10 f
  memblk/data_in[0] (FIFO_MEM_BLK)         0.00       0.10 f
  memblk/U161/Y (AO22X1_RVT)               0.06 *     0.16 f
  memblk/FIFO_reg[1][0]/D (DFFX1_RVT)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  clock uncertainty                        0.10       0.12
  memblk/FIFO_reg[1][0]/CLK (DFFX1_RVT)
                                           0.00       0.12 r
  library hold time                       -0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: Data_In[4] (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Data_In[4] (in)                          0.00       0.10 f
  memblk/data_in[4] (FIFO_MEM_BLK)         0.00       0.10 f
  memblk/U39/Y (AO22X1_RVT)                0.06 *     0.16 f
  memblk/FIFO_reg[3][4]/D (DFFX1_RVT)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  clock uncertainty                        0.10       0.12
  memblk/FIFO_reg[3][4]/CLK (DFFX1_RVT)
                                           0.00       0.12 r
  library hold time                       -0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: Data_In[0] (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[0][0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Data_In[0] (in)                          0.00       0.10 f
  memblk/data_in[0] (FIFO_MEM_BLK)         0.00       0.10 f
  memblk/U169/Y (AO22X1_RVT)               0.06 *     0.16 f
  memblk/FIFO_reg[0][0]/D (DFFX1_RVT)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  clock uncertainty                        0.10       0.12
  memblk/FIFO_reg[0][0]/CLK (DFFX1_RVT)
                                           0.00       0.12 r
  library hold time                       -0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: Data_In[4] (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Data_In[4] (in)                          0.00       0.10 f
  memblk/data_in[4] (FIFO_MEM_BLK)         0.00       0.10 f
  memblk/U157/Y (AO22X1_RVT)               0.06 *     0.16 f
  memblk/FIFO_reg[2][4]/D (DFFX1_RVT)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  clock uncertainty                        0.10       0.12
  memblk/FIFO_reg[2][4]/CLK (DFFX1_RVT)
                                           0.00       0.12 r
  library hold time                       -0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: Data_In[31]
              (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  Data_In[31] (in)                                        0.00       0.10 f
  memblk/data_in[31] (FIFO_MEM_BLK)                       0.00       0.10 f
  memblk/U58/Y (AO22X1_RVT)                               0.06 *     0.16 f
  memblk/FIFO_reg[3][31]/D (DFFX1_RVT)                    0.00 *     0.16 f
  data arrival time                                                  0.16

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  clock uncertainty                                       0.10       0.12
  memblk/FIFO_reg[3][31]/CLK (DFFX1_RVT)                  0.00       0.12 r
  library hold time                                      -0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: Data_In[5] (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Data_In[5] (in)                          0.00       0.10 f
  memblk/data_in[5] (FIFO_MEM_BLK)         0.00       0.10 f
  memblk/U158/Y (AO22X1_RVT)               0.06 *     0.16 f
  memblk/FIFO_reg[2][5]/D (DFFX1_RVT)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  clock uncertainty                        0.10       0.12
  memblk/FIFO_reg[2][5]/CLK (DFFX1_RVT)
                                           0.00       0.12 r
  library hold time                       -0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: Data_In[4] (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[1][4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Data_In[4] (in)                          0.00       0.10 f
  memblk/data_in[4] (FIFO_MEM_BLK)         0.00       0.10 f
  memblk/U165/Y (AO22X1_RVT)               0.06 *     0.16 f
  memblk/FIFO_reg[1][4]/D (DFFX1_RVT)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  clock uncertainty                        0.10       0.12
  memblk/FIFO_reg[1][4]/CLK (DFFX1_RVT)
                                           0.00       0.12 r
  library hold time                       -0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: Data_In[31]
              (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  Data_In[31] (in)                                        0.00       0.10 f
  memblk/data_in[31] (FIFO_MEM_BLK)                       0.00       0.10 f
  memblk/U82/Y (AO22X1_RVT)                               0.06 *     0.16 f
  memblk/FIFO_reg[2][31]/D (DFFX1_RVT)                    0.00 *     0.16 f
  data arrival time                                                  0.16

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  clock uncertainty                                       0.10       0.12
  memblk/FIFO_reg[2][31]/CLK (DFFX1_RVT)                  0.00       0.12 r
  library hold time                                      -0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: Data_In[7] (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  Data_In[7] (in)                          0.00       0.10 f
  memblk/data_in[7] (FIFO_MEM_BLK)         0.00       0.10 f
  memblk/U42/Y (AO22X1_RVT)                0.06 *     0.16 f
  memblk/FIFO_reg[3][7]/D (DFFX1_RVT)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  clock uncertainty                        0.10       0.11
  memblk/FIFO_reg[3][7]/CLK (DFFX1_RVT)
                                           0.00       0.11 r
  library hold time                       -0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.05


1
