#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri Mar 11 17:04:34 2022
# Process ID: 23221
# Current directory: /home/duyliontran/xilinx/zturn-driver
# Command line: vivado
# Log file: /home/duyliontran/xilinx/zturn-driver/vivado.log
# Journal file: /home/duyliontran/xilinx/zturn-driver/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/duyliontran/xilinx/pynq-test/pynq-test.xpr
WARNING: [Board 49-91] Board repository path '/home/duyliontran/xilinx/vitis_20202_workspace/pynqz1_calculator_system_hw_link/Hardware/calculator_container.build/link/vivado/vpl/.local/hw_platform/board' does not exist, it will not be used to search board files.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/duyliontran/xilinx/vitis_20202_workspace/pynqz1_calculator_system_hw_link/Hardware/calculator_container.build/link/vivado/vpl/.local/hw_platform/board'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duyliontran/xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_pnq_0_1

INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 7470.637 ; gain = 75.102 ; free physical = 13100 ; free virtual = 30403
open_bd_design {/home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- SnowLion:hls:pnq:1.0 - pnq
Successfully read diagram <design_1> from block design file </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 8888.648 ; gain = 1416.012 ; free physical = 12998 ; free virtual = 30278
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -vlnv SnowLion:hls:pnq:1.0 [get_ips  design_1_pnq_0_1] -log ip_upgrade.log
Upgrading '/home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_pnq_0_1 (plus_and_square 1.0) from revision 2112412720 to revision 2112412739
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'interrupt'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_pnq_0_1'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'interrupt'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pnq_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'interrupt' is not found on the upgraded version of the cell '/pnq'. Its connection to the net 'pnq_0_interrupt' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pnq_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/duyliontran/xilinx/pynq-test/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <pnq_0_interrupt> has no source
Wrote  : </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/duyliontran/xilinx/pynq-test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_pnq_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_intc_0/intr]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
regenerate_bd_layout
save_bd_design
Wrote  : </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files /home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
reset_run design_1_axi_intc_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pnq .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_intc_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_pnq_0_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 792bc3360bdcdc5a; cache size = 19.348 MB.
[Fri Mar 11 17:06:13 2022] Launched design_1_axi_intc_0_1_synth_1, design_1_pnq_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_intc_0_1_synth_1: /home/duyliontran/xilinx/pynq-test/pynq-test.runs/design_1_axi_intc_0_1_synth_1/runme.log
design_1_pnq_0_1_synth_1: /home/duyliontran/xilinx/pynq-test/pynq-test.runs/design_1_pnq_0_1_synth_1/runme.log
synth_1: /home/duyliontran/xilinx/pynq-test/pynq-test.runs/synth_1/runme.log
[Fri Mar 11 17:06:13 2022] Launched impl_1...
Run output will be captured here: /home/duyliontran/xilinx/pynq-test/pynq-test.runs/impl_1/runme.log
write_bd_tcl -force /home/duyliontran/xilinx/pynq-test/pnq.tcl
INFO: [BD 5-148] Tcl file written out </home/duyliontran/xilinx/pynq-test/pnq.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 17:15:32 2022...
