<div align="center">

# Design and Implementation of a Hardware-Accelerated CNN on Zynq-7000 SoC using AXI DMA

![Platform](https://img.shields.io/badge/Platform-PYNQ--Z2%20%7C%20Zynq--7000-orange?style=for-the-badge)
![RTL](https://img.shields.io/badge/Design-Custom%20Verilog%20RTL-blue?style=for-the-badge)
![Framework](https://img.shields.io/badge/Framework-PYNQ%20%7C%20Vivado%202025.2-green?style=for-the-badge)
![Language](https://img.shields.io/badge/Language-Verilog%20%7C%20Python%20%7C%20C%2B%2B-yellow?style=for-the-badge)

*High-Throughput Edge AI Inference via Custom RTL*

</div>

---

## ğŸ“Œ Project Overview

This repository contains the RTL source code, Vivado project files, and Python deployment scripts for a **hardware-accelerated Convolutional Neural Network (CNN)**. Designed for real-time inference on a **Xilinx Zynq-7000 System-on-Chip (xc7z020clg400-1)**, this project completely bypasses High-Level Synthesis (HLS) in favor of pure, hand-coded Verilog RTL.

By designing a deeply pipelined streaming microarchitecture, this accelerator eliminates the memory bottlenecks traditional architectures face, delivering strictly deterministic execution and ultra-low latency for Edge AI applications.

### ğŸš€ Key Performance Metrics

| Metric | CPU Baseline (ARM Cortex-A9) | FPGA Accelerator (Custom RTL) | Improvement |
|---|---|---|---|
| **Inference Latency** | 85.4 ms | **0.689 ms** | **~124x Faster** |
| **Effective Throughput**| 11.7 FPS | **1,450 FPS** | **~124x Higher** |
| **Logic Power** | ~1.260 W | **~0.050 W (50 mW)** | Massive efficiency gain |
| **Execution Stability** | Variable (OS Jitter) | **Cycle-Accurate Determinism**| Absolute Stability |

---

## ğŸ—ï¸ System Architecture

The design is partitioned across the heterogeneous Zynq SoC to maximize hardware efficiency and software flexibility:

* **Processing System (PS):** The ARM Cortex-A9 runs a Python-based PYNQ overlay, allocates contiguous DDR memory, writes control signals via **AXI4-Lite**, and orchestrates memory transfers.
* **Programmable Logic (PL):** The custom RTL CNN IP runs at a synchronous **100 MHz**. It computes convolutions, ReLU activations, Max Pooling, and Dense layer classifications.
* **Data Transport:** **AXI4-Stream via DMA** handles high-bandwidth image data transport, bypassing the CPU loop entirely.

```text
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        Zynq-7000 SoC (xc7z020)                      â”‚
â”‚                                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   Processing System (PS) â”‚      â”‚  Programmable Logic (PL)  â”‚   â”‚
â”‚   â”‚   ARM Cortex-A9 @ 650MHz â”‚      â”‚  Custom Verilog RTL @ 100MHzâ”‚   â”‚
â”‚   â”‚                          â”‚      â”‚                           â”‚   â”‚
â”‚   â”‚  â‘  Python PYNQ script    â”‚ AXI  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚   â”‚  â‘¡ Allocate contiguous   â”‚-Lite â”‚  â”‚   cnn_accel_0 (IP)  â”‚  â”‚   â”‚
â”‚   â”‚     DDR image buffer     â”‚â—„â”€â”€â”€â”€â–ºâ”‚  â”‚                     â”‚  â”‚   â”‚
â”‚   â”‚  â‘¢ Write 0x81 to control â”‚      â”‚  â”‚  Line Buffers/FIFOs â”‚  â”‚   â”‚
â”‚   â”‚  â‘£ Trigger DMA (MM2S)    â”‚      â”‚  â”‚  Conv1 + ReLU       â”‚  â”‚   â”‚
â”‚   â”‚  â‘¤ Poll DMA Receive      â”‚      â”‚  â”‚  Conv2 + ReLU       â”‚  â”‚   â”‚
â”‚   â”‚  â‘¥ Read output class ID  â”‚      â”‚  â”‚  MaxPool 2x2        â”‚  â”‚   â”‚
â”‚   â”‚                          â”‚      â”‚  â”‚  Fully Connected    â”‚  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚  â”‚  Comparator Bypass  â”‚  â”‚   â”‚
â”‚                â–²                    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚                â”‚                    â”‚             â–²             â”‚   â”‚
â”‚           AXI SmartConnect          â”‚             â”‚ AXI4-Stream â”‚   â”‚
â”‚                â”‚                    â”‚             â–¼             â”‚   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚   â”‚      Shared DDR3 RAM     â”‚â—„â”€â”€â”€â”€â”€â”¼â”€â”€â”¤     AXI DMA IP      â”‚  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
