{"title":"VPMOVQD/VPMOVSQD/VPMOVUSQD â€” Down Convert QWord to DWord","fields":[{"name":"Instruction Modes","value":"`VPMOVQD xmm1/m128 {k1}{z}, xmm2`\n`VPMOVSQD xmm1/m64 {k1}{z}, xmm2`\n`VPMOVUSQD xmm1/m64 {k1}{z}, xmm2`\n`VPMOVQD xmm1/m128 {k1}{z}, ymm2`\n`VPMOVSQD xmm1/m128 {k1}{z}, ymm2`\n`VPMOVUSQD xmm1/m128 {k1}{z}, ymm2`\n`VPMOVQD ymm1/m256 {k1}{z}, zmm2`\n`VPMOVSQD ymm1/m256 {k1}{z}, zmm2`\n`VPMOVUSQD ymm1/m256 {k1}{z}, zmm2`"},{"name":"Description","value":"VPMOVQW down converts 64-bit integer elements in the source operand (the second operand) into packed double-words using truncation. VPMOVSQW converts signed 64-bit integers into packed signed doublewords using signed saturation. VPMOVUSQW convert unsigned quad-word values into unsigned double-word values using unsigned saturation."},{"name":"\u200b","value":"The source operand is a ZMM/YMM/XMM register. The destination operand is a YMM/XMM/XMM register or a 256/128/64-bit memory location."},{"name":"\u200b","value":"Down-converted doubleword elements are written to the destination operand (the first operand) from the least-significant doubleword. Doubleword elements of the destination operand are updated according to the writemask. Bits (MAXVL-1:256/128/64) of the register destination are zeroed."},{"name":"\u200b","value":"EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD."},{"name":"CPUID Flags","value":"AVX512VL AVX512F"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}