// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="AlexNet_Cifar10_Keras_AlexNet_Cifar10_Keras,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.331437,HLS_SYN_LAT=1171,HLS_SYN_TPT=1170,HLS_SYN_MEM=374,HLS_SYN_DSP=0,HLS_SYN_FF=109969,HLS_SYN_LUT=412007,HLS_VERSION=2022_1}" *)

module AlexNet_Cifar10_Keras (
        input_1_TDATA,
        layer36_out_TDATA,
        ap_clk,
        ap_rst_n,
        input_1_TVALID,
        input_1_TREADY,
        ap_start,
        layer36_out_TVALID,
        layer36_out_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [47:0] input_1_TDATA;
output  [159:0] layer36_out_TDATA;
input   ap_clk;
input   ap_rst_n;
input   input_1_TVALID;
output   input_1_TREADY;
input   ap_start;
output   layer36_out_TVALID;
input   layer36_out_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_input_1_TREADY;
wire   [47:0] zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_layer37_out_din;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_layer37_out_write;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer37_out_read;
wire   [1023:0] conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_din;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_write;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_start;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_done;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_continue;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_idle;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_ready;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_layer2_out_read;
wire   [1023:0] relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_layer5_out_din;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_layer5_out_write;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_start_out;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_start_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_start;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_done;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_continue;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_idle;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_ready;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer5_out_read;
wire   [1023:0] pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_din;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_start_out;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_start;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_done;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_continue;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_idle;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_ready;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_start_out;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_layer6_out_read;
wire   [1023:0] zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_layer38_out_din;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_layer38_out_write;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_layer38_out_read;
wire   [63:0] conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_layer7_out_din;
wire    conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_layer7_out_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_start;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_done;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_continue;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_idle;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_ready;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_layer7_out_read;
wire   [63:0] relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_layer10_out_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_layer10_out_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_start_out;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_start_write;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_start;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_done;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_continue;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_idle;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_ready;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_layer10_out_read;
wire   [63:0] pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_layer11_out_din;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_layer11_out_write;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_start_out;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_layer11_out_read;
wire   [63:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_layer39_out_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_layer39_out_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_layer39_out_read;
wire   [127:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_layer12_out_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_layer12_out_write;
wire    relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_start;
wire    relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_done;
wire    relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_continue;
wire    relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_idle;
wire    relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_ready;
wire    relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_layer12_out_read;
wire   [127:0] relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_layer15_out_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_layer15_out_write;
wire    relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_start_out;
wire    relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_layer15_out_read;
wire   [127:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_layer40_out_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_layer40_out_write;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_layer40_out_read;
wire   [255:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_layer16_out_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_layer16_out_write;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_start;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_done;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_continue;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_idle;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_ready;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_layer16_out_read;
wire   [255:0] relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_layer19_out_din;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_layer19_out_write;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_start_out;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_start;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_done;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_continue;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_idle;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_ready;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_start_out;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_layer19_out_read;
wire   [255:0] zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_layer41_out_din;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_layer41_out_write;
wire    conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_layer41_out_read;
wire   [255:0] conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_layer20_out_din;
wire    conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_layer20_out_write;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_start;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_done;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_continue;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_idle;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_ready;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_layer20_out_read;
wire   [255:0] relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_layer23_out_din;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_layer23_out_write;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_start_out;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_start_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_start;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_done;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_continue;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_idle;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_ready;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_layer23_out_read;
wire   [255:0] pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_layer24_out_din;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_layer24_out_write;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_start_out;
wire    pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_start_write;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_start;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_done;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_continue;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_idle;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_ready;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_out;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_write;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer24_out_read;
wire   [255:0] dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_din;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_write;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_start;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_done;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_continue;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_idle;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_ready;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_start_out;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_start_write;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_layer26_out_read;
wire   [255:0] relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_layer29_out_din;
wire    relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_layer29_out_write;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_start;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_done;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_continue;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_idle;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_ready;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_start_out;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_start_write;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_layer29_out_read;
wire   [159:0] dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_layer30_out_din;
wire    dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_layer30_out_write;
wire    relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_start;
wire    relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_done;
wire    relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_continue;
wire    relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_idle;
wire    relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_ready;
wire    relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_start_out;
wire    relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_start_write;
wire    relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_layer30_out_read;
wire   [159:0] relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_layer33_out_din;
wire    relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_layer33_out_write;
wire    dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_start;
wire    dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_done;
wire    dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_continue;
wire    dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_idle;
wire    dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_ready;
wire    dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_start_out;
wire    dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_start_write;
wire    dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_layer33_out_read;
wire   [159:0] dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_layer34_out_din;
wire    dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_layer34_out_write;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_start;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_done;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_continue;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_idle;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_ready;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_layer34_out_read;
wire   [159:0] softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_layer36_out_TDATA;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_layer36_out_TVALID;
wire    layer37_out_full_n;
wire   [47:0] layer37_out_dout;
wire   [11:0] layer37_out_num_data_valid;
wire   [11:0] layer37_out_fifo_cap;
wire    layer37_out_empty_n;
wire    layer2_out_full_n;
wire   [1023:0] layer2_out_dout;
wire   [10:0] layer2_out_num_data_valid;
wire   [10:0] layer2_out_fifo_cap;
wire    layer2_out_empty_n;
wire    layer5_out_full_n;
wire   [1023:0] layer5_out_dout;
wire   [10:0] layer5_out_num_data_valid;
wire   [10:0] layer5_out_fifo_cap;
wire    layer5_out_empty_n;
wire    layer6_out_full_n;
wire   [1023:0] layer6_out_dout;
wire   [8:0] layer6_out_num_data_valid;
wire   [8:0] layer6_out_fifo_cap;
wire    layer6_out_empty_n;
wire    layer38_out_full_n;
wire   [1023:0] layer38_out_dout;
wire   [9:0] layer38_out_num_data_valid;
wire   [9:0] layer38_out_fifo_cap;
wire    layer38_out_empty_n;
wire    layer7_out_full_n;
wire   [63:0] layer7_out_dout;
wire   [8:0] layer7_out_num_data_valid;
wire   [8:0] layer7_out_fifo_cap;
wire    layer7_out_empty_n;
wire    layer10_out_full_n;
wire   [63:0] layer10_out_dout;
wire   [8:0] layer10_out_num_data_valid;
wire   [8:0] layer10_out_fifo_cap;
wire    layer10_out_empty_n;
wire    layer11_out_full_n;
wire   [63:0] layer11_out_dout;
wire   [6:0] layer11_out_num_data_valid;
wire   [6:0] layer11_out_fifo_cap;
wire    layer11_out_empty_n;
wire    layer39_out_full_n;
wire   [63:0] layer39_out_dout;
wire   [7:0] layer39_out_num_data_valid;
wire   [7:0] layer39_out_fifo_cap;
wire    layer39_out_empty_n;
wire    layer12_out_full_n;
wire   [127:0] layer12_out_dout;
wire   [6:0] layer12_out_num_data_valid;
wire   [6:0] layer12_out_fifo_cap;
wire    layer12_out_empty_n;
wire    layer15_out_full_n;
wire   [127:0] layer15_out_dout;
wire   [6:0] layer15_out_num_data_valid;
wire   [6:0] layer15_out_fifo_cap;
wire    layer15_out_empty_n;
wire    layer40_out_full_n;
wire   [127:0] layer40_out_dout;
wire   [7:0] layer40_out_num_data_valid;
wire   [7:0] layer40_out_fifo_cap;
wire    layer40_out_empty_n;
wire    layer16_out_full_n;
wire   [255:0] layer16_out_dout;
wire   [6:0] layer16_out_num_data_valid;
wire   [6:0] layer16_out_fifo_cap;
wire    layer16_out_empty_n;
wire    layer19_out_full_n;
wire   [255:0] layer19_out_dout;
wire   [6:0] layer19_out_num_data_valid;
wire   [6:0] layer19_out_fifo_cap;
wire    layer19_out_empty_n;
wire    layer41_out_full_n;
wire   [255:0] layer41_out_dout;
wire   [7:0] layer41_out_num_data_valid;
wire   [7:0] layer41_out_fifo_cap;
wire    layer41_out_empty_n;
wire    layer20_out_full_n;
wire   [255:0] layer20_out_dout;
wire   [6:0] layer20_out_num_data_valid;
wire   [6:0] layer20_out_fifo_cap;
wire    layer20_out_empty_n;
wire    layer23_out_full_n;
wire   [255:0] layer23_out_dout;
wire   [6:0] layer23_out_num_data_valid;
wire   [6:0] layer23_out_fifo_cap;
wire    layer23_out_empty_n;
wire    layer24_out_full_n;
wire   [255:0] layer24_out_dout;
wire   [4:0] layer24_out_num_data_valid;
wire   [4:0] layer24_out_fifo_cap;
wire    layer24_out_empty_n;
wire    layer26_out_full_n;
wire   [255:0] layer26_out_dout;
wire   [1:0] layer26_out_num_data_valid;
wire   [1:0] layer26_out_fifo_cap;
wire    layer26_out_empty_n;
wire    layer29_out_full_n;
wire   [255:0] layer29_out_dout;
wire   [1:0] layer29_out_num_data_valid;
wire   [1:0] layer29_out_fifo_cap;
wire    layer29_out_empty_n;
wire    layer30_out_full_n;
wire   [159:0] layer30_out_dout;
wire   [1:0] layer30_out_num_data_valid;
wire   [1:0] layer30_out_fifo_cap;
wire    layer30_out_empty_n;
wire    layer33_out_full_n;
wire   [159:0] layer33_out_dout;
wire   [1:0] layer33_out_num_data_valid;
wire   [1:0] layer33_out_fifo_cap;
wire    layer33_out_empty_n;
wire    layer34_out_full_n;
wire   [159:0] layer34_out_dout;
wire   [1:0] layer34_out_num_data_valid;
wire   [1:0] layer34_out_fifo_cap;
wire    layer34_out_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_din;
wire    start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_dout;
wire    start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_din;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_dout;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_din;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_dout;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_din;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_dout;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_din;
wire    start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_dout;
wire    start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_din;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_dout;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_din;
wire    start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_dout;
wire    start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_din;
wire    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_dout;
wire    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_din;
wire    start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_dout;
wire    start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_din;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_dout;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_din;
wire    start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_dout;
wire    start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_din;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_dout;
wire    start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_din;
wire    start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_full_n;
wire   [0:0] start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_dout;
wire    start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_din;
wire    start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_dout;
wire    start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_din;
wire    start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_full_n;
wire   [0:0] start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_dout;
wire    start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_din;
wire    start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_dout;
wire    start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_din;
wire    start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_full_n;
wire   [0:0] start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_dout;
wire    start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_empty_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_din;
wire    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_full_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_dout;
wire    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_empty_n;

AlexNet_Cifar10_Keras_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_s zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_start_write),
    .input_1_TDATA(input_1_TDATA),
    .input_1_TVALID(input_1_TVALID),
    .input_1_TREADY(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_input_1_TREADY),
    .layer37_out_din(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_layer37_out_din),
    .layer37_out_num_data_valid(layer37_out_num_data_valid),
    .layer37_out_fifo_cap(layer37_out_fifo_cap),
    .layer37_out_full_n(layer37_out_full_n),
    .layer37_out_write(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_layer37_out_write)
);

AlexNet_Cifar10_Keras_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_s conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_write),
    .layer37_out_dout(layer37_out_dout),
    .layer37_out_num_data_valid(layer37_out_num_data_valid),
    .layer37_out_fifo_cap(layer37_out_fifo_cap),
    .layer37_out_empty_n(layer37_out_empty_n),
    .layer37_out_read(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer37_out_read),
    .layer2_out_din(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_din),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap),
    .layer2_out_full_n(layer2_out_full_n),
    .layer2_out_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_write)
);

AlexNet_Cifar10_Keras_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_s relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_full_n),
    .ap_done(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_ready),
    .layer2_out_dout(layer2_out_dout),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap),
    .layer2_out_empty_n(layer2_out_empty_n),
    .layer2_out_read(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_layer2_out_read),
    .layer5_out_din(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_layer5_out_din),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap),
    .layer5_out_full_n(layer5_out_full_n),
    .layer5_out_write(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_layer5_out_write),
    .start_out(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_start_out),
    .start_write(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_start_write)
);

AlexNet_Cifar10_Keras_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_full_n),
    .ap_done(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_done),
    .ap_continue(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_ready),
    .layer5_out_dout(layer5_out_dout),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap),
    .layer5_out_empty_n(layer5_out_empty_n),
    .layer5_out_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer5_out_read),
    .layer6_out_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_din),
    .layer6_out_num_data_valid(layer6_out_num_data_valid),
    .layer6_out_fifo_cap(layer6_out_fifo_cap),
    .layer6_out_full_n(layer6_out_full_n),
    .layer6_out_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_write),
    .start_out(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_start_out),
    .start_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_start_write)
);

AlexNet_Cifar10_Keras_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_s zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_full_n),
    .ap_done(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_ready),
    .start_out(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_start_out),
    .start_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_start_write),
    .layer6_out_dout(layer6_out_dout),
    .layer6_out_num_data_valid(layer6_out_num_data_valid),
    .layer6_out_fifo_cap(layer6_out_fifo_cap),
    .layer6_out_empty_n(layer6_out_empty_n),
    .layer6_out_read(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_layer6_out_read),
    .layer38_out_din(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_layer38_out_din),
    .layer38_out_num_data_valid(layer38_out_num_data_valid),
    .layer38_out_fifo_cap(layer38_out_fifo_cap),
    .layer38_out_full_n(layer38_out_full_n),
    .layer38_out_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_layer38_out_write)
);

AlexNet_Cifar10_Keras_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_s conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_start_write),
    .layer38_out_dout(layer38_out_dout),
    .layer38_out_num_data_valid(layer38_out_num_data_valid),
    .layer38_out_fifo_cap(layer38_out_fifo_cap),
    .layer38_out_empty_n(layer38_out_empty_n),
    .layer38_out_read(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_layer38_out_read),
    .layer7_out_din(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_layer7_out_din),
    .layer7_out_num_data_valid(layer7_out_num_data_valid),
    .layer7_out_fifo_cap(layer7_out_fifo_cap),
    .layer7_out_full_n(layer7_out_full_n),
    .layer7_out_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_layer7_out_write)
);

AlexNet_Cifar10_Keras_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_full_n),
    .ap_done(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_ready),
    .layer7_out_dout(layer7_out_dout),
    .layer7_out_num_data_valid(layer7_out_num_data_valid),
    .layer7_out_fifo_cap(layer7_out_fifo_cap),
    .layer7_out_empty_n(layer7_out_empty_n),
    .layer7_out_read(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_layer7_out_read),
    .layer10_out_din(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_layer10_out_din),
    .layer10_out_num_data_valid(layer10_out_num_data_valid),
    .layer10_out_fifo_cap(layer10_out_fifo_cap),
    .layer10_out_full_n(layer10_out_full_n),
    .layer10_out_write(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_layer10_out_write),
    .start_out(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_start_out),
    .start_write(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_start_write)
);

AlexNet_Cifar10_Keras_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_full_n),
    .ap_done(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_done),
    .ap_continue(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_ready),
    .layer10_out_dout(layer10_out_dout),
    .layer10_out_num_data_valid(layer10_out_num_data_valid),
    .layer10_out_fifo_cap(layer10_out_fifo_cap),
    .layer10_out_empty_n(layer10_out_empty_n),
    .layer10_out_read(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_layer10_out_read),
    .layer11_out_din(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_layer11_out_din),
    .layer11_out_num_data_valid(layer11_out_num_data_valid),
    .layer11_out_fifo_cap(layer11_out_fifo_cap),
    .layer11_out_full_n(layer11_out_full_n),
    .layer11_out_write(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_layer11_out_write),
    .start_out(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_start_out),
    .start_write(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_start_write)
);

AlexNet_Cifar10_Keras_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_s zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_start_write),
    .layer11_out_dout(layer11_out_dout),
    .layer11_out_num_data_valid(layer11_out_num_data_valid),
    .layer11_out_fifo_cap(layer11_out_fifo_cap),
    .layer11_out_empty_n(layer11_out_empty_n),
    .layer11_out_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_layer11_out_read),
    .layer39_out_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_layer39_out_din),
    .layer39_out_num_data_valid(layer39_out_num_data_valid),
    .layer39_out_fifo_cap(layer39_out_fifo_cap),
    .layer39_out_full_n(layer39_out_full_n),
    .layer39_out_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_layer39_out_write)
);

AlexNet_Cifar10_Keras_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_start_write),
    .layer39_out_dout(layer39_out_dout),
    .layer39_out_num_data_valid(layer39_out_num_data_valid),
    .layer39_out_fifo_cap(layer39_out_fifo_cap),
    .layer39_out_empty_n(layer39_out_empty_n),
    .layer39_out_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_layer39_out_read),
    .layer12_out_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_layer12_out_din),
    .layer12_out_num_data_valid(layer12_out_num_data_valid),
    .layer12_out_fifo_cap(layer12_out_fifo_cap),
    .layer12_out_full_n(layer12_out_full_n),
    .layer12_out_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_layer12_out_write)
);

AlexNet_Cifar10_Keras_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_s relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_full_n),
    .ap_done(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_ready),
    .layer12_out_dout(layer12_out_dout),
    .layer12_out_num_data_valid(layer12_out_num_data_valid),
    .layer12_out_fifo_cap(layer12_out_fifo_cap),
    .layer12_out_empty_n(layer12_out_empty_n),
    .layer12_out_read(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_layer12_out_read),
    .layer15_out_din(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_layer15_out_din),
    .layer15_out_num_data_valid(layer15_out_num_data_valid),
    .layer15_out_fifo_cap(layer15_out_fifo_cap),
    .layer15_out_full_n(layer15_out_full_n),
    .layer15_out_write(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_layer15_out_write),
    .start_out(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_start_out),
    .start_write(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_start_write)
);

AlexNet_Cifar10_Keras_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_s zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_start_write),
    .layer15_out_dout(layer15_out_dout),
    .layer15_out_num_data_valid(layer15_out_num_data_valid),
    .layer15_out_fifo_cap(layer15_out_fifo_cap),
    .layer15_out_empty_n(layer15_out_empty_n),
    .layer15_out_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_layer15_out_read),
    .layer40_out_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_layer40_out_din),
    .layer40_out_num_data_valid(layer40_out_num_data_valid),
    .layer40_out_fifo_cap(layer40_out_fifo_cap),
    .layer40_out_full_n(layer40_out_full_n),
    .layer40_out_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_layer40_out_write)
);

AlexNet_Cifar10_Keras_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_s conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_start_write),
    .layer40_out_dout(layer40_out_dout),
    .layer40_out_num_data_valid(layer40_out_num_data_valid),
    .layer40_out_fifo_cap(layer40_out_fifo_cap),
    .layer40_out_empty_n(layer40_out_empty_n),
    .layer40_out_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_layer40_out_read),
    .layer16_out_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_layer16_out_din),
    .layer16_out_num_data_valid(layer16_out_num_data_valid),
    .layer16_out_fifo_cap(layer16_out_fifo_cap),
    .layer16_out_full_n(layer16_out_full_n),
    .layer16_out_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_layer16_out_write)
);

AlexNet_Cifar10_Keras_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_s relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_full_n),
    .ap_done(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_ready),
    .layer16_out_dout(layer16_out_dout),
    .layer16_out_num_data_valid(layer16_out_num_data_valid),
    .layer16_out_fifo_cap(layer16_out_fifo_cap),
    .layer16_out_empty_n(layer16_out_empty_n),
    .layer16_out_read(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_layer16_out_read),
    .layer19_out_din(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_layer19_out_din),
    .layer19_out_num_data_valid(layer19_out_num_data_valid),
    .layer19_out_fifo_cap(layer19_out_fifo_cap),
    .layer19_out_full_n(layer19_out_full_n),
    .layer19_out_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_layer19_out_write),
    .start_out(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_start_out),
    .start_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_start_write)
);

AlexNet_Cifar10_Keras_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_s zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_full_n),
    .ap_done(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_ready),
    .start_out(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_start_out),
    .start_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_start_write),
    .layer19_out_dout(layer19_out_dout),
    .layer19_out_num_data_valid(layer19_out_num_data_valid),
    .layer19_out_fifo_cap(layer19_out_fifo_cap),
    .layer19_out_empty_n(layer19_out_empty_n),
    .layer19_out_read(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_layer19_out_read),
    .layer41_out_din(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_layer41_out_din),
    .layer41_out_num_data_valid(layer41_out_num_data_valid),
    .layer41_out_fifo_cap(layer41_out_fifo_cap),
    .layer41_out_full_n(layer41_out_full_n),
    .layer41_out_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_layer41_out_write)
);

AlexNet_Cifar10_Keras_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_s conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_start_write),
    .layer41_out_dout(layer41_out_dout),
    .layer41_out_num_data_valid(layer41_out_num_data_valid),
    .layer41_out_fifo_cap(layer41_out_fifo_cap),
    .layer41_out_empty_n(layer41_out_empty_n),
    .layer41_out_read(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_layer41_out_read),
    .layer20_out_din(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_layer20_out_din),
    .layer20_out_num_data_valid(layer20_out_num_data_valid),
    .layer20_out_fifo_cap(layer20_out_fifo_cap),
    .layer20_out_full_n(layer20_out_full_n),
    .layer20_out_write(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_layer20_out_write)
);

AlexNet_Cifar10_Keras_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_s relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_full_n),
    .ap_done(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_ready),
    .layer20_out_dout(layer20_out_dout),
    .layer20_out_num_data_valid(layer20_out_num_data_valid),
    .layer20_out_fifo_cap(layer20_out_fifo_cap),
    .layer20_out_empty_n(layer20_out_empty_n),
    .layer20_out_read(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_layer20_out_read),
    .layer23_out_din(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_layer23_out_din),
    .layer23_out_num_data_valid(layer23_out_num_data_valid),
    .layer23_out_fifo_cap(layer23_out_fifo_cap),
    .layer23_out_full_n(layer23_out_full_n),
    .layer23_out_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_layer23_out_write),
    .start_out(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_start_out),
    .start_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_start_write)
);

AlexNet_Cifar10_Keras_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_full_n),
    .ap_done(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_done),
    .ap_continue(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_ready),
    .layer23_out_dout(layer23_out_dout),
    .layer23_out_num_data_valid(layer23_out_num_data_valid),
    .layer23_out_fifo_cap(layer23_out_fifo_cap),
    .layer23_out_empty_n(layer23_out_empty_n),
    .layer23_out_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_layer23_out_read),
    .layer24_out_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_layer24_out_din),
    .layer24_out_num_data_valid(layer24_out_num_data_valid),
    .layer24_out_fifo_cap(layer24_out_fifo_cap),
    .layer24_out_full_n(layer24_out_full_n),
    .layer24_out_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_layer24_out_write),
    .start_out(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_start_out),
    .start_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_start_write)
);

AlexNet_Cifar10_Keras_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_s dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_full_n),
    .ap_done(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_ready),
    .start_out(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_out),
    .start_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_write),
    .layer24_out_dout(layer24_out_dout),
    .layer24_out_num_data_valid(layer24_out_num_data_valid),
    .layer24_out_fifo_cap(layer24_out_fifo_cap),
    .layer24_out_empty_n(layer24_out_empty_n),
    .layer24_out_read(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer24_out_read),
    .layer26_out_din(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_din),
    .layer26_out_num_data_valid(layer26_out_num_data_valid),
    .layer26_out_fifo_cap(layer26_out_fifo_cap),
    .layer26_out_full_n(layer26_out_full_n),
    .layer26_out_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_write)
);

AlexNet_Cifar10_Keras_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_s relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_full_n),
    .ap_done(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_ready),
    .start_out(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_start_out),
    .start_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_start_write),
    .layer26_out_dout(layer26_out_dout),
    .layer26_out_num_data_valid(layer26_out_num_data_valid),
    .layer26_out_fifo_cap(layer26_out_fifo_cap),
    .layer26_out_empty_n(layer26_out_empty_n),
    .layer26_out_read(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_layer26_out_read),
    .layer29_out_din(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_layer29_out_din),
    .layer29_out_num_data_valid(layer29_out_num_data_valid),
    .layer29_out_fifo_cap(layer29_out_fifo_cap),
    .layer29_out_full_n(layer29_out_full_n),
    .layer29_out_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_layer29_out_write)
);

AlexNet_Cifar10_Keras_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_s dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_full_n),
    .ap_done(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_ready),
    .start_out(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_start_out),
    .start_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_start_write),
    .layer29_out_dout(layer29_out_dout),
    .layer29_out_num_data_valid(layer29_out_num_data_valid),
    .layer29_out_fifo_cap(layer29_out_fifo_cap),
    .layer29_out_empty_n(layer29_out_empty_n),
    .layer29_out_read(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_layer29_out_read),
    .layer30_out_din(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_layer30_out_din),
    .layer30_out_num_data_valid(layer30_out_num_data_valid),
    .layer30_out_fifo_cap(layer30_out_fifo_cap),
    .layer30_out_full_n(layer30_out_full_n),
    .layer30_out_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_layer30_out_write)
);

AlexNet_Cifar10_Keras_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_s relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_full_n),
    .ap_done(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_ready),
    .start_out(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_start_out),
    .start_write(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_start_write),
    .layer30_out_dout(layer30_out_dout),
    .layer30_out_num_data_valid(layer30_out_num_data_valid),
    .layer30_out_fifo_cap(layer30_out_fifo_cap),
    .layer30_out_empty_n(layer30_out_empty_n),
    .layer30_out_read(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_layer30_out_read),
    .layer33_out_din(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_layer33_out_din),
    .layer33_out_num_data_valid(layer33_out_num_data_valid),
    .layer33_out_fifo_cap(layer33_out_fifo_cap),
    .layer33_out_full_n(layer33_out_full_n),
    .layer33_out_write(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_layer33_out_write)
);

AlexNet_Cifar10_Keras_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_s dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_start),
    .start_full_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_full_n),
    .ap_done(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_ready),
    .start_out(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_start_out),
    .start_write(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_start_write),
    .layer33_out_dout(layer33_out_dout),
    .layer33_out_num_data_valid(layer33_out_num_data_valid),
    .layer33_out_fifo_cap(layer33_out_fifo_cap),
    .layer33_out_empty_n(layer33_out_empty_n),
    .layer33_out_read(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_layer33_out_read),
    .layer34_out_din(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_layer34_out_din),
    .layer34_out_num_data_valid(layer34_out_num_data_valid),
    .layer34_out_fifo_cap(layer34_out_fifo_cap),
    .layer34_out_full_n(layer34_out_full_n),
    .layer34_out_write(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_layer34_out_write)
);

AlexNet_Cifar10_Keras_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_start),
    .ap_done(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_done),
    .ap_continue(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_continue),
    .ap_idle(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_idle),
    .ap_ready(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_ready),
    .layer34_out_dout(layer34_out_dout),
    .layer34_out_num_data_valid(layer34_out_num_data_valid),
    .layer34_out_fifo_cap(layer34_out_fifo_cap),
    .layer34_out_empty_n(layer34_out_empty_n),
    .layer34_out_read(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_layer34_out_read),
    .layer36_out_TDATA(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_layer36_out_TDATA),
    .layer36_out_TVALID(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_layer36_out_TVALID),
    .layer36_out_TREADY(layer36_out_TREADY)
);

AlexNet_Cifar10_Keras_fifo_w48_d1156_A layer37_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_layer37_out_din),
    .if_full_n(layer37_out_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_layer37_out_write),
    .if_dout(layer37_out_dout),
    .if_num_data_valid(layer37_out_num_data_valid),
    .if_fifo_cap(layer37_out_fifo_cap),
    .if_empty_n(layer37_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer37_out_read)
);

AlexNet_Cifar10_Keras_fifo_w1024_d1024_A layer2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_din),
    .if_full_n(layer2_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_layer2_out_write),
    .if_dout(layer2_out_dout),
    .if_num_data_valid(layer2_out_num_data_valid),
    .if_fifo_cap(layer2_out_fifo_cap),
    .if_empty_n(layer2_out_empty_n),
    .if_read(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_layer2_out_read)
);

AlexNet_Cifar10_Keras_fifo_w1024_d1024_A layer5_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_layer5_out_din),
    .if_full_n(layer5_out_full_n),
    .if_write(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_layer5_out_write),
    .if_dout(layer5_out_dout),
    .if_num_data_valid(layer5_out_num_data_valid),
    .if_fifo_cap(layer5_out_fifo_cap),
    .if_empty_n(layer5_out_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer5_out_read)
);

AlexNet_Cifar10_Keras_fifo_w1024_d256_A layer6_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_din),
    .if_full_n(layer6_out_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_layer6_out_write),
    .if_dout(layer6_out_dout),
    .if_num_data_valid(layer6_out_num_data_valid),
    .if_fifo_cap(layer6_out_fifo_cap),
    .if_empty_n(layer6_out_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_layer6_out_read)
);

AlexNet_Cifar10_Keras_fifo_w1024_d324_A layer38_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_layer38_out_din),
    .if_full_n(layer38_out_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_layer38_out_write),
    .if_dout(layer38_out_dout),
    .if_num_data_valid(layer38_out_num_data_valid),
    .if_fifo_cap(layer38_out_fifo_cap),
    .if_empty_n(layer38_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_layer38_out_read)
);

AlexNet_Cifar10_Keras_fifo_w64_d256_A layer7_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_layer7_out_din),
    .if_full_n(layer7_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_layer7_out_write),
    .if_dout(layer7_out_dout),
    .if_num_data_valid(layer7_out_num_data_valid),
    .if_fifo_cap(layer7_out_fifo_cap),
    .if_empty_n(layer7_out_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_layer7_out_read)
);

AlexNet_Cifar10_Keras_fifo_w64_d256_A layer10_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_layer10_out_din),
    .if_full_n(layer10_out_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_layer10_out_write),
    .if_dout(layer10_out_dout),
    .if_num_data_valid(layer10_out_num_data_valid),
    .if_fifo_cap(layer10_out_fifo_cap),
    .if_empty_n(layer10_out_empty_n),
    .if_read(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_layer10_out_read)
);

AlexNet_Cifar10_Keras_fifo_w64_d64_A layer11_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_layer11_out_din),
    .if_full_n(layer11_out_full_n),
    .if_write(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_layer11_out_write),
    .if_dout(layer11_out_dout),
    .if_num_data_valid(layer11_out_num_data_valid),
    .if_fifo_cap(layer11_out_fifo_cap),
    .if_empty_n(layer11_out_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_layer11_out_read)
);

AlexNet_Cifar10_Keras_fifo_w64_d100_A layer39_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_layer39_out_din),
    .if_full_n(layer39_out_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_layer39_out_write),
    .if_dout(layer39_out_dout),
    .if_num_data_valid(layer39_out_num_data_valid),
    .if_fifo_cap(layer39_out_fifo_cap),
    .if_empty_n(layer39_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_layer39_out_read)
);

AlexNet_Cifar10_Keras_fifo_w128_d64_A layer12_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_layer12_out_din),
    .if_full_n(layer12_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_layer12_out_write),
    .if_dout(layer12_out_dout),
    .if_num_data_valid(layer12_out_num_data_valid),
    .if_fifo_cap(layer12_out_fifo_cap),
    .if_empty_n(layer12_out_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_layer12_out_read)
);

AlexNet_Cifar10_Keras_fifo_w128_d64_A layer15_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_layer15_out_din),
    .if_full_n(layer15_out_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_layer15_out_write),
    .if_dout(layer15_out_dout),
    .if_num_data_valid(layer15_out_num_data_valid),
    .if_fifo_cap(layer15_out_fifo_cap),
    .if_empty_n(layer15_out_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_layer15_out_read)
);

AlexNet_Cifar10_Keras_fifo_w128_d100_A layer40_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_layer40_out_din),
    .if_full_n(layer40_out_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_layer40_out_write),
    .if_dout(layer40_out_dout),
    .if_num_data_valid(layer40_out_num_data_valid),
    .if_fifo_cap(layer40_out_fifo_cap),
    .if_empty_n(layer40_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_layer40_out_read)
);

AlexNet_Cifar10_Keras_fifo_w256_d64_A layer16_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_layer16_out_din),
    .if_full_n(layer16_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_layer16_out_write),
    .if_dout(layer16_out_dout),
    .if_num_data_valid(layer16_out_num_data_valid),
    .if_fifo_cap(layer16_out_fifo_cap),
    .if_empty_n(layer16_out_empty_n),
    .if_read(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_layer16_out_read)
);

AlexNet_Cifar10_Keras_fifo_w256_d64_A layer19_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_layer19_out_din),
    .if_full_n(layer19_out_full_n),
    .if_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_layer19_out_write),
    .if_dout(layer19_out_dout),
    .if_num_data_valid(layer19_out_num_data_valid),
    .if_fifo_cap(layer19_out_fifo_cap),
    .if_empty_n(layer19_out_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_layer19_out_read)
);

AlexNet_Cifar10_Keras_fifo_w256_d100_A layer41_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_layer41_out_din),
    .if_full_n(layer41_out_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_layer41_out_write),
    .if_dout(layer41_out_dout),
    .if_num_data_valid(layer41_out_num_data_valid),
    .if_fifo_cap(layer41_out_fifo_cap),
    .if_empty_n(layer41_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_layer41_out_read)
);

AlexNet_Cifar10_Keras_fifo_w256_d64_A layer20_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_layer20_out_din),
    .if_full_n(layer20_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_layer20_out_write),
    .if_dout(layer20_out_dout),
    .if_num_data_valid(layer20_out_num_data_valid),
    .if_fifo_cap(layer20_out_fifo_cap),
    .if_empty_n(layer20_out_empty_n),
    .if_read(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_layer20_out_read)
);

AlexNet_Cifar10_Keras_fifo_w256_d64_A layer23_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_layer23_out_din),
    .if_full_n(layer23_out_full_n),
    .if_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_layer23_out_write),
    .if_dout(layer23_out_dout),
    .if_num_data_valid(layer23_out_num_data_valid),
    .if_fifo_cap(layer23_out_fifo_cap),
    .if_empty_n(layer23_out_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_layer23_out_read)
);

AlexNet_Cifar10_Keras_fifo_w256_d16_A layer24_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_layer24_out_din),
    .if_full_n(layer24_out_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_layer24_out_write),
    .if_dout(layer24_out_dout),
    .if_num_data_valid(layer24_out_num_data_valid),
    .if_fifo_cap(layer24_out_fifo_cap),
    .if_empty_n(layer24_out_empty_n),
    .if_read(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer24_out_read)
);

AlexNet_Cifar10_Keras_fifo_w256_d1_S layer26_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_din),
    .if_full_n(layer26_out_full_n),
    .if_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_write),
    .if_dout(layer26_out_dout),
    .if_num_data_valid(layer26_out_num_data_valid),
    .if_fifo_cap(layer26_out_fifo_cap),
    .if_empty_n(layer26_out_empty_n),
    .if_read(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_layer26_out_read)
);

AlexNet_Cifar10_Keras_fifo_w256_d1_S layer29_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_layer29_out_din),
    .if_full_n(layer29_out_full_n),
    .if_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_layer29_out_write),
    .if_dout(layer29_out_dout),
    .if_num_data_valid(layer29_out_num_data_valid),
    .if_fifo_cap(layer29_out_fifo_cap),
    .if_empty_n(layer29_out_empty_n),
    .if_read(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_layer29_out_read)
);

AlexNet_Cifar10_Keras_fifo_w160_d1_S layer30_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_layer30_out_din),
    .if_full_n(layer30_out_full_n),
    .if_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_layer30_out_write),
    .if_dout(layer30_out_dout),
    .if_num_data_valid(layer30_out_num_data_valid),
    .if_fifo_cap(layer30_out_fifo_cap),
    .if_empty_n(layer30_out_empty_n),
    .if_read(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_layer30_out_read)
);

AlexNet_Cifar10_Keras_fifo_w160_d1_S layer33_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_layer33_out_din),
    .if_full_n(layer33_out_full_n),
    .if_write(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_layer33_out_write),
    .if_dout(layer33_out_dout),
    .if_num_data_valid(layer33_out_num_data_valid),
    .if_fifo_cap(layer33_out_fifo_cap),
    .if_empty_n(layer33_out_empty_n),
    .if_read(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_layer33_out_read)
);

AlexNet_Cifar10_Keras_fifo_w160_d1_S layer34_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_layer34_out_din),
    .if_full_n(layer34_out_full_n),
    .if_write(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_layer34_out_write),
    .if_dout(layer34_out_dout),
    .if_num_data_valid(layer34_out_num_data_valid),
    .if_fifo_cap(layer34_out_fifo_cap),
    .if_empty_n(layer34_out_empty_n),
    .if_read(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_layer34_out_read)
);

AlexNet_Cifar10_Keras_start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0 start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0 start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_empty_n),
    .if_read(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_full_n),
    .if_write(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0 start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0 start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0 start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config1eDS start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config1eDS_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_empty_n),
    .if_read(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config3eES start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config3eES_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_full_n),
    .if_write(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0 start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4eFT start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4eFT_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16eGT start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16eGT_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19eHT start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19eHT_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_empty_n),
    .if_read(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0 start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_full_n),
    .if_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config2eIT start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config2eIT_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23eJT start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23eJT_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_empty_n),
    .if_read(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_full_n),
    .if_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0 start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_din),
    .if_full_n(start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_start_write),
    .if_dout(start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_dout),
    .if_empty_n(start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_empty_n),
    .if_read(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29eKT start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29eKT_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_full_n),
    .if_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_empty_n),
    .if_read(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0 start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_din),
    .if_full_n(start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_full_n),
    .if_write(relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_start_write),
    .if_dout(start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_dout),
    .if_empty_n(start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_empty_n),
    .if_read(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33eLT start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33eLT_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_full_n),
    .if_write(dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_empty_n),
    .if_read(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0 start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_din),
    .if_full_n(start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_full_n),
    .if_write(relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_start_write),
    .if_dout(start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_dout),
    .if_empty_n(start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_empty_n),
    .if_read(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_ready)
);

AlexNet_Cifar10_Keras_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_din),
    .if_full_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_full_n),
    .if_write(dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_start_write),
    .if_dout(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_dout),
    .if_empty_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_empty_n),
    .if_read(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_ready)
);

assign ap_done = softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_done;

assign ap_idle = (zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_idle & zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_idle & zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_idle & zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_idle & zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_idle & softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_idle & relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_idle & relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_idle & relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_idle & relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_idle & relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_idle & relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_idle & relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_idle & pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_idle & pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_idle & pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_idle & dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_idle & dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_idle & dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_idle & conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_idle & conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_idle & conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_idle & conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_idle & conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_idle);

assign ap_ready = zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_empty_n;

assign dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_ap_start = start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_empty_n;

assign dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_ap_start = start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_empty_n;

assign dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_start = start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_empty_n;

assign input_1_TREADY = zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_input_1_TREADY;

assign layer36_out_TDATA = softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_layer36_out_TDATA;

assign layer36_out_TVALID = softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_layer36_out_TVALID;

assign pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_ap_start = start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_empty_n;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_ap_start = start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_empty_n;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_ap_start = start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_empty_n;

assign relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_ap_start = start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_empty_n;

assign relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_ap_start = start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_empty_n;

assign relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_ap_start = start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_empty_n;

assign relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_ap_start = start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_empty_n;

assign relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_ap_start = start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_empty_n;

assign relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_ap_start = start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_empty_n;

assign relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_ap_start = start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_empty_n;

assign softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_continue = 1'b1;

assign softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_ap_start = start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_empty_n;

assign start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config20_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_64u_config2_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config12_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_4u_config7_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config16_U0_din = 1'b1;

assign start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_U0_din = 1'b1;

assign start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config30_U0_din = 1'b1;

assign start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config26_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config6_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config19_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config23_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config29_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config5_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_U0_din = 1'b1;

assign start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config36_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_din = 1'b1;

assign zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config37_U0_ap_start = ap_start;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_ap_start = start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config39_U0_empty_n;

assign zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_ap_start = start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config40_U0_empty_n;

assign zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_ap_start = start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_U0_empty_n;

assign zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_ap_start = start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config38_U0_empty_n;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "AlexNet_Cifar10_Keras_hls_deadlock_detector.vh"
// synthesis translate_on

reg find_kernel_block = 0;
// synthesis translate_off
`include "AlexNet_Cifar10_Keras_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on


reg find_df_deadlock = 0;
// synthesis translate_off
`include "AlexNet_Cifar10_Keras_hls_deadlock_detector.vh"
// synthesis translate_on

reg find_kernel_block = 0;
// synthesis translate_off
`include "AlexNet_Cifar10_Keras_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //AlexNet_Cifar10_Keras


