{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 16:49:55 2021 " "Info: Processing started: Sat May 22 16:49:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ModelMachine EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"ModelMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst80  " "Info: Automatically promoted node inst80 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 728 360 424 776 "inst80" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst80 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst1  " "Info: Automatically promoted node inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 1264 936 1000 1312 "inst1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst10  " "Info: Automatically promoted node inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 208 2200 2264 256 "inst10" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 224 2280 2344 272 "inst11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 240 2416 2480 288 "inst12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 256 2528 2592 304 "inst13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst22  " "Info: Automatically promoted node inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 80 1000 1064 128 "inst22" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst22 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst24  " "Info: Automatically promoted node inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 1864 2312 2376 1912 "inst24" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst24 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.346 ns register register " "Info: Estimated most critical path is register to register delay of 14.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR-8:Y\|inst6 1 REG LAB_X23_Y5 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y5; Fanout = 11; REG Node = 'IR-8:Y\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR-8:Y|inst6 } "NODE_NAME" } } { "../HeRui/IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 920 464 528 1000 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.521 ns) 0.737 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst22\|inst4~11 2 COMB LAB_X23_Y5 1 " "Info: 2: + IC(0.216 ns) + CELL(0.521 ns) = 0.737 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst22\|inst4~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { IR-8:Y|inst6 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~11 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 1.413 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst22\|inst4~12 3 COMB LAB_X23_Y5 2 " "Info: 3: + IC(0.498 ns) + CELL(0.178 ns) = 1.413 ns; Loc. = LAB_X23_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst22\|inst4~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~11 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~12 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.089 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst21\|inst4~10 4 COMB LAB_X23_Y5 2 " "Info: 4: + IC(0.498 ns) + CELL(0.178 ns) = 2.089 ns; Loc. = LAB_X23_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst21\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~12 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst21|inst4~10 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.765 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst20\|inst1 5 COMB LAB_X23_Y5 2 " "Info: 5: + IC(0.498 ns) + CELL(0.178 ns) = 2.765 ns; Loc. = LAB_X23_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst20\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst21|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst20|inst1 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.322 ns) 3.675 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst29\|inst1 6 COMB LAB_X22_Y5 2 " "Info: 6: + IC(0.588 ns) + CELL(0.322 ns) = 3.675 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst29\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst20|inst1 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst29|inst1 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 4.348 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst38\|inst4~10 7 COMB LAB_X22_Y5 2 " "Info: 7: + IC(0.354 ns) + CELL(0.319 ns) = 4.348 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst38\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst29|inst1 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst38|inst4~10 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 5.258 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst37\|inst4~10 8 COMB LAB_X23_Y5 2 " "Info: 8: + IC(0.732 ns) + CELL(0.178 ns) = 5.258 ns; Loc. = LAB_X23_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst37\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst38|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst37|inst4~10 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 5.934 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst36\|inst4~10 9 COMB LAB_X23_Y5 3 " "Info: 9: + IC(0.498 ns) + CELL(0.178 ns) = 5.934 ns; Loc. = LAB_X23_Y5; Fanout = 3; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst36\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst37|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst36|inst4~10 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.178 ns) 7.146 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst35\|inst4~11 10 COMB LAB_X25_Y5 2 " "Info: 10: + IC(1.034 ns) + CELL(0.178 ns) = 7.146 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst35\|inst4~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst36|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst35|inst4~11 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 7.822 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst34\|inst1 11 COMB LAB_X25_Y5 2 " "Info: 11: + IC(0.498 ns) + CELL(0.178 ns) = 7.822 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst34\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst35|inst4~11 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst34|inst1 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.319 ns) 8.729 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst43\|inst4~10 12 COMB LAB_X24_Y5 2 " "Info: 12: + IC(0.588 ns) + CELL(0.319 ns) = 8.729 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst43\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst34|inst1 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst43|inst4~10 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.178 ns) 9.941 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst42\|inst4~10 13 COMB LAB_X26_Y5 2 " "Info: 13: + IC(1.034 ns) + CELL(0.178 ns) = 9.941 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst42\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst43|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst42|inst4~10 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 10.617 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst41\|inst1~12 14 COMB LAB_X26_Y5 2 " "Info: 14: + IC(0.498 ns) + CELL(0.178 ns) = 10.617 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst41\|inst1~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst42|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst41|inst1~12 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.319 ns) 11.826 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst50\|inst4~10 15 COMB LAB_X24_Y5 2 " "Info: 15: + IC(0.890 ns) + CELL(0.319 ns) = 11.826 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst50\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst41|inst1~12 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst50|inst4~10 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.178 ns) 13.038 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst49\|inst4~10 16 COMB LAB_X26_Y5 2 " "Info: 16: + IC(1.034 ns) + CELL(0.178 ns) = 13.038 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst49\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst50|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst49|inst4~10 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.322 ns) 14.250 ns ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst57\|inst1~11 17 COMB LAB_X24_Y5 1 " "Info: 17: + IC(0.890 ns) + CELL(0.322 ns) = 14.250 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'ZHENLIE-CHENGFAQI:inst84\|ZHENLIE-CHENGFAQI-UNIT:inst57\|inst1~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst49|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst57|inst1~11 } "NODE_NAME" } } { "../HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 14.346 ns ZHENLIE-CHENGFAQI:inst84\|IR-16:inst2\|IR-8:inst2\|inst2 18 REG LAB_X24_Y5 1 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 14.346 ns; Loc. = LAB_X24_Y5; Fanout = 1; REG Node = 'ZHENLIE-CHENGFAQI:inst84\|IR-16:inst2\|IR-8:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst57|inst1~11 ZHENLIE-CHENGFAQI:inst84|IR-16:inst2|IR-8:inst2|inst2 } "NODE_NAME" } } { "../HeRui/IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 416 464 528 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.998 ns ( 27.87 % ) " "Info: Total cell delay = 3.998 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.348 ns ( 72.13 % ) " "Info: Total interconnect delay = 10.348 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.346 ns" { IR-8:Y|inst6 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~11 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~12 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst21|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst20|inst1 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst29|inst1 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst38|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst37|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst36|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst35|inst4~11 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst34|inst1 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst43|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst42|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst41|inst1~12 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst50|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst49|inst4~10 ZHENLIE-CHENGFAQI:inst84|ZHENLIE-CHENGFAQI-UNIT:inst57|inst1~11 ZHENLIE-CHENGFAQI:inst84|IR-16:inst2|IR-8:inst2|inst2 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "48 " "Warning: Found 48 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD7 0 " "Info: Pin \"RAMD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD6 0 " "Info: Pin \"RAMD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD5 0 " "Info: Pin \"RAMD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD4 0 " "Info: Pin \"RAMD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD3 0 " "Info: Pin \"RAMD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD2 0 " "Info: Pin \"RAMD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD1 0 " "Info: Pin \"RAMD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD0 0 " "Info: Pin \"RAMD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_READ 0 " "Info: Pin \"RAM_READ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA7 0 " "Info: Pin \"ROMA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA6 0 " "Info: Pin \"ROMA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA0 0 " "Info: Pin \"ROMA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA1 0 " "Info: Pin \"ROMA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA2 0 " "Info: Pin \"ROMA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA3 0 " "Info: Pin \"ROMA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA4 0 " "Info: Pin \"ROMA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA5 0 " "Info: Pin \"ROMA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_write 0 " "Info: Pin \"RAM_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA7 0 " "Info: Pin \"RAMA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA6 0 " "Info: Pin \"RAMA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA5 0 " "Info: Pin \"RAMA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA4 0 " "Info: Pin \"RAMA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA3 0 " "Info: Pin \"RAMA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA2 0 " "Info: Pin \"RAMA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA1 0 " "Info: Pin \"RAMA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA0 0 " "Info: Pin \"RAMA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAML0 0 " "Info: Pin \"RAML0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAML1 0 " "Info: Pin \"RAML1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAML2 0 " "Info: Pin \"RAML2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAML3 0 " "Info: Pin \"RAML3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAML4 0 " "Info: Pin \"RAML4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAML5 0 " "Info: Pin \"RAML5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAML6 0 " "Info: Pin \"RAML6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAML7 0 " "Info: Pin \"RAML7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIG_V 0 " "Info: Pin \"SIG_V\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIG_C 0 " "Info: Pin \"SIG_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIG_N 0 " "Info: Pin \"SIG_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIG_Z 0 " "Info: Pin \"SIG_Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0 0 " "Info: Pin \"L0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1 0 " "Info: Pin \"L1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2 0 " "Info: Pin \"L2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3 0 " "Info: Pin \"L3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L4 0 " "Info: Pin \"L4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L5 0 " "Info: Pin \"L5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L6 0 " "Info: Pin \"L6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L7 0 " "Info: Pin \"L7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "uRD GND " "Info: Pin uRD has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 112 1880 2056 128 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "THREE-STATE-ONE-GATE:inst73\|inst17~162 " "Info: Following pins have the same output enable: THREE-STATE-ONE-GATE:inst73\|inst17~162" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD7 3.3-V LVTTL " "Info: Type bi-directional pin RAMD7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD7" } } } } { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 2016 1368 1544 2032 "RAMD7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD6 3.3-V LVTTL " "Info: Type bi-directional pin RAMD6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD6" } } } } { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 2000 1368 1544 2016 "RAMD6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD5 3.3-V LVTTL " "Info: Type bi-directional pin RAMD5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD5" } } } } { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 1984 1368 1544 2000 "RAMD5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD4 3.3-V LVTTL " "Info: Type bi-directional pin RAMD4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD4" } } } } { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 1968 1368 1544 1984 "RAMD4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD3 3.3-V LVTTL " "Info: Type bi-directional pin RAMD3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD3" } } } } { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 1952 1368 1544 1968 "RAMD3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD2 3.3-V LVTTL " "Info: Type bi-directional pin RAMD2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD2" } } } } { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 1936 1368 1544 1952 "RAMD2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD1 3.3-V LVTTL " "Info: Type bi-directional pin RAMD1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD1" } } } } { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 1920 1368 1544 1936 "RAMD1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD0 3.3-V LVTTL " "Info: Type bi-directional pin RAMD0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD0" } } } } { "ModelMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/ModelMachine/ModelMachine.bdf" { { 1904 1368 1544 1920 "RAMD0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 16:49:58 2021 " "Info: Processing ended: Sat May 22 16:49:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
