// Seed: 4201390353
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  tri1 id_4 = id_2, id_5;
  if (1) begin : LABEL_0
    wire id_6;
    parameter id_7 = -1;
    assign id_1 = -1'b0;
    assign id_3 = id_5;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire   id_14;
  string id_15;
  wire id_16, id_17;
  for (id_18 = id_10; id_13; id_7 = id_16) wire id_19;
  wire id_20;
  assign id_9 = 1;
  id_21 :
  assert property (@(posedge id_20) id_16) id_11 <= -1;
  for (id_22 = (id_15); ""; id_1 = 1) assign id_2 = 1'b0;
  assign id_17 = id_18;
  id_23(
      -1, 1 & 1 ==? -1
  );
  module_0 modCall_1 (
      id_21,
      id_12,
      id_14
  );
  assign modCall_1.id_3 = 0;
endmodule
