
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003781                       # Number of seconds simulated
sim_ticks                                  3780627084                       # Number of ticks simulated
final_tick                               530773065696                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69109                       # Simulator instruction rate (inst/s)
host_op_rate                                    87399                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 129442                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888272                       # Number of bytes of host memory used
host_seconds                                 29207.05                       # Real time elapsed on the host
sim_insts                                  2018462730                       # Number of instructions simulated
sim_ops                                    2552666596                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       579968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       231552                       # Number of bytes read from this memory
system.physmem.bytes_read::total               822272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       153856                       # Number of bytes written to this memory
system.physmem.bytes_written::total            153856                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4531                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1809                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6424                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1202                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1202                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1421986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    153405239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1421986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     61246982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               217496194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1421986                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1421986                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2843973                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40695894                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40695894                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40695894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1421986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    153405239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1421986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     61246982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              258192088                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 9066253                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3143278                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549684                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       213989                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1296376                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1235134                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335023                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9204                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3290063                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17314825                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3143278                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1570157                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3654410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1125921                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        665629                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1620307                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8517162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.506354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.319321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4862752     57.09%     57.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229161      2.69%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259205      3.04%     62.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          473738      5.56%     68.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214783      2.52%     70.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328672      3.86%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          180444      2.12%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154176      1.81%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1814231     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8517162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.346701                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.909810                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3471609                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       617070                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3487821                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35708                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        904953                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535173                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2092                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20616382                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4945                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        904953                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661642                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         165200                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       189394                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3329087                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       266881                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19802527                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5679                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142417                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77154                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2189                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27733849                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92240659                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92240659                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060672                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10673166                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4176                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2520                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           679846                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1845702                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944118                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13657                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       370374                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18606436                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14977705                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29542                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6279284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18816333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          808                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8517162                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758532                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915422                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3021697     35.48%     35.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1776174     20.85%     56.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1255302     14.74%     71.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       851503     10.00%     81.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       693851      8.15%     89.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       383266      4.50%     93.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       376564      4.42%     98.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        85140      1.00%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73665      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8517162                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108539     77.36%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15067     10.74%     88.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        16690     11.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12491864     83.40%     83.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212334      1.42%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1493587      9.97%     94.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       778270      5.20%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14977705                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.652028                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             140297                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009367                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38642411                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24890050                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14546267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15118002                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29606                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       720359                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238901                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        904953                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          63869                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9800                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18610621                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65607                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1845702                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944118                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2498                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126844                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249479                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14697119                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393522                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       280586                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2144260                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081680                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            750738                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.621080                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14557823                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14546267                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9523387                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26715995                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.604441                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356468                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6328994                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216721                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7612209                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.613420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.155870                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3055223     40.14%     40.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048634     26.91%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838535     11.02%     78.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419797      5.51%     83.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       430713      5.66%     89.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       170971      2.25%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       186111      2.44%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95579      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       366646      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7612209                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       366646                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25856077                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38127173                       # The number of ROB writes
system.switch_cpus0.timesIdled                   6346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 549091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.906625                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.906625                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.102992                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.102992                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66072904                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20113931                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19067709                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 9066253                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3335362                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2716842                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       221065                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1385283                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1295767                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          356213                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9817                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3434730                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18223067                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3335362                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1651980                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3817675                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1190961                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        591547                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1685680                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95836                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8810677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.562295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.367166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4993002     56.67%     56.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          266381      3.02%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          276670      3.14%     62.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          438374      4.98%     67.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          206791      2.35%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          293897      3.34%     73.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          197527      2.24%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          145384      1.65%     77.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1992651     22.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8810677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367888                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.009989                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3617434                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       544395                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3652644                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30646                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        965552                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       566408                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1150                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21770947                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4291                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        965552                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3800358                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         111362                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       196593                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3498389                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       238417                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20985835                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        138143                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        70190                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29378717                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     97839994                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     97839994                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17926770                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11451937                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3605                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1839                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           623666                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1954104                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1009130                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10870                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       414244                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19667264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15616008                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27598                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6776135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20928175                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8810677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772396                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3094226     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1877726     21.31%     56.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1275296     14.47%     70.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       836711      9.50%     80.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       750534      8.52%     88.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       428194      4.86%     93.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       382515      4.34%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        84439      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        81036      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8810677                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         118214     78.23%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16773     11.10%     89.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16129     10.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13038700     83.50%     83.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207713      1.33%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1762      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1549542      9.92%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       818291      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15616008                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.722432                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             151116                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40221407                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26447154                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15172530                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15767124                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        22219                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       780899                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       266587                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        965552                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          67028                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13279                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19670897                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49306                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1954104                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1009130                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1835                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10935                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       132669                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       124715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       257384                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15335888                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1445977                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280120                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2238292                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2179674                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            792315                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.691535                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15184138                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15172530                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9963428                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28328904                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673517                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351705                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10446281                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12861704                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6809229                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3597                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       223048                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7845125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.639452                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.167672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3045311     38.82%     38.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2200560     28.05%     66.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       873146     11.13%     78.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       438938      5.60%     83.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       407365      5.19%     88.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       187153      2.39%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       202442      2.58%     93.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       103519      1.32%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       386691      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7845125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10446281                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12861704                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1915748                       # Number of memory references committed
system.switch_cpus1.commit.loads              1173205                       # Number of loads committed
system.switch_cpus1.commit.membars               1791                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1857119                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11586505                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       265177                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       386691                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27129185                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40308504                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 255576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10446281                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12861704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10446281                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.867893                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.867893                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.152216                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.152216                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68857417                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21044435                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20040111                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3584                       # number of misc regfile writes
system.l20.replacements                          4576                       # number of replacements
system.l20.tagsinuse                      1023.017899                       # Cycle average of tags in use
system.l20.total_refs                           18765                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5600                       # Sample count of references to valid blocks.
system.l20.avg_refs                          3.350893                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.272226                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.119609                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   734.632237                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           269.993827                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008078                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009882                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.717414                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.263666                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999041                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2977                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2981                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             852                       # number of Writeback hits
system.l20.Writeback_hits::total                  852                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3025                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3029                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3025                       # number of overall hits
system.l20.overall_hits::total                   3029                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4517                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4559                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           14                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 14                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4531                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4573                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4531                       # number of overall misses
system.l20.overall_misses::total                 4573                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4564416                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    422628325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      427192741                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1033696                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1033696                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4564416                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    423662021                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       428226437                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4564416                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    423662021                       # number of overall miss cycles
system.l20.overall_miss_latency::total      428226437                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7494                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7540                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          852                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              852                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               62                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7556                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7602                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7556                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7602                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.602749                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.604642                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.225806                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.225806                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.599656                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.601552                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.599656                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.601552                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 108676.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93563.941776                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93703.167581                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 73835.428571                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 73835.428571                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 108676.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93502.984109                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93642.343538                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 108676.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93502.984109                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93642.343538                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 569                       # number of writebacks
system.l20.writebacks::total                      569                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4517                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4559                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           14                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            14                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4531                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4573                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4531                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4573                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4253168                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    389061012                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    393314180                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       929253                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       929253                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4253168                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    389990265                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    394243433                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4253168                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    389990265                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    394243433                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.602749                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.604642                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.225806                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.225806                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.599656                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.601552                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.599656                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.601552                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 101265.904762                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86132.612796                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86272.028954                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 66375.214286                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 66375.214286                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 101265.904762                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 86071.565879                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86211.115898                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 101265.904762                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 86071.565879                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86211.115898                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1854                       # number of replacements
system.l21.tagsinuse                      1022.940179                       # Cycle average of tags in use
system.l21.total_refs                           49918                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2876                       # Sample count of references to valid blocks.
system.l21.avg_refs                         17.356745                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.580991                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    16.163662                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   579.183995                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           417.011531                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010333                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.015785                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.565609                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.407238                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998965                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2724                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2726                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             960                       # number of Writeback hits
system.l21.Writeback_hits::total                  960                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2780                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2782                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2780                       # number of overall hits
system.l21.overall_hits::total                   2782                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1810                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1852                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1810                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1852                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1810                       # number of overall misses
system.l21.overall_misses::total                 1852                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5638979                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    160307825                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      165946804                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5638979                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    160307825                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       165946804                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5638979                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    160307825                       # number of overall miss cycles
system.l21.overall_miss_latency::total      165946804                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4534                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4578                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          960                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              960                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4590                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4634                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4590                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4634                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.399206                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.404543                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.394336                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.399655                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.394336                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.399655                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 134261.404762                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 88567.859116                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 89604.105832                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 134261.404762                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 88567.859116                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 89604.105832                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 134261.404762                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 88567.859116                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 89604.105832                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 633                       # number of writebacks
system.l21.writebacks::total                      633                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1809                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1851                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1809                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1851                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1809                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1851                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5314128                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    146035233                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    151349361                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5314128                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    146035233                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    151349361                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5314128                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    146035233                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    151349361                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.398985                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.404325                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.394118                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.399439                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.394118                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.399439                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 126526.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80727.049751                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81766.267423                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 126526.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 80727.049751                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81766.267423                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 126526.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 80727.049751                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81766.267423                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               515.289895                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001628968                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1933646.656371                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.289895                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.069375                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825785                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1620241                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1620241                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1620241                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1620241                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1620241                       # number of overall hits
system.cpu0.icache.overall_hits::total        1620241                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           66                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           66                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           66                       # number of overall misses
system.cpu0.icache.overall_misses::total           66                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7217118                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7217118                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7217118                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7217118                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7217118                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7217118                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1620307                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1620307                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1620307                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1620307                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1620307                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1620307                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 109350.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 109350.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 109350.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 109350.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 109350.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 109350.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4844164                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4844164                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4844164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4844164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4844164                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4844164                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105307.913043                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105307.913043                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105307.913043                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105307.913043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105307.913043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105307.913043                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7556                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580591                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7812                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21067.663978                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.462970                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.537030                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888527                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111473                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085750                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085750                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701573                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701573                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2438                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2438                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787323                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787323                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787323                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787323                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15306                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15306                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          206                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          206                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15512                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15512                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15512                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15512                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1040815417                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1040815417                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8360543                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8360543                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1049175960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1049175960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1049175960                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1049175960                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101056                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101056                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802835                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802835                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802835                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802835                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013901                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013901                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000294                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000294                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008604                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008604                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008604                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008604                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 68000.484581                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68000.484581                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40585.160194                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40585.160194                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 67636.407942                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67636.407942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 67636.407942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67636.407942                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          852                       # number of writebacks
system.cpu0.dcache.writebacks::total              852                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7812                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7812                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          144                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          144                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7956                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7956                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7556                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7556                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    453206091                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    453206091                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2172469                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2172469                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    455378560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    455378560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    455378560                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    455378560                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006806                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006806                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004191                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004191                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004191                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004191                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 60475.859488                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 60475.859488                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 35039.822581                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35039.822581                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 60267.146638                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 60267.146638                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 60267.146638                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 60267.146638                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.114365                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999710878                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1975713.197628                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.114365                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065888                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.806273                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1685620                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1685620                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1685620                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1685620                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1685620                       # number of overall hits
system.cpu1.icache.overall_hits::total        1685620                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8310079                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8310079                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8310079                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8310079                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8310079                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8310079                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1685680                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1685680                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1685680                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1685680                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1685680                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1685680                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138501.316667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138501.316667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138501.316667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138501.316667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138501.316667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138501.316667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5868186                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5868186                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5868186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5868186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5868186                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5868186                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 133367.863636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 133367.863636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 133367.863636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 133367.863636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 133367.863636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 133367.863636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4590                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153119822                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4846                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31597.156830                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.897732                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.102268                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.874601                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.125399                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1132080                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1132080                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       738756                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        738756                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1793                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1793                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1792                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1792                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1870836                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1870836                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1870836                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1870836                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11517                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11517                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          179                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          179                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11696                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11696                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11696                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11696                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    666381133                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    666381133                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5938621                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5938621                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    672319754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    672319754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    672319754                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    672319754                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1143597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1143597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       738935                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       738935                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1882532                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1882532                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1882532                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1882532                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010071                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010071                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000242                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000242                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006213                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006213                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006213                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006213                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 57860.652340                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57860.652340                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33176.653631                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33176.653631                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 57482.879104                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57482.879104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 57482.879104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57482.879104                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          960                       # number of writebacks
system.cpu1.dcache.writebacks::total              960                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6983                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6983                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7106                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7106                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7106                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7106                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4534                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4534                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4590                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4590                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    185025885                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    185025885                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1281383                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1281383                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    186307268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    186307268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    186307268                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    186307268                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003965                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003965                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002438                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002438                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002438                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002438                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40808.532201                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40808.532201                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22881.839286                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22881.839286                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40589.818736                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40589.818736                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40589.818736                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40589.818736                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
