Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Jun  2 16:16:47 2018
| Host         : udagawa-Lenovo-G500 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file CNT60_ALL_timing_summary_routed.rpt -pb CNT60_ALL_timing_summary_routed.pb -rpx CNT60_ALL_timing_summary_routed.rpx -warn_on_violation
| Design       : CNT60_ALL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.798        0.000                      0                   60        0.241        0.000                      0                   60       41.160        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.798        0.000                      0                   60        0.241        0.000                      0                   60       41.160        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.798ns  (required time - arrival time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 2.194ns (39.296%)  route 3.389ns (60.704%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.550     5.094    CLK_IBUF_BUFG
    SLICE_X46Y85         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518     5.612 f  tmp_count_reg[4]/Q
                         net (fo=3, routed)           0.688     6.300    i0/tmp_count_reg[0]
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.424 r  i0/CNT10[3]_i_5/O
                         net (fo=1, routed)           1.279     7.703    i0/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.827 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.422     9.249    ENABLE
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.373 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.373    tmp_count[0]_i_6_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.886 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.237 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.237    tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    tmp_count_reg[16]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.677 r  tmp_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.677    tmp_count_reg[20]_i_1_n_6
    SLICE_X46Y89         FDCE                                         r  tmp_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    88.130    CLK_IBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  tmp_count_reg[21]/C
                         clock pessimism              0.271    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X46Y89         FDCE (Setup_fdce_C_D)        0.109    88.475    tmp_count_reg[21]
  -------------------------------------------------------------------
                         required time                         88.475    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                 77.798    

Slack (MET) :             77.806ns  (required time - arrival time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 2.186ns (39.209%)  route 3.389ns (60.791%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.550     5.094    CLK_IBUF_BUFG
    SLICE_X46Y85         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518     5.612 f  tmp_count_reg[4]/Q
                         net (fo=3, routed)           0.688     6.300    i0/tmp_count_reg[0]
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.424 r  i0/CNT10[3]_i_5/O
                         net (fo=1, routed)           1.279     7.703    i0/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.827 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.422     9.249    ENABLE
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.373 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.373    tmp_count[0]_i_6_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.886 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.237 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.237    tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    tmp_count_reg[16]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.669 r  tmp_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.669    tmp_count_reg[20]_i_1_n_4
    SLICE_X46Y89         FDCE                                         r  tmp_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    88.130    CLK_IBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  tmp_count_reg[23]/C
                         clock pessimism              0.271    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X46Y89         FDCE (Setup_fdce_C_D)        0.109    88.475    tmp_count_reg[23]
  -------------------------------------------------------------------
                         required time                         88.475    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                 77.806    

Slack (MET) :             77.882ns  (required time - arrival time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.110ns (38.369%)  route 3.389ns (61.631%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.550     5.094    CLK_IBUF_BUFG
    SLICE_X46Y85         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518     5.612 f  tmp_count_reg[4]/Q
                         net (fo=3, routed)           0.688     6.300    i0/tmp_count_reg[0]
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.424 r  i0/CNT10[3]_i_5/O
                         net (fo=1, routed)           1.279     7.703    i0/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.827 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.422     9.249    ENABLE
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.373 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.373    tmp_count[0]_i_6_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.886 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.237 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.237    tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    tmp_count_reg[16]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.593 r  tmp_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.593    tmp_count_reg[20]_i_1_n_5
    SLICE_X46Y89         FDCE                                         r  tmp_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    88.130    CLK_IBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  tmp_count_reg[22]/C
                         clock pessimism              0.271    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X46Y89         FDCE (Setup_fdce_C_D)        0.109    88.475    tmp_count_reg[22]
  -------------------------------------------------------------------
                         required time                         88.475    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                 77.882    

Slack (MET) :             77.902ns  (required time - arrival time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 2.090ns (38.144%)  route 3.389ns (61.856%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.550     5.094    CLK_IBUF_BUFG
    SLICE_X46Y85         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518     5.612 f  tmp_count_reg[4]/Q
                         net (fo=3, routed)           0.688     6.300    i0/tmp_count_reg[0]
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.424 r  i0/CNT10[3]_i_5/O
                         net (fo=1, routed)           1.279     7.703    i0/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.827 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.422     9.249    ENABLE
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.373 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.373    tmp_count[0]_i_6_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.886 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.237 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.237    tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.354 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    tmp_count_reg[16]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.573 r  tmp_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.573    tmp_count_reg[20]_i_1_n_7
    SLICE_X46Y89         FDCE                                         r  tmp_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    88.130    CLK_IBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  tmp_count_reg[20]/C
                         clock pessimism              0.271    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X46Y89         FDCE (Setup_fdce_C_D)        0.109    88.475    tmp_count_reg[20]
  -------------------------------------------------------------------
                         required time                         88.475    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                 77.902    

Slack (MET) :             77.914ns  (required time - arrival time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.077ns (37.997%)  route 3.389ns (62.003%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.129 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.550     5.094    CLK_IBUF_BUFG
    SLICE_X46Y85         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518     5.612 f  tmp_count_reg[4]/Q
                         net (fo=3, routed)           0.688     6.300    i0/tmp_count_reg[0]
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.424 r  i0/CNT10[3]_i_5/O
                         net (fo=1, routed)           1.279     7.703    i0/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.827 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.422     9.249    ENABLE
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.373 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.373    tmp_count[0]_i_6_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.886 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.237 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.237    tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.560 r  tmp_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.560    tmp_count_reg[16]_i_1_n_6
    SLICE_X46Y88         FDCE                                         r  tmp_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.435    88.129    CLK_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  tmp_count_reg[17]/C
                         clock pessimism              0.271    88.401    
                         clock uncertainty           -0.035    88.365    
    SLICE_X46Y88         FDCE (Setup_fdce_C_D)        0.109    88.474    tmp_count_reg[17]
  -------------------------------------------------------------------
                         required time                         88.474    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 77.914    

Slack (MET) :             77.922ns  (required time - arrival time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 2.069ns (37.906%)  route 3.389ns (62.094%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.129 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.550     5.094    CLK_IBUF_BUFG
    SLICE_X46Y85         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518     5.612 f  tmp_count_reg[4]/Q
                         net (fo=3, routed)           0.688     6.300    i0/tmp_count_reg[0]
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.424 r  i0/CNT10[3]_i_5/O
                         net (fo=1, routed)           1.279     7.703    i0/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.827 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.422     9.249    ENABLE
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.373 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.373    tmp_count[0]_i_6_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.886 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.237 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.237    tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.552 r  tmp_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.552    tmp_count_reg[16]_i_1_n_4
    SLICE_X46Y88         FDCE                                         r  tmp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.435    88.129    CLK_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  tmp_count_reg[19]/C
                         clock pessimism              0.271    88.401    
                         clock uncertainty           -0.035    88.365    
    SLICE_X46Y88         FDCE (Setup_fdce_C_D)        0.109    88.474    tmp_count_reg[19]
  -------------------------------------------------------------------
                         required time                         88.474    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 77.922    

Slack (MET) :             77.998ns  (required time - arrival time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.993ns (37.029%)  route 3.389ns (62.971%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.129 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.550     5.094    CLK_IBUF_BUFG
    SLICE_X46Y85         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518     5.612 f  tmp_count_reg[4]/Q
                         net (fo=3, routed)           0.688     6.300    i0/tmp_count_reg[0]
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.424 r  i0/CNT10[3]_i_5/O
                         net (fo=1, routed)           1.279     7.703    i0/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.827 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.422     9.249    ENABLE
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.373 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.373    tmp_count[0]_i_6_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.886 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.237 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.237    tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.476 r  tmp_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.476    tmp_count_reg[16]_i_1_n_5
    SLICE_X46Y88         FDCE                                         r  tmp_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.435    88.129    CLK_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  tmp_count_reg[18]/C
                         clock pessimism              0.271    88.401    
                         clock uncertainty           -0.035    88.365    
    SLICE_X46Y88         FDCE (Setup_fdce_C_D)        0.109    88.474    tmp_count_reg[18]
  -------------------------------------------------------------------
                         required time                         88.474    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                 77.998    

Slack (MET) :             78.018ns  (required time - arrival time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 1.973ns (36.794%)  route 3.389ns (63.206%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.129 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.550     5.094    CLK_IBUF_BUFG
    SLICE_X46Y85         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518     5.612 f  tmp_count_reg[4]/Q
                         net (fo=3, routed)           0.688     6.300    i0/tmp_count_reg[0]
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.424 r  i0/CNT10[3]_i_5/O
                         net (fo=1, routed)           1.279     7.703    i0/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.827 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.422     9.249    ENABLE
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.373 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.373    tmp_count[0]_i_6_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.886 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.237 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.237    tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.456 r  tmp_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.456    tmp_count_reg[16]_i_1_n_7
    SLICE_X46Y88         FDCE                                         r  tmp_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.435    88.129    CLK_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  tmp_count_reg[16]/C
                         clock pessimism              0.271    88.401    
                         clock uncertainty           -0.035    88.365    
    SLICE_X46Y88         FDCE (Setup_fdce_C_D)        0.109    88.474    tmp_count_reg[16]
  -------------------------------------------------------------------
                         required time                         88.474    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                 78.018    

Slack (MET) :             78.030ns  (required time - arrival time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.960ns (36.641%)  route 3.389ns (63.359%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.550     5.094    CLK_IBUF_BUFG
    SLICE_X46Y85         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518     5.612 f  tmp_count_reg[4]/Q
                         net (fo=3, routed)           0.688     6.300    i0/tmp_count_reg[0]
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.424 r  i0/CNT10[3]_i_5/O
                         net (fo=1, routed)           1.279     7.703    i0/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.827 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.422     9.249    ENABLE
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.373 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.373    tmp_count[0]_i_6_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.886 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.443 r  tmp_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.443    tmp_count_reg[12]_i_1_n_6
    SLICE_X46Y87         FDCE                                         r  tmp_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.434    88.128    CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  tmp_count_reg[13]/C
                         clock pessimism              0.271    88.400    
                         clock uncertainty           -0.035    88.364    
    SLICE_X46Y87         FDCE (Setup_fdce_C_D)        0.109    88.473    tmp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         88.473    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                 78.030    

Slack (MET) :             78.038ns  (required time - arrival time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.952ns (36.546%)  route 3.389ns (63.454%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.550     5.094    CLK_IBUF_BUFG
    SLICE_X46Y85         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518     5.612 f  tmp_count_reg[4]/Q
                         net (fo=3, routed)           0.688     6.300    i0/tmp_count_reg[0]
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.424 r  i0/CNT10[3]_i_5/O
                         net (fo=1, routed)           1.279     7.703    i0/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.827 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.422     9.249    ENABLE
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.373 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.373    tmp_count[0]_i_6_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.886 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.435 r  tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.435    tmp_count_reg[12]_i_1_n_4
    SLICE_X46Y87         FDCE                                         r  tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.434    88.128    CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  tmp_count_reg[15]/C
                         clock pessimism              0.271    88.400    
                         clock uncertainty           -0.035    88.364    
    SLICE_X46Y87         FDCE (Setup_fdce_C_D)        0.109    88.473    tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         88.473    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                 78.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i0/CNT6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/L_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.555%)  route 0.161ns (46.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.462    i0/CLK_IBUF_BUFG
    SLICE_X45Y86         FDCE                                         r  i0/CNT6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     1.603 f  i0/CNT6_reg[0]/Q
                         net (fo=10, routed)          0.161     1.764    i0/CNT6[0]
    SLICE_X47Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  i0/L_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    i3/D[4]
    SLICE_X47Y86         FDRE                                         r  i3/L_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.976    i3/CLK_IBUF_BUFG
    SLICE_X47Y86         FDRE                                         r  i3/L_tmp_reg[5]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.091     1.568    i3/L_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 i0/CNT6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i0/CNT6_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.033%)  route 0.158ns (45.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.462    i0/CLK_IBUF_BUFG
    SLICE_X45Y86         FDCE                                         r  i0/CNT6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  i0/CNT6_reg[0]/Q
                         net (fo=10, routed)          0.158     1.761    i0/CNT6[0]
    SLICE_X45Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  i0/CNT6[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    i0/CNT6[2]_i_1_n_0
    SLICE_X45Y86         FDCE                                         r  i0/CNT6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.976    i0/CLK_IBUF_BUFG
    SLICE_X45Y86         FDCE                                         r  i0/CNT6_reg[2]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X45Y86         FDCE (Hold_fdce_C_D)         0.091     1.553    i0/CNT6_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i0/CNT6_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i0/CNT6_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.344%)  route 0.169ns (47.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.462    i0/CLK_IBUF_BUFG
    SLICE_X45Y86         FDCE                                         r  i0/CNT6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  i0/CNT6_reg[2]/Q
                         net (fo=9, routed)           0.169     1.772    i0/CNT6[2]
    SLICE_X45Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  i0/CNT6[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    i0/CNT6[1]_i_1_n_0
    SLICE_X45Y86         FDCE                                         r  i0/CNT6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.976    i0/CLK_IBUF_BUFG
    SLICE_X45Y86         FDCE                                         r  i0/CNT6_reg[1]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X45Y86         FDCE (Hold_fdce_C_D)         0.092     1.554    i0/CNT6_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 i3/sa_count_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/sa_count_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.463    i3/CLK_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  i3/sa_count_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  i3/sa_count_tmp_reg[1]/Q
                         net (fo=17, routed)          0.193     1.796    i3/sa_count_tmp_reg[2]_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I1_O)        0.042     1.838 r  i3/sa_count_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    i3/sa_count_tmp[2]_i_1_n_0
    SLICE_X47Y87         FDRE                                         r  i3/sa_count_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.977    i3/CLK_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  i3/sa_count_tmp_reg[2]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.107     1.570    i3/sa_count_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 i3/sa_count_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/L_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.274%)  route 0.163ns (41.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.463    i3/CLK_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  i3/sa_count_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  i3/sa_count_tmp_reg[2]/Q
                         net (fo=12, routed)          0.163     1.753    i0/sa_count_tmp_reg[2]
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.099     1.852 r  i0/L_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.852    i3/D[6]
    SLICE_X47Y86         FDRE                                         r  i3/L_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.976    i3/CLK_IBUF_BUFG
    SLICE_X47Y86         FDRE                                         r  i3/L_tmp_reg[7]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.092     1.569    i3/L_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.462    CLK_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.148     1.774    tmp_count_reg[3]
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.819    tmp_count[0]_i_3_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  tmp_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    tmp_count_reg[0]_i_1_n_4
    SLICE_X46Y84         FDCE                                         r  tmp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.975    CLK_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  tmp_count_reg[3]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X46Y84         FDCE (Hold_fdce_C_D)         0.134     1.596    tmp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 tmp_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.463    CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  tmp_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  tmp_count_reg[15]/Q
                         net (fo=2, routed)           0.148     1.775    tmp_count_reg[15]
    SLICE_X46Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  tmp_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.820    tmp_count[12]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.884 r  tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    tmp_count_reg[12]_i_1_n_4
    SLICE_X46Y87         FDCE                                         r  tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.977    CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  tmp_count_reg[15]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X46Y87         FDCE (Hold_fdce_C_D)         0.134     1.597    tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i3/sa_count_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/sa_count_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.463    i3/CLK_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  i3/sa_count_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  i3/sa_count_tmp_reg[1]/Q
                         net (fo=17, routed)          0.193     1.796    i3/sa_count_tmp_reg[2]_0
    SLICE_X47Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.841 r  i3/sa_count_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    i3/sa_count_tmp[1]_i_1_n_0
    SLICE_X47Y87         FDRE                                         r  i3/sa_count_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.977    i3/CLK_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  i3/sa_count_tmp_reg[1]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.091     1.554    i3/sa_count_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 tmp_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.464    CLK_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  tmp_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  tmp_count_reg[19]/Q
                         net (fo=2, routed)           0.149     1.777    tmp_count_reg[19]
    SLICE_X46Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  tmp_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.822    tmp_count[16]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  tmp_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    tmp_count_reg[16]_i_1_n_4
    SLICE_X46Y88         FDCE                                         r  tmp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.979    CLK_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  tmp_count_reg[19]/C
                         clock pessimism             -0.515     1.464    
    SLICE_X46Y88         FDCE (Hold_fdce_C_D)         0.134     1.598    tmp_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 tmp_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.464    CLK_IBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  tmp_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  tmp_count_reg[23]/Q
                         net (fo=2, routed)           0.149     1.777    tmp_count_reg[23]
    SLICE_X46Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  tmp_count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.822    tmp_count[20]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  tmp_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    tmp_count_reg[20]_i_1_n_4
    SLICE_X46Y89         FDCE                                         r  tmp_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.979    CLK_IBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  tmp_count_reg[23]/C
                         clock pessimism             -0.515     1.464    
    SLICE_X46Y89         FDCE (Hold_fdce_C_D)         0.134     1.598    tmp_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X47Y85   i0/CNT10_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X44Y86   i0/CNT10_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X44Y86   i0/CNT10_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X44Y86   i0/CNT10_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X45Y86   i0/CNT6_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X45Y86   i0/CNT6_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X45Y86   i0/CNT6_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X48Y86   i3/L_tmp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X47Y86   i3/L_tmp_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X47Y85   i0/CNT10_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X44Y86   i0/CNT10_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X44Y86   i0/CNT10_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X44Y86   i0/CNT10_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X45Y86   i0/CNT6_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X45Y86   i0/CNT6_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X45Y86   i0/CNT6_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X48Y86   i3/L_tmp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X47Y86   i3/L_tmp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X48Y86   i3/L_tmp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X47Y85   i0/CNT10_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X44Y86   i0/CNT10_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X44Y86   i0/CNT10_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X44Y86   i0/CNT10_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X45Y86   i0/CNT6_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X45Y86   i0/CNT6_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X45Y86   i0/CNT6_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X47Y86   i3/L_tmp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X47Y86   i3/L_tmp_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X47Y86   i3/L_tmp_reg[7]/C



