Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May 20 22:48:42 2021
| Host         : iisclap-Inspiron-5537 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_fpga_timing_summary_routed.rpt -pb top_fpga_timing_summary_routed.pb -rpx top_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : top_fpga
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13494)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18140)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (53)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (13494)
----------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/clock_module_0/clock_gate_aclk/enable_latch_reg/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/clock_module_0/clock_gate_dbg_clk/enable_latch_reg/Q (HIGH)

 There are 5692 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/clock_module_0/clock_gate_dma_mclk/enable_latch_reg/Q (HIGH)

 There are 553 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/clock_module_0/clock_gate_mclk/enable_latch_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/clock_module_0/clock_gate_smclk/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/clock_gate_mdb_in_buf/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/clock_gate_mdb_out_nxt/enable_latch_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r1/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r10/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r11/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r12/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r13/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r14/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r15/enable_latch_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r2/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r3/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r4/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r5/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r6/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r7/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r8/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/execution_unit_0/register_file_0/clock_gate_r9/enable_latch_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/frontend_0/clock_gate_decode/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/frontend_0/clock_gate_inst_dext/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/frontend_0/clock_gate_inst_sext/enable_latch_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/frontend_0/clock_gate_irq_num/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/frontend_0/clock_gate_pc/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/mem_backbone_0/clock_gate_bckup/enable_latch_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/multiplier_0/clock_gate_op1/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/multiplier_0/clock_gate_op2/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/multiplier_0/clock_gate_reshi/enable_latch_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/multiplier_0/clock_gate_reslo/enable_latch_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/watchdog_0/clock_gate_wdtcnt/enable_latch_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top_digital_inst/CORE/watchdog_0/clock_gate_wdtctl/enable_latch_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_digital_inst/CORE/watchdog_0/wdtctl_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_digital_inst/CORE/watchdog_0/wdtqn_edge_reg_reg/Q (HIGH)

 There are 6406 register/latch pins with no clock driven by root clock pin: top_digital_inst/clk_divider/clk_50M_reg/Q (HIGH)

 There are 142 register/latch pins with no clock driven by root clock pin: top_digital_inst/clk_divider/count_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: top_digital_inst/clk_divider/count_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: top_digital_inst/clk_divider/edge_count_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18140)
----------------------------------------------------
 There are 18140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (53)
-------------------------------
 There are 53 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.773        0.000                      0                   51        0.089        0.000                      0                   51        3.000        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in                  {0.000 5.000}      10.000          100.000         
  PLLOUT_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  PLLOUT_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                    3.000        0.000                       0                     1  
  PLLOUT_clk_wiz_0            6.773        0.000                      0                   51        0.163        0.000                      0                   51        4.500        0.000                       0                    55  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  PLLOUT_clk_wiz_0_1          6.773        0.000                      0                   51        0.163        0.000                      0                   51        4.500        0.000                       0                    55  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PLLOUT_clk_wiz_0_1  PLLOUT_clk_wiz_0          6.773        0.000                      0                   51        0.089        0.000                      0                   51  
PLLOUT_clk_wiz_0    PLLOUT_clk_wiz_0_1        6.773        0.000                      0                   51        0.089        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PLLOUT_clk_wiz_0
  To Clock:  PLLOUT_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/rst_int_reg/D
                            (rising edge-triggered cell FDRE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.828ns (27.408%)  route 2.193ns (72.592%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.755    -1.118    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.662 r  top_digital_inst/clk_divider/ff_reg[36]/Q
                         net (fo=2, routed)           0.892     0.230    top_digital_inst/clk_divider/ff[36]
    SLICE_X39Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.354 r  top_digital_inst/clk_divider/rst_int_i_8/O
                         net (fo=1, routed)           0.436     0.790    top_digital_inst/clk_divider/rst_int_i_8_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124     0.914 r  top_digital_inst/clk_divider/rst_int_i_2/O
                         net (fo=1, routed)           0.456     1.371    top_digital_inst/clk_divider/rst_int_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.495 r  top_digital_inst/clk_divider/rst_int_i_1/O
                         net (fo=1, routed)           0.408     1.903    top_digital_inst/clk_divider/rst_int_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  top_digital_inst/clk_divider/rst_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y46         FDRE                                         r  top_digital_inst/clk_divider/rst_int_reg/C
                         clock pessimism              0.651     8.821    
                         clock uncertainty           -0.074     8.746    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)       -0.071     8.675    top_digital_inst/clk_divider/rst_int_reg
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.766ns (30.799%)  route 1.721ns (69.201%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.820     1.162    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.124     1.286 r  top_digital_inst/clk_divider/count[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.286    top_digital_inst/clk_divider/p_0_in__4[7]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[7]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.699    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.081     8.780    top_digital_inst/clk_divider/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.794ns (31.569%)  route 1.721ns (68.431%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.820     1.162    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.152     1.314 r  top_digital_inst/clk_divider/count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.314    top_digital_inst/clk_divider/p_0_in__4[8]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[8]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.699    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.118     8.817    top_digital_inst/clk_divider/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.766ns (32.818%)  route 1.568ns (67.182%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.667     1.009    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT2 (Prop_lut2_I0_O)        0.124     1.133 r  top_digital_inst/clk_divider/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.133    top_digital_inst/clk_divider/p_0_in__4[6]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[6]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.699    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.079     8.778    top_digital_inst/clk_divider/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             8.163ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.419ns (28.651%)  route 1.043ns (71.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y46         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.697 r  top_digital_inst/clk_divider/ff_reg[26]/Q
                         net (fo=2, routed)           1.043     0.346    top_digital_inst/clk_divider/ff[26]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/C
                         clock pessimism              0.689     8.859    
                         clock uncertainty           -0.074     8.784    
    SLICE_X43Y45         FDCE (Setup_fdce_C_D)       -0.275     8.509    top_digital_inst/clk_divider/ff_reg[27]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  8.163    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.456ns (29.490%)  route 1.090ns (70.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.660 r  top_digital_inst/clk_divider/ff_reg[4]/Q
                         net (fo=2, routed)           1.090     0.430    top_digital_inst/clk_divider/ff[4]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[5]/C
                         clock pessimism              0.714     8.884    
                         clock uncertainty           -0.074     8.809    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.109     8.700    top_digital_inst/clk_divider/ff_reg[5]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.795ns (47.084%)  route 0.893ns (52.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.478    -0.723 r  top_digital_inst/clk_divider/count_reg[2]/Q
                         net (fo=5, routed)           0.893     0.170    top_digital_inst/clk_divider/count_reg_n_0_[2]
    SLICE_X24Y46         LUT3 (Prop_lut3_I0_O)        0.317     0.487 r  top_digital_inst/clk_divider/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.487    top_digital_inst/clk_divider/p_0_in__4[2]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/C
                         clock pessimism              0.710     8.799    
                         clock uncertainty           -0.074     8.724    
    SLICE_X24Y46         FDCE (Setup_fdce_C_D)        0.118     8.842    top_digital_inst/clk_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.419ns (33.887%)  route 0.817ns (66.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.697 r  top_digital_inst/clk_divider/ff_reg[32]/Q
                         net (fo=2, routed)           0.817     0.120    top_digital_inst/clk_divider/ff[32]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/C
                         clock pessimism              0.689     8.859    
                         clock uncertainty           -0.074     8.784    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.277     8.507    top_digital_inst/clk_divider/ff_reg[33]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.456ns (35.147%)  route 0.841ns (64.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.755    -1.118    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.662 r  top_digital_inst/clk_divider/ff_reg[3]/Q
                         net (fo=2, routed)           0.841     0.179    top_digital_inst/clk_divider/ff[3]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/C
                         clock pessimism              0.651     8.821    
                         clock uncertainty           -0.074     8.746    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.105     8.641    top_digital_inst/clk_divider/ff_reg[4]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.642ns (42.127%)  route 0.882ns (57.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 r  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.882     0.199    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.323 r  top_digital_inst/clk_divider/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.323    top_digital_inst/clk_divider/p_0_in__4[5]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/C
                         clock pessimism              0.710     8.799    
                         clock uncertainty           -0.074     8.724    
    SLICE_X24Y46         FDCE (Setup_fdce_C_D)        0.079     8.803    top_digital_inst/clk_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  8.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.504%)  route 0.113ns (44.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X40Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[9]/Q
                         net (fo=2, routed)           0.113    -0.266    top_digital_inst/clk_divider/ff[9]
    SLICE_X42Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X42Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[10]/C
                         clock pessimism              0.248    -0.504    
    SLICE_X42Y45         FDCE (Hold_fdce_C_D)         0.075    -0.429    top_digital_inst/clk_divider/ff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/rst_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X40Y44         FDRE                                         r  top_digital_inst/clk_divider/rst_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/rst_d0_reg/Q
                         net (fo=2, routed)           0.120    -0.259    top_digital_inst/clk_divider/rst_d0
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[0]/C
                         clock pessimism              0.268    -0.486    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.059    -0.427    top_digital_inst/clk_divider/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.739%)  route 0.126ns (47.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[33]/Q
                         net (fo=2, routed)           0.126    -0.253    top_digital_inst/clk_divider/ff[33]
    SLICE_X38Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[34]/C
                         clock pessimism              0.268    -0.486    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.059    -0.427    top_digital_inst/clk_divider/ff_reg[34]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/clk_50M_reg/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.340%)  route 0.139ns (49.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.552    top_digital_inst/clk_divider/clk_100M
    SLICE_X22Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  top_digital_inst/clk_divider/count_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.272    top_digital_inst/clk_divider/count_reg[0]
    SLICE_X23Y46         FDCE                                         r  top_digital_inst/clk_divider/clk_50M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.786    top_digital_inst/clk_divider/clk_100M
    SLICE_X23Y46         FDCE                                         r  top_digital_inst/clk_divider/clk_50M_reg/C
                         clock pessimism              0.246    -0.539    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.070    -0.469    top_digital_inst/clk_divider/clk_50M_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[27]/Q
                         net (fo=2, routed)           0.113    -0.266    top_digital_inst/clk_divider/ff[27]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[28]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.047    -0.473    top_digital_inst/clk_divider/ff_reg[28]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.595    -0.519    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  top_digital_inst/clk_divider/ff_reg[16]/Q
                         net (fo=2, routed)           0.113    -0.265    top_digital_inst/clk_divider/ff[16]
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.752    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[17]/C
                         clock pessimism              0.232    -0.519    
    SLICE_X43Y47         FDCE (Hold_fdce_C_D)         0.047    -0.472    top_digital_inst/clk_divider/ff_reg[17]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[30]/Q
                         net (fo=2, routed)           0.154    -0.225    top_digital_inst/clk_divider/ff[30]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.075    -0.445    top_digital_inst/clk_divider/ff_reg[31]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.683%)  route 0.188ns (50.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.552    top_digital_inst/clk_divider/clk_100M
    SLICE_X22Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  top_digital_inst/clk_divider/count_reg[0]/Q
                         net (fo=8, routed)           0.188    -0.223    top_digital_inst/clk_divider/count_reg[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.178 r  top_digital_inst/clk_divider/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.178    top_digital_inst/clk_divider/p_0_in__4[5]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.786    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/C
                         clock pessimism              0.249    -0.536    
    SLICE_X24Y46         FDCE (Hold_fdce_C_D)         0.121    -0.415    top_digital_inst/clk_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.529%)  route 0.148ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.592    -0.522    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  top_digital_inst/clk_divider/ff_reg[2]/Q
                         net (fo=2, routed)           0.148    -0.210    top_digital_inst/clk_divider/ff[2]
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/C
                         clock pessimism              0.245    -0.509    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.060    -0.449    top_digital_inst/clk_divider/ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.392 r  top_digital_inst/clk_divider/ff_reg[31]/Q
                         net (fo=2, routed)           0.131    -0.262    top_digital_inst/clk_divider/ff[31]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.017    -0.503    top_digital_inst/clk_divider/ff_reg[32]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLLOUT_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        xadc_inst/inst/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_fpga_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y46     top_digital_inst/clk_divider/clk_50M_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     top_digital_inst/clk_divider/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     top_digital_inst/clk_divider/clk_50M_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     top_digital_inst/clk_divider/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     top_digital_inst/clk_divider/clk_50M_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     top_digital_inst/clk_divider/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_fpga_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PLLOUT_clk_wiz_0_1
  To Clock:  PLLOUT_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/rst_int_reg/D
                            (rising edge-triggered cell FDRE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.828ns (27.408%)  route 2.193ns (72.592%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.755    -1.118    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.662 r  top_digital_inst/clk_divider/ff_reg[36]/Q
                         net (fo=2, routed)           0.892     0.230    top_digital_inst/clk_divider/ff[36]
    SLICE_X39Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.354 r  top_digital_inst/clk_divider/rst_int_i_8/O
                         net (fo=1, routed)           0.436     0.790    top_digital_inst/clk_divider/rst_int_i_8_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124     0.914 r  top_digital_inst/clk_divider/rst_int_i_2/O
                         net (fo=1, routed)           0.456     1.371    top_digital_inst/clk_divider/rst_int_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.495 r  top_digital_inst/clk_divider/rst_int_i_1/O
                         net (fo=1, routed)           0.408     1.903    top_digital_inst/clk_divider/rst_int_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  top_digital_inst/clk_divider/rst_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y46         FDRE                                         r  top_digital_inst/clk_divider/rst_int_reg/C
                         clock pessimism              0.651     8.821    
                         clock uncertainty           -0.074     8.747    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)       -0.071     8.676    top_digital_inst/clk_divider/rst_int_reg
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.766ns (30.799%)  route 1.721ns (69.201%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.820     1.162    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.124     1.286 r  top_digital_inst/clk_divider/count[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.286    top_digital_inst/clk_divider/p_0_in__4[7]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[7]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.700    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.081     8.781    top_digital_inst/clk_divider/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.781    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.794ns (31.569%)  route 1.721ns (68.431%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.820     1.162    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.152     1.314 r  top_digital_inst/clk_divider/count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.314    top_digital_inst/clk_divider/p_0_in__4[8]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[8]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.700    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.118     8.818    top_digital_inst/clk_divider/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.766ns (32.818%)  route 1.568ns (67.182%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.667     1.009    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT2 (Prop_lut2_I0_O)        0.124     1.133 r  top_digital_inst/clk_divider/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.133    top_digital_inst/clk_divider/p_0_in__4[6]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[6]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.700    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.079     8.779    top_digital_inst/clk_divider/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             8.164ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.419ns (28.651%)  route 1.043ns (71.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y46         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.697 r  top_digital_inst/clk_divider/ff_reg[26]/Q
                         net (fo=2, routed)           1.043     0.346    top_digital_inst/clk_divider/ff[26]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/C
                         clock pessimism              0.689     8.859    
                         clock uncertainty           -0.074     8.785    
    SLICE_X43Y45         FDCE (Setup_fdce_C_D)       -0.275     8.510    top_digital_inst/clk_divider/ff_reg[27]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  8.164    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.456ns (29.490%)  route 1.090ns (70.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.660 r  top_digital_inst/clk_divider/ff_reg[4]/Q
                         net (fo=2, routed)           1.090     0.430    top_digital_inst/clk_divider/ff[4]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[5]/C
                         clock pessimism              0.714     8.884    
                         clock uncertainty           -0.074     8.810    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.109     8.701    top_digital_inst/clk_divider/ff_reg[5]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.356ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.795ns (47.084%)  route 0.893ns (52.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.478    -0.723 r  top_digital_inst/clk_divider/count_reg[2]/Q
                         net (fo=5, routed)           0.893     0.170    top_digital_inst/clk_divider/count_reg_n_0_[2]
    SLICE_X24Y46         LUT3 (Prop_lut3_I0_O)        0.317     0.487 r  top_digital_inst/clk_divider/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.487    top_digital_inst/clk_divider/p_0_in__4[2]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/C
                         clock pessimism              0.710     8.799    
                         clock uncertainty           -0.074     8.725    
    SLICE_X24Y46         FDCE (Setup_fdce_C_D)        0.118     8.843    top_digital_inst/clk_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  8.356    

Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.419ns (33.887%)  route 0.817ns (66.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.697 r  top_digital_inst/clk_divider/ff_reg[32]/Q
                         net (fo=2, routed)           0.817     0.120    top_digital_inst/clk_divider/ff[32]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/C
                         clock pessimism              0.689     8.859    
                         clock uncertainty           -0.074     8.785    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.277     8.508    top_digital_inst/clk_divider/ff_reg[33]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.456ns (35.147%)  route 0.841ns (64.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.755    -1.118    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.662 r  top_digital_inst/clk_divider/ff_reg[3]/Q
                         net (fo=2, routed)           0.841     0.179    top_digital_inst/clk_divider/ff[3]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/C
                         clock pessimism              0.651     8.821    
                         clock uncertainty           -0.074     8.747    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.105     8.642    top_digital_inst/clk_divider/ff_reg[4]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.642ns (42.127%)  route 0.882ns (57.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 r  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.882     0.199    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.323 r  top_digital_inst/clk_divider/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.323    top_digital_inst/clk_divider/p_0_in__4[5]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/C
                         clock pessimism              0.710     8.799    
                         clock uncertainty           -0.074     8.725    
    SLICE_X24Y46         FDCE (Setup_fdce_C_D)        0.079     8.804    top_digital_inst/clk_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  8.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.504%)  route 0.113ns (44.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X40Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[9]/Q
                         net (fo=2, routed)           0.113    -0.266    top_digital_inst/clk_divider/ff[9]
    SLICE_X42Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X42Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[10]/C
                         clock pessimism              0.248    -0.504    
    SLICE_X42Y45         FDCE (Hold_fdce_C_D)         0.075    -0.429    top_digital_inst/clk_divider/ff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/rst_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X40Y44         FDRE                                         r  top_digital_inst/clk_divider/rst_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/rst_d0_reg/Q
                         net (fo=2, routed)           0.120    -0.259    top_digital_inst/clk_divider/rst_d0
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[0]/C
                         clock pessimism              0.268    -0.486    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.059    -0.427    top_digital_inst/clk_divider/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.739%)  route 0.126ns (47.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[33]/Q
                         net (fo=2, routed)           0.126    -0.253    top_digital_inst/clk_divider/ff[33]
    SLICE_X38Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[34]/C
                         clock pessimism              0.268    -0.486    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.059    -0.427    top_digital_inst/clk_divider/ff_reg[34]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/clk_50M_reg/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.340%)  route 0.139ns (49.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.552    top_digital_inst/clk_divider/clk_100M
    SLICE_X22Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  top_digital_inst/clk_divider/count_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.272    top_digital_inst/clk_divider/count_reg[0]
    SLICE_X23Y46         FDCE                                         r  top_digital_inst/clk_divider/clk_50M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.786    top_digital_inst/clk_divider/clk_100M
    SLICE_X23Y46         FDCE                                         r  top_digital_inst/clk_divider/clk_50M_reg/C
                         clock pessimism              0.246    -0.539    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.070    -0.469    top_digital_inst/clk_divider/clk_50M_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[27]/Q
                         net (fo=2, routed)           0.113    -0.266    top_digital_inst/clk_divider/ff[27]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[28]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.047    -0.473    top_digital_inst/clk_divider/ff_reg[28]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.595    -0.519    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  top_digital_inst/clk_divider/ff_reg[16]/Q
                         net (fo=2, routed)           0.113    -0.265    top_digital_inst/clk_divider/ff[16]
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.752    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[17]/C
                         clock pessimism              0.232    -0.519    
    SLICE_X43Y47         FDCE (Hold_fdce_C_D)         0.047    -0.472    top_digital_inst/clk_divider/ff_reg[17]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[30]/Q
                         net (fo=2, routed)           0.154    -0.225    top_digital_inst/clk_divider/ff[30]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.075    -0.445    top_digital_inst/clk_divider/ff_reg[31]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.683%)  route 0.188ns (50.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.552    top_digital_inst/clk_divider/clk_100M
    SLICE_X22Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  top_digital_inst/clk_divider/count_reg[0]/Q
                         net (fo=8, routed)           0.188    -0.223    top_digital_inst/clk_divider/count_reg[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.178 r  top_digital_inst/clk_divider/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.178    top_digital_inst/clk_divider/p_0_in__4[5]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.786    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/C
                         clock pessimism              0.249    -0.536    
    SLICE_X24Y46         FDCE (Hold_fdce_C_D)         0.121    -0.415    top_digital_inst/clk_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.529%)  route 0.148ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.592    -0.522    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  top_digital_inst/clk_divider/ff_reg[2]/Q
                         net (fo=2, routed)           0.148    -0.210    top_digital_inst/clk_divider/ff[2]
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/C
                         clock pessimism              0.245    -0.509    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.060    -0.449    top_digital_inst/clk_divider/ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.392 r  top_digital_inst/clk_divider/ff_reg[31]/Q
                         net (fo=2, routed)           0.131    -0.262    top_digital_inst/clk_divider/ff[31]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.017    -0.503    top_digital_inst/clk_divider/ff_reg[32]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLLOUT_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        xadc_inst/inst/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_fpga_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y46     top_digital_inst/clk_divider/clk_50M_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     top_digital_inst/clk_divider/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     top_digital_inst/clk_divider/clk_50M_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     top_digital_inst/clk_divider/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     top_digital_inst/clk_divider/clk_50M_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     top_digital_inst/clk_divider/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     top_digital_inst/clk_divider/count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45     top_digital_inst/clk_divider/count_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_fpga_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_fpga_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLLOUT_clk_wiz_0_1
  To Clock:  PLLOUT_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/rst_int_reg/D
                            (rising edge-triggered cell FDRE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.828ns (27.408%)  route 2.193ns (72.592%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.755    -1.118    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.662 r  top_digital_inst/clk_divider/ff_reg[36]/Q
                         net (fo=2, routed)           0.892     0.230    top_digital_inst/clk_divider/ff[36]
    SLICE_X39Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.354 r  top_digital_inst/clk_divider/rst_int_i_8/O
                         net (fo=1, routed)           0.436     0.790    top_digital_inst/clk_divider/rst_int_i_8_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124     0.914 r  top_digital_inst/clk_divider/rst_int_i_2/O
                         net (fo=1, routed)           0.456     1.371    top_digital_inst/clk_divider/rst_int_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.495 r  top_digital_inst/clk_divider/rst_int_i_1/O
                         net (fo=1, routed)           0.408     1.903    top_digital_inst/clk_divider/rst_int_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  top_digital_inst/clk_divider/rst_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y46         FDRE                                         r  top_digital_inst/clk_divider/rst_int_reg/C
                         clock pessimism              0.651     8.821    
                         clock uncertainty           -0.074     8.746    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)       -0.071     8.675    top_digital_inst/clk_divider/rst_int_reg
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.766ns (30.799%)  route 1.721ns (69.201%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.820     1.162    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.124     1.286 r  top_digital_inst/clk_divider/count[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.286    top_digital_inst/clk_divider/p_0_in__4[7]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[7]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.699    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.081     8.780    top_digital_inst/clk_divider/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.794ns (31.569%)  route 1.721ns (68.431%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.820     1.162    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.152     1.314 r  top_digital_inst/clk_divider/count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.314    top_digital_inst/clk_divider/p_0_in__4[8]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[8]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.699    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.118     8.817    top_digital_inst/clk_divider/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.766ns (32.818%)  route 1.568ns (67.182%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.667     1.009    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT2 (Prop_lut2_I0_O)        0.124     1.133 r  top_digital_inst/clk_divider/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.133    top_digital_inst/clk_divider/p_0_in__4[6]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[6]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.699    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.079     8.778    top_digital_inst/clk_divider/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             8.163ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.419ns (28.651%)  route 1.043ns (71.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y46         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.697 r  top_digital_inst/clk_divider/ff_reg[26]/Q
                         net (fo=2, routed)           1.043     0.346    top_digital_inst/clk_divider/ff[26]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/C
                         clock pessimism              0.689     8.859    
                         clock uncertainty           -0.074     8.784    
    SLICE_X43Y45         FDCE (Setup_fdce_C_D)       -0.275     8.509    top_digital_inst/clk_divider/ff_reg[27]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  8.163    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.456ns (29.490%)  route 1.090ns (70.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.660 r  top_digital_inst/clk_divider/ff_reg[4]/Q
                         net (fo=2, routed)           1.090     0.430    top_digital_inst/clk_divider/ff[4]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[5]/C
                         clock pessimism              0.714     8.884    
                         clock uncertainty           -0.074     8.809    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.109     8.700    top_digital_inst/clk_divider/ff_reg[5]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.795ns (47.084%)  route 0.893ns (52.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.478    -0.723 r  top_digital_inst/clk_divider/count_reg[2]/Q
                         net (fo=5, routed)           0.893     0.170    top_digital_inst/clk_divider/count_reg_n_0_[2]
    SLICE_X24Y46         LUT3 (Prop_lut3_I0_O)        0.317     0.487 r  top_digital_inst/clk_divider/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.487    top_digital_inst/clk_divider/p_0_in__4[2]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/C
                         clock pessimism              0.710     8.799    
                         clock uncertainty           -0.074     8.724    
    SLICE_X24Y46         FDCE (Setup_fdce_C_D)        0.118     8.842    top_digital_inst/clk_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.419ns (33.887%)  route 0.817ns (66.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.697 r  top_digital_inst/clk_divider/ff_reg[32]/Q
                         net (fo=2, routed)           0.817     0.120    top_digital_inst/clk_divider/ff[32]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/C
                         clock pessimism              0.689     8.859    
                         clock uncertainty           -0.074     8.784    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.277     8.507    top_digital_inst/clk_divider/ff_reg[33]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.456ns (35.147%)  route 0.841ns (64.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.755    -1.118    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.662 r  top_digital_inst/clk_divider/ff_reg[3]/Q
                         net (fo=2, routed)           0.841     0.179    top_digital_inst/clk_divider/ff[3]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/C
                         clock pessimism              0.651     8.821    
                         clock uncertainty           -0.074     8.746    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.105     8.641    top_digital_inst/clk_divider/ff_reg[4]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0 rise@10.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.642ns (42.127%)  route 0.882ns (57.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 r  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.882     0.199    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.323 r  top_digital_inst/clk_divider/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.323    top_digital_inst/clk_divider/p_0_in__4[5]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/C
                         clock pessimism              0.710     8.799    
                         clock uncertainty           -0.074     8.724    
    SLICE_X24Y46         FDCE (Setup_fdce_C_D)        0.079     8.803    top_digital_inst/clk_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  8.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.504%)  route 0.113ns (44.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X40Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[9]/Q
                         net (fo=2, routed)           0.113    -0.266    top_digital_inst/clk_divider/ff[9]
    SLICE_X42Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X42Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[10]/C
                         clock pessimism              0.248    -0.504    
                         clock uncertainty            0.074    -0.430    
    SLICE_X42Y45         FDCE (Hold_fdce_C_D)         0.075    -0.355    top_digital_inst/clk_divider/ff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/rst_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X40Y44         FDRE                                         r  top_digital_inst/clk_divider/rst_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/rst_d0_reg/Q
                         net (fo=2, routed)           0.120    -0.259    top_digital_inst/clk_divider/rst_d0
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[0]/C
                         clock pessimism              0.268    -0.486    
                         clock uncertainty            0.074    -0.412    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.059    -0.353    top_digital_inst/clk_divider/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.739%)  route 0.126ns (47.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[33]/Q
                         net (fo=2, routed)           0.126    -0.253    top_digital_inst/clk_divider/ff[33]
    SLICE_X38Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[34]/C
                         clock pessimism              0.268    -0.486    
                         clock uncertainty            0.074    -0.412    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.059    -0.353    top_digital_inst/clk_divider/ff_reg[34]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/clk_50M_reg/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.340%)  route 0.139ns (49.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.552    top_digital_inst/clk_divider/clk_100M
    SLICE_X22Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  top_digital_inst/clk_divider/count_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.272    top_digital_inst/clk_divider/count_reg[0]
    SLICE_X23Y46         FDCE                                         r  top_digital_inst/clk_divider/clk_50M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.786    top_digital_inst/clk_divider/clk_100M
    SLICE_X23Y46         FDCE                                         r  top_digital_inst/clk_divider/clk_50M_reg/C
                         clock pessimism              0.246    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.070    -0.395    top_digital_inst/clk_divider/clk_50M_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[27]/Q
                         net (fo=2, routed)           0.113    -0.266    top_digital_inst/clk_divider/ff[27]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[28]/C
                         clock pessimism              0.232    -0.520    
                         clock uncertainty            0.074    -0.446    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.047    -0.399    top_digital_inst/clk_divider/ff_reg[28]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.595    -0.519    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  top_digital_inst/clk_divider/ff_reg[16]/Q
                         net (fo=2, routed)           0.113    -0.265    top_digital_inst/clk_divider/ff[16]
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.752    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[17]/C
                         clock pessimism              0.232    -0.519    
                         clock uncertainty            0.074    -0.445    
    SLICE_X43Y47         FDCE (Hold_fdce_C_D)         0.047    -0.398    top_digital_inst/clk_divider/ff_reg[17]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[30]/Q
                         net (fo=2, routed)           0.154    -0.225    top_digital_inst/clk_divider/ff[30]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/C
                         clock pessimism              0.232    -0.520    
                         clock uncertainty            0.074    -0.446    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.075    -0.371    top_digital_inst/clk_divider/ff_reg[31]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.683%)  route 0.188ns (50.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.552    top_digital_inst/clk_divider/clk_100M
    SLICE_X22Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  top_digital_inst/clk_divider/count_reg[0]/Q
                         net (fo=8, routed)           0.188    -0.223    top_digital_inst/clk_divider/count_reg[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.178 r  top_digital_inst/clk_divider/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.178    top_digital_inst/clk_divider/p_0_in__4[5]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.786    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/C
                         clock pessimism              0.249    -0.536    
                         clock uncertainty            0.074    -0.462    
    SLICE_X24Y46         FDCE (Hold_fdce_C_D)         0.121    -0.341    top_digital_inst/clk_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.529%)  route 0.148ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.592    -0.522    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  top_digital_inst/clk_divider/ff_reg[2]/Q
                         net (fo=2, routed)           0.148    -0.210    top_digital_inst/clk_divider/ff[2]
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/C
                         clock pessimism              0.245    -0.509    
                         clock uncertainty            0.074    -0.435    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.060    -0.375    top_digital_inst/clk_divider/ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0 rise@0.000ns - PLLOUT_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.392 r  top_digital_inst/clk_divider/ff_reg[31]/Q
                         net (fo=2, routed)           0.131    -0.262    top_digital_inst/clk_divider/ff[31]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/C
                         clock pessimism              0.232    -0.520    
                         clock uncertainty            0.074    -0.446    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.017    -0.429    top_digital_inst/clk_divider/ff_reg[32]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  PLLOUT_clk_wiz_0
  To Clock:  PLLOUT_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/rst_int_reg/D
                            (rising edge-triggered cell FDRE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.828ns (27.408%)  route 2.193ns (72.592%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.755    -1.118    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.662 r  top_digital_inst/clk_divider/ff_reg[36]/Q
                         net (fo=2, routed)           0.892     0.230    top_digital_inst/clk_divider/ff[36]
    SLICE_X39Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.354 r  top_digital_inst/clk_divider/rst_int_i_8/O
                         net (fo=1, routed)           0.436     0.790    top_digital_inst/clk_divider/rst_int_i_8_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124     0.914 r  top_digital_inst/clk_divider/rst_int_i_2/O
                         net (fo=1, routed)           0.456     1.371    top_digital_inst/clk_divider/rst_int_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.495 r  top_digital_inst/clk_divider/rst_int_i_1/O
                         net (fo=1, routed)           0.408     1.903    top_digital_inst/clk_divider/rst_int_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  top_digital_inst/clk_divider/rst_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y46         FDRE                                         r  top_digital_inst/clk_divider/rst_int_reg/C
                         clock pessimism              0.651     8.821    
                         clock uncertainty           -0.074     8.746    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)       -0.071     8.675    top_digital_inst/clk_divider/rst_int_reg
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.766ns (30.799%)  route 1.721ns (69.201%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.820     1.162    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.124     1.286 r  top_digital_inst/clk_divider/count[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.286    top_digital_inst/clk_divider/p_0_in__4[7]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[7]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.699    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.081     8.780    top_digital_inst/clk_divider/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.794ns (31.569%)  route 1.721ns (68.431%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.820     1.162    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.152     1.314 r  top_digital_inst/clk_divider/count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.314    top_digital_inst/clk_divider/p_0_in__4[8]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[8]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.699    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.118     8.817    top_digital_inst/clk_divider/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.766ns (32.818%)  route 1.568ns (67.182%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 f  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.901     0.218    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.342 r  top_digital_inst/clk_divider/count[8]_i_2__1/O
                         net (fo=3, routed)           0.667     1.009    top_digital_inst/clk_divider/count[8]_i_2__1_n_0
    SLICE_X24Y45         LUT2 (Prop_lut2_I0_O)        0.124     1.133 r  top_digital_inst/clk_divider/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.133    top_digital_inst/clk_divider/p_0_in__4[6]
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y45         FDCE                                         r  top_digital_inst/clk_divider/count_reg[6]/C
                         clock pessimism              0.685     8.774    
                         clock uncertainty           -0.074     8.699    
    SLICE_X24Y45         FDCE (Setup_fdce_C_D)        0.079     8.778    top_digital_inst/clk_divider/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             8.163ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.419ns (28.651%)  route 1.043ns (71.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y46         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.697 r  top_digital_inst/clk_divider/ff_reg[26]/Q
                         net (fo=2, routed)           1.043     0.346    top_digital_inst/clk_divider/ff[26]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/C
                         clock pessimism              0.689     8.859    
                         clock uncertainty           -0.074     8.784    
    SLICE_X43Y45         FDCE (Setup_fdce_C_D)       -0.275     8.509    top_digital_inst/clk_divider/ff_reg[27]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  8.163    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.456ns (29.490%)  route 1.090ns (70.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.660 r  top_digital_inst/clk_divider/ff_reg[4]/Q
                         net (fo=2, routed)           1.090     0.430    top_digital_inst/clk_divider/ff[4]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[5]/C
                         clock pessimism              0.714     8.884    
                         clock uncertainty           -0.074     8.809    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.109     8.700    top_digital_inst/clk_divider/ff_reg[5]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.795ns (47.084%)  route 0.893ns (52.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.478    -0.723 r  top_digital_inst/clk_divider/count_reg[2]/Q
                         net (fo=5, routed)           0.893     0.170    top_digital_inst/clk_divider/count_reg_n_0_[2]
    SLICE_X24Y46         LUT3 (Prop_lut3_I0_O)        0.317     0.487 r  top_digital_inst/clk_divider/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.487    top_digital_inst/clk_divider/p_0_in__4[2]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[2]/C
                         clock pessimism              0.710     8.799    
                         clock uncertainty           -0.074     8.724    
    SLICE_X24Y46         FDCE (Setup_fdce_C_D)        0.118     8.842    top_digital_inst/clk_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.419ns (33.887%)  route 0.817ns (66.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.757    -1.116    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.697 r  top_digital_inst/clk_divider/ff_reg[32]/Q
                         net (fo=2, routed)           0.817     0.120    top_digital_inst/clk_divider/ff[32]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/C
                         clock pessimism              0.689     8.859    
                         clock uncertainty           -0.074     8.784    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.277     8.507    top_digital_inst/clk_divider/ff_reg[33]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.456ns (35.147%)  route 0.841ns (64.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 8.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.755    -1.118    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.662 r  top_digital_inst/clk_divider/ff_reg[3]/Q
                         net (fo=2, routed)           0.841     0.179    top_digital_inst/clk_divider/ff[3]
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.579     8.170    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[4]/C
                         clock pessimism              0.651     8.821    
                         clock uncertainty           -0.074     8.746    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.105     8.641    top_digital_inst/clk_divider/ff_reg[4]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 top_digital_inst/clk_divider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PLLOUT_clk_wiz_0_1 rise@10.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.642ns (42.127%)  route 0.882ns (57.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.672    -1.201    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.683 r  top_digital_inst/clk_divider/count_reg[3]/Q
                         net (fo=4, routed)           0.882     0.199    top_digital_inst/clk_divider/count_reg_n_0_[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.323 r  top_digital_inst/clk_divider/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.323    top_digital_inst/clk_divider/p_0_in__4[5]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.005    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     4.900 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.499    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.590 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          1.498     8.089    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/C
                         clock pessimism              0.710     8.799    
                         clock uncertainty           -0.074     8.724    
    SLICE_X24Y46         FDCE (Setup_fdce_C_D)        0.079     8.803    top_digital_inst/clk_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  8.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.504%)  route 0.113ns (44.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X40Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[9]/Q
                         net (fo=2, routed)           0.113    -0.266    top_digital_inst/clk_divider/ff[9]
    SLICE_X42Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X42Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[10]/C
                         clock pessimism              0.248    -0.504    
                         clock uncertainty            0.074    -0.430    
    SLICE_X42Y45         FDCE (Hold_fdce_C_D)         0.075    -0.355    top_digital_inst/clk_divider/ff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/rst_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X40Y44         FDRE                                         r  top_digital_inst/clk_divider/rst_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/rst_d0_reg/Q
                         net (fo=2, routed)           0.120    -0.259    top_digital_inst/clk_divider/rst_d0
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[0]/C
                         clock pessimism              0.268    -0.486    
                         clock uncertainty            0.074    -0.412    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.059    -0.353    top_digital_inst/clk_divider/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.739%)  route 0.126ns (47.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X41Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[33]/Q
                         net (fo=2, routed)           0.126    -0.253    top_digital_inst/clk_divider/ff[33]
    SLICE_X38Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[34]/C
                         clock pessimism              0.268    -0.486    
                         clock uncertainty            0.074    -0.412    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.059    -0.353    top_digital_inst/clk_divider/ff_reg[34]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/clk_50M_reg/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.340%)  route 0.139ns (49.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.552    top_digital_inst/clk_divider/clk_100M
    SLICE_X22Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  top_digital_inst/clk_divider/count_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.272    top_digital_inst/clk_divider/count_reg[0]
    SLICE_X23Y46         FDCE                                         r  top_digital_inst/clk_divider/clk_50M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.786    top_digital_inst/clk_divider/clk_100M
    SLICE_X23Y46         FDCE                                         r  top_digital_inst/clk_divider/clk_50M_reg/C
                         clock pessimism              0.246    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.070    -0.395    top_digital_inst/clk_divider/clk_50M_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[27]/Q
                         net (fo=2, routed)           0.113    -0.266    top_digital_inst/clk_divider/ff[27]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[28]/C
                         clock pessimism              0.232    -0.520    
                         clock uncertainty            0.074    -0.446    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.047    -0.399    top_digital_inst/clk_divider/ff_reg[28]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.595    -0.519    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  top_digital_inst/clk_divider/ff_reg[16]/Q
                         net (fo=2, routed)           0.113    -0.265    top_digital_inst/clk_divider/ff[16]
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864    -0.752    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y47         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[17]/C
                         clock pessimism              0.232    -0.519    
                         clock uncertainty            0.074    -0.445    
    SLICE_X43Y47         FDCE (Hold_fdce_C_D)         0.047    -0.398    top_digital_inst/clk_divider/ff_reg[17]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  top_digital_inst/clk_divider/ff_reg[30]/Q
                         net (fo=2, routed)           0.154    -0.225    top_digital_inst/clk_divider/ff[30]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/C
                         clock pessimism              0.232    -0.520    
                         clock uncertainty            0.074    -0.446    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.075    -0.371    top_digital_inst/clk_divider/ff_reg[31]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.683%)  route 0.188ns (50.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.552    top_digital_inst/clk_divider/clk_100M
    SLICE_X22Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  top_digital_inst/clk_divider/count_reg[0]/Q
                         net (fo=8, routed)           0.188    -0.223    top_digital_inst/clk_divider/count_reg[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.178 r  top_digital_inst/clk_divider/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.178    top_digital_inst/clk_divider/p_0_in__4[5]
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.786    top_digital_inst/clk_divider/clk_100M
    SLICE_X24Y46         FDCE                                         r  top_digital_inst/clk_divider/count_reg[5]/C
                         clock pessimism              0.249    -0.536    
                         clock uncertainty            0.074    -0.462    
    SLICE_X24Y46         FDCE (Hold_fdce_C_D)         0.121    -0.341    top_digital_inst/clk_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.529%)  route 0.148ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.592    -0.522    top_digital_inst/clk_divider/clk_100M
    SLICE_X38Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  top_digital_inst/clk_divider/ff_reg[2]/Q
                         net (fo=2, routed)           0.148    -0.210    top_digital_inst/clk_divider/ff[2]
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.755    top_digital_inst/clk_divider/clk_100M
    SLICE_X39Y44         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[3]/C
                         clock pessimism              0.245    -0.509    
                         clock uncertainty            0.074    -0.435    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.060    -0.375    top_digital_inst/clk_divider/ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_digital_inst/clk_divider/ff_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_digital_inst/clk_divider/ff_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by PLLOUT_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PLLOUT_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PLLOUT_clk_wiz_0_1 rise@0.000ns - PLLOUT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLLOUT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.594    -0.520    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.392 r  top_digital_inst/clk_divider/ff_reg[31]/Q
                         net (fo=2, routed)           0.131    -0.262    top_digital_inst/clk_divider/ff[31]
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock PLLOUT_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga_generator/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_fpga_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    clk_fpga_generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  clk_fpga_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    clk_fpga_generator/inst/PLLOUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  clk_fpga_generator/inst/clkout1_buf/O
                         net (fo=53, routed)          0.863    -0.753    top_digital_inst/clk_divider/clk_100M
    SLICE_X43Y45         FDCE                                         r  top_digital_inst/clk_divider/ff_reg[32]/C
                         clock pessimism              0.232    -0.520    
                         clock uncertainty            0.074    -0.446    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.017    -0.429    top_digital_inst/clk_divider/ff_reg[32]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.167    





