
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120803                       # Number of seconds simulated
sim_ticks                                120802886176                       # Number of ticks simulated
final_tick                               1178661707489                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121670                       # Simulator instruction rate (inst/s)
host_op_rate                                   156665                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3406681                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932328                       # Number of bytes of host memory used
host_seconds                                 35460.58                       # Real time elapsed on the host
sim_insts                                  4314485679                       # Number of instructions simulated
sim_ops                                    5555437209                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2407808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1767168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2615680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1208448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8005632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2084736                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2084736                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18811                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13806                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        20435                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9441                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 62544                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16287                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16287                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19931709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14628525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21652463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10003470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                66270205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54038                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17257336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17257336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17257336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19931709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14628525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21652463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10003470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               83527541                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               145021473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177989                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19088274                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931697                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9386363                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669989                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436734                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87834                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104474105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128037404                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177989                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106723                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27188157                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6258088                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5829407                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103030                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141786197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.099972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114598040     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782825      1.96%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366312      1.67%     84.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379029      1.68%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265254      1.60%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124883      0.79%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778721      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978532      1.40%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512601      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141786197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.159825                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.882886                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103301736                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7246998                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26839470                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109918                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4288066                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730904                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6463                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154430543                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51119                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4288066                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103818186                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4573116                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1507185                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26423192                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176444                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152973949                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2651                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402926                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622863                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        24252                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214029021                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713005204                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713005204                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45769796                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33790                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17768                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3810088                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15182301                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309326                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1696815                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149111265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33788                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139176784                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109430                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25153673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57117303                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1744                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141786197                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.981596                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581267                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84410068     59.53%     59.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23728681     16.74%     76.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11951537      8.43%     84.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7811469      5.51%     90.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6902946      4.87%     95.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2699597      1.90%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068334      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117671      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95894      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141786197                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976887     74.85%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156295     11.97%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172010     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114947805     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011968      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14357738     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843251      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139176784                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.959698                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305192                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009378                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421554387                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174299399                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135064731                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140481976                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200067                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2970172                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          688                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158852                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4288066                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3872582                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       258083                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149145053                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15182301                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900522                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17766                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        206297                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13091                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          688                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149208                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084172                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233380                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136803070                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14107629                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373714                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21949271                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293195                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841642                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.943330                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135070615                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135064731                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81506835                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221122767                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.931343                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368604                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26732549                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956566                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137498131                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.890353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.707911                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88390811     64.29%     64.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22515953     16.38%     80.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808195      7.86%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814920      3.50%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764881      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538941      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564983      1.14%     97.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094890      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004557      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137498131                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004557                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283648039                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302597230                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3235276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.450215                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.450215                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.689553                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.689553                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618192862                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186375368                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145807129                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               145021473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21189447                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18570241                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1651864                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10526150                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10237077                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1473501                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51610                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111788923                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117796159                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21189447                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11710578                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23961038                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5403032                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2068698                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12741438                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1041823                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141560178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117599140     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1203863      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2204396      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1851111      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3397707      2.40%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3673300      2.59%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          799210      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          626782      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10204669      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141560178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146112                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.812267                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110896547                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3142374                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23760989                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23668                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3736599                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2272582                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4926                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132918093                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3736599                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111342374                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1580418                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       757451                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23327576                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       815759                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131985308                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83684                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       498795                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175259993                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    598822238                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    598822238                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141372948                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33887027                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18815                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9413                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2562357                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21999119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4260484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76372                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       945353                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130444459                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122555302                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98752                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21644629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46415232                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141560178                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865747                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477363                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90546373     63.96%     63.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20782342     14.68%     78.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10428734      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6838277      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7132105      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3689187      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1654355      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       410264      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78541      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141560178                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         307160     59.97%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128499     25.09%     85.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76491     14.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96722758     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1025279      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9402      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20568712     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4229151      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122555302                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.845084                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             512150                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004179                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387281684                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152108205                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119783530                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123067452                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228055                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3984354                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131135                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3736599                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1095039                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49449                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130463272                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45547                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21999119                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4260484                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9413                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       798990                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       981737                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1780727                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121238125                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20250762                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1317177                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24479748                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18677692                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4228986                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.836001                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119891753                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119783530                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69187242                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164182781                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.825971                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421404                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95005633                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107904256                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22559909                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18800                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1656362                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137823579                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.782916                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659337                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97754788     70.93%     70.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15545550     11.28%     82.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11239398      8.15%     90.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2512803      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2860181      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1015418      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4242922      3.08%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       853997      0.62%     98.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1798522      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137823579                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95005633                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107904256                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22144111                       # Number of memory references committed
system.switch_cpus1.commit.loads             18014762                       # Number of loads committed
system.switch_cpus1.commit.membars               9400                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16899506                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94188542                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1456994                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1798522                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266489222                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          264665015                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3461295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95005633                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107904256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95005633                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.526451                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.526451                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.655114                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.655114                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       560952066                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157337624                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139465761                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18800                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               145021473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23836323                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19315881                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2065366                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9600987                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9145368                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2548534                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91754                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103906891                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131216740                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23836323                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11693902                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28665837                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6714766                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3350521                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12126828                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1667221                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140526760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.554617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111860923     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2697572      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2053895      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5044968      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1133624      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1630384      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1234074      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          775467      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14095853     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140526760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.164364                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904809                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102685705                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4941713                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28225018                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       113662                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4560653                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4114850                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42865                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158308814                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        81697                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4560653                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103556020                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1358938                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2095667                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27458905                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1496569                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156688236                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        21141                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        276316                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       613536                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       167589                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    220136047                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    729793421                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    729793421                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173672666                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46463357                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38111                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21288                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5077087                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15127391                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7378007                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       126448                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1638718                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153903884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38091                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142913008                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       194389                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28139242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61079386                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4447                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140526760                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016981                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564532                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80673683     57.41%     57.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25142473     17.89%     75.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11761986      8.37%     83.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8618057      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7660675      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3039213      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3012347      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       467063      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151263      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140526760                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574760     68.73%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        116998     13.99%     82.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144549     17.28%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119950239     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2148019      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16822      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13492286      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7305642      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142913008                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.985461                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             836307                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005852                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427383471                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182081643                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139318784                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143749315                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       353324                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3697582                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1019                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       229746                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4560653                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         826487                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93270                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153941975                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        51073                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15127391                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7378007                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21269                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1122995                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179570                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2302565                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140341176                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12966568                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2571831                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20270381                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19933198                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7303813                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967727                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139502272                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139318784                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83569942                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231536903                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.960677                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360936                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101743501                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124950725                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28992850                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2068128                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135966107                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.918984                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692584                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84720646     62.31%     62.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23975670     17.63%     79.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10565960      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5536236      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4411827      3.24%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1585871      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1347449      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1006514      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2815934      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135966107                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101743501                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124950725                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18578070                       # Number of memory references committed
system.switch_cpus2.commit.loads             11429809                       # Number of loads committed
system.switch_cpus2.commit.membars              16822                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17953041                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112585075                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2543772                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2815934                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287093748                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312448033                       # The number of ROB writes
system.switch_cpus2.timesIdled                  72239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                4494713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101743501                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124950725                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101743501                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.425364                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.425364                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.701575                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.701575                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632808379                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194057649                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148079145                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33644                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               145021473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22303582                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18385739                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1990030                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9181762                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8561239                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2340817                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88151                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108672737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122497252                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22303582                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10902056                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25612090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5888655                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3638601                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12607163                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1647771                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141788837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.060888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.481057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116176747     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1334803      0.94%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1890294      1.33%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2475459      1.75%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2774154      1.96%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2062780      1.45%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1190993      0.84%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1745032      1.23%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12138575      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141788837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153795                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.844684                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107474356                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5236107                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25154682                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58516                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3865175                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3562896                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147828741                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3865175                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108218063                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1076490                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2827395                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24472268                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1329440                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146844972                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1053                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268223                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549715                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          870                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204778489                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    686020488                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    686020488                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167358890                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37419563                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38762                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22425                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4015765                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13955732                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7251667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119752                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1582900                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142724732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38731                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133581085                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26353                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20512736                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48387773                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6059                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141788837                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.942113                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503853                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85258475     60.13%     60.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22769196     16.06%     76.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12615770      8.90%     85.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8134500      5.74%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7463418      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2975967      2.10%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1806116      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       516514      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248881      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141788837                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64018     22.72%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93982     33.35%     56.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123825     43.94%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112146571     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2037593      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16337      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12185197      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7195387      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133581085                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.921112                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281825                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002110                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409259182                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163276532                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131030054                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133862910                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       326939                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2911796                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172886                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          188                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3865175                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         820926                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109933                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142763463                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1345884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13955732                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7251667                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22395                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         84206                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          333                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1171532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1121704                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2293236                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131776342                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12019886                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1804740                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19213955                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18467857                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7194069                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.908668                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131030301                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131030054                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76751041                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208470662                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.903522                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368162                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98013723                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120463149                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22310249                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2022560                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137923662                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.873405                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.681282                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89091945     64.60%     64.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23477164     17.02%     81.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9223888      6.69%     88.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4745173      3.44%     91.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4139618      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1988251      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1723008      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       812005      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2722610      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137923662                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98013723                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120463149                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18122716                       # Number of memory references committed
system.switch_cpus3.commit.loads             11043936                       # Number of loads committed
system.switch_cpus3.commit.membars              16336                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17277230                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108581211                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2457974                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2722610                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277974450                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289412032                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3232636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98013723                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120463149                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98013723                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.479604                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.479604                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.675857                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.675857                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593782705                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181795963                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138469699                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32672                       # number of misc regfile writes
system.l20.replacements                         18821                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686495                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27013                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.413505                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.163911                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.884634                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5466.106907                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2713.844548                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000997                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000474                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.667249                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.331280                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79005                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79005                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18686                       # number of Writeback hits
system.l20.Writeback_hits::total                18686                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79005                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79005                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79005                       # number of overall hits
system.l20.overall_hits::total                  79005                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18811                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18821                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18811                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18821                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18811                       # number of overall misses
system.l20.overall_misses::total                18821                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3041717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5672533039                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5675574756                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3041717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5672533039                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5675574756                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3041717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5672533039                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5675574756                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97816                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97826                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18686                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18686                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97816                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97826                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97816                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97826                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192310                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192393                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192310                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192393                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192310                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192393                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 304171.700000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 301554.039604                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 301555.430423                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 304171.700000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 301554.039604                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 301555.430423                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 304171.700000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 301554.039604                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 301555.430423                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4307                       # number of writebacks
system.l20.writebacks::total                     4307                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18811                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18821                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18811                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18821                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18811                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18821                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2402397                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4470974883                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4473377280                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2402397                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4470974883                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4473377280                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2402397                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4470974883                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4473377280                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192310                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192393                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192310                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192393                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192310                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192393                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 240239.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 237678.745574                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 237680.106264                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 240239.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 237678.745574                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 237680.106264                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 240239.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 237678.745574                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 237680.106264                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13820                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          184822                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22012                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.396420                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          202.131278                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.132861                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5096.704071                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2887.031790                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024674                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000749                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.622156                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.352421                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33214                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33214                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9052                       # number of Writeback hits
system.l21.Writeback_hits::total                 9052                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33214                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33214                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33214                       # number of overall hits
system.l21.overall_hits::total                  33214                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13806                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13820                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13806                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13820                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13806                       # number of overall misses
system.l21.overall_misses::total                13820                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4348290                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4525950289                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4530298579                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4348290                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4525950289                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4530298579                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4348290                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4525950289                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4530298579                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47020                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47034                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9052                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9052                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47020                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47034                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47020                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47034                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.293620                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.293830                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.293620                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.293830                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.293620                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.293830                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 327824.879690                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 327807.422504                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 327824.879690                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 327807.422504                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 327824.879690                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 327807.422504                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2134                       # number of writebacks
system.l21.writebacks::total                     2134                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13806                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13820                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13806                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13820                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13806                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13820                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3642936625                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3646390005                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3642936625                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3646390005                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3642936625                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3646390005                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293620                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.293830                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.293620                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.293830                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.293620                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.293830                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 263866.190424                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 263848.770260                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 263866.190424                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 263848.770260                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 263866.190424                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 263848.770260                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         20449                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          740960                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28641                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.870605                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          204.460235                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.233252                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3525.901022                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          4454.405491                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.024959                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000883                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.430408                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.543751                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        53918                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  53918                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20099                       # number of Writeback hits
system.l22.Writeback_hits::total                20099                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        53918                       # number of demand (read+write) hits
system.l22.demand_hits::total                   53918                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        53918                       # number of overall hits
system.l22.overall_hits::total                  53918                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        20435                       # number of ReadReq misses
system.l22.ReadReq_misses::total                20448                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        20435                       # number of demand (read+write) misses
system.l22.demand_misses::total                 20448                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        20435                       # number of overall misses
system.l22.overall_misses::total                20448                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2913336                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6058393429                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6061306765                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2913336                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6058393429                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6061306765                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2913336                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6058393429                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6061306765                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74353                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74366                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20099                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20099                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74353                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74366                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74353                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74366                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.274838                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.274964                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.274838                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.274964                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.274838                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.274964                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 224102.769231                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 296471.418106                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 296425.409086                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 224102.769231                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 296471.418106                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 296425.409086                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 224102.769231                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 296471.418106                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 296425.409086                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3648                       # number of writebacks
system.l22.writebacks::total                     3648                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        20435                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           20448                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        20435                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            20448                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        20435                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           20448                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2083904                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   4752810532                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   4754894436                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2083904                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   4752810532                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   4754894436                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2083904                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   4752810532                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   4754894436                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.274838                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.274964                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.274838                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.274964                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.274838                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.274964                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160300.307692                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 232581.870908                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 232535.917254                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 160300.307692                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 232581.870908                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 232535.917254                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 160300.307692                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 232581.870908                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 232535.917254                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9455                       # number of replacements
system.l23.tagsinuse                      8191.967950                       # Cycle average of tags in use
system.l23.total_refs                          557966                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17647                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.618179                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          365.350141                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.545089                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3949.293947                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3868.778774                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.044598                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001043                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.482092                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.472263                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        41868                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  41868                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24779                       # number of Writeback hits
system.l23.Writeback_hits::total                24779                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        41868                       # number of demand (read+write) hits
system.l23.demand_hits::total                   41868                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        41868                       # number of overall hits
system.l23.overall_hits::total                  41868                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9433                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9447                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            8                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9441                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9455                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9441                       # number of overall misses
system.l23.overall_misses::total                 9455                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4621873                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3035535534                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3040157407                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      2868215                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      2868215                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4621873                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3038403749                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3043025622                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4621873                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3038403749                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3043025622                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51301                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51315                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24779                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24779                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            8                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51309                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51323                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51309                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51323                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183876                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.184098                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184003                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.184225                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184003                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.184225                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 330133.785714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 321799.590162                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 321811.941039                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 358526.875000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 358526.875000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 330133.785714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 321830.711683                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 321843.006029                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 330133.785714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 321830.711683                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 321843.006029                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6198                       # number of writebacks
system.l23.writebacks::total                     6198                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9433                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9447                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            8                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9441                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9455                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9441                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9455                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3727876                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2432553011                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2436280887                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      2355856                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      2355856                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3727876                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2434908867                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2438636743                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3727876                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2434908867                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2438636743                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183876                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.184098                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184003                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.184225                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184003                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.184225                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 266276.857143                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 257876.922612                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 257889.370911                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       294482                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       294482                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 266276.857143                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 257907.940578                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 257920.332417                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 266276.857143                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 257907.940578                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 257920.332417                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.990251                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012110681                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840201.238182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.990251                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016010                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881395                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103020                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103020                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103020                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103020                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103020                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103020                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3229717                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3229717                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3229717                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3229717                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3229717                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3229717                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103030                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103030                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103030                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103030                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103030                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103030                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 322971.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 322971.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 322971.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 322971.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 322971.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 322971.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3124717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3124717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3124717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3124717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3124717                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3124717                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 312471.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 312471.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 312471.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 312471.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 312471.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 312471.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97816                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191219651                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98072                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1949.788431                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.497563                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.502437                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10955037                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10955037                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17345                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17345                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18664462                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18664462                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18664462                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18664462                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407901                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407901                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       408001                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        408001                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       408001                       # number of overall misses
system.cpu0.dcache.overall_misses::total       408001                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  47477986381                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  47477986381                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15230670                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15230670                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47493217051                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47493217051                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47493217051                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47493217051                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11362938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11362938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072463                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072463                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072463                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072463                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035897                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035897                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021392                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021392                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021392                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021392                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116395.856791                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116395.856791                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 152306.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 152306.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116404.658447                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116404.658447                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116404.658447                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116404.658447                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18686                       # number of writebacks
system.cpu0.dcache.writebacks::total            18686                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       310085                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       310085                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       310185                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       310185                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       310185                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       310185                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97816                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97816                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97816                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97816                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97816                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97816                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11065196668                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11065196668                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11065196668                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11065196668                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11065196668                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11065196668                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005129                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005129                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005129                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005129                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113122.563466                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113122.563466                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 113122.563466                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113122.563466                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 113122.563466                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113122.563466                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995033                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924207412                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708331.630314                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995033                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022428                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12741422                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12741422                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12741422                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12741422                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12741422                       # number of overall hits
system.cpu1.icache.overall_hits::total       12741422                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5125541                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5125541                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5125541                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5125541                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5125541                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5125541                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12741438                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12741438                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12741438                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12741438                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12741438                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12741438                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 320346.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 320346.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 320346.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4464490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4464490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4464490                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 318892.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47020                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227423854                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47276                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4810.556181                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.433871                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.566129                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825914                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174086                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18325303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18325303                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4110533                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4110533                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9414                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9414                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9400                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9400                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22435836                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22435836                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22435836                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22435836                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       177230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       177230                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       177230                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177230                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       177230                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177230                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31818624626                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31818624626                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31818624626                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31818624626                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31818624626                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31818624626                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18502533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18502533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4110533                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4110533                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22613066                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22613066                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22613066                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22613066                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009579                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009579                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007838                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007838                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007838                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007838                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 179532.949422                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 179532.949422                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 179532.949422                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 179532.949422                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 179532.949422                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 179532.949422                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9052                       # number of writebacks
system.cpu1.dcache.writebacks::total             9052                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130210                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130210                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       130210                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130210                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       130210                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130210                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47020                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47020                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47020                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47020                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47020                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47020                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6804152584                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6804152584                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6804152584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6804152584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6804152584                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6804152584                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144707.626202                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 144707.626202                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 144707.626202                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 144707.626202                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 144707.626202                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 144707.626202                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996346                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017207566                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050821.705645                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996346                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12126811                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12126811                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12126811                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12126811                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12126811                       # number of overall hits
system.cpu2.icache.overall_hits::total       12126811                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3919901                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3919901                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3919901                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3919901                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3919901                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3919901                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12126828                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12126828                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12126828                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12126828                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12126828                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12126828                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 230582.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 230582.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 230582.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 230582.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 230582.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 230582.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3021236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3021236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3021236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3021236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3021236                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3021236                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 232402.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 232402.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 232402.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 232402.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 232402.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 232402.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74353                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180644996                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74609                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2421.222587                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.739856                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.260144                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901328                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098672                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9759002                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9759002                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7114615                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7114615                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20997                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20997                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16822                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16822                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16873617                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16873617                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16873617                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16873617                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       180578                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       180578                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       180578                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        180578                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       180578                       # number of overall misses
system.cpu2.dcache.overall_misses::total       180578                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25530735463                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25530735463                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25530735463                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25530735463                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25530735463                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25530735463                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9939580                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9939580                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7114615                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7114615                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17054195                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17054195                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17054195                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17054195                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018168                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018168                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010588                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010588                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010588                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010588                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 141383.421364                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 141383.421364                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 141383.421364                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 141383.421364                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 141383.421364                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 141383.421364                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20099                       # number of writebacks
system.cpu2.dcache.writebacks::total            20099                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106225                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106225                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106225                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106225                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106225                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106225                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74353                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74353                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74353                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74353                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74353                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74353                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9754680725                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9754680725                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9754680725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9754680725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9754680725                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9754680725                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 131194.178110                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 131194.178110                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 131194.178110                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 131194.178110                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 131194.178110                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 131194.178110                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995918                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015830567                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043924.682093                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995918                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12607146                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12607146                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12607146                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12607146                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12607146                       # number of overall hits
system.cpu3.icache.overall_hits::total       12607146                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5444311                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5444311                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5444311                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5444311                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5444311                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5444311                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12607163                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12607163                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12607163                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12607163                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12607163                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12607163                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 320253.588235                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 320253.588235                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 320253.588235                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 320253.588235                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 320253.588235                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 320253.588235                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4738073                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4738073                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4738073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4738073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4738073                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4738073                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 338433.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 338433.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 338433.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 338433.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 338433.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 338433.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51309                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172495012                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51565                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3345.195617                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.219157                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.780843                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911012                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088988                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8950407                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8950407                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7041896                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7041896                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17212                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17212                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16336                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16336                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15992303                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15992303                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15992303                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15992303                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148517                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148517                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3223                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3223                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151740                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151740                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151740                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151740                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20499009201                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20499009201                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    821360784                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    821360784                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  21320369985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21320369985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  21320369985                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21320369985                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9098924                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9098924                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7045119                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7045119                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16336                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16336                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16144043                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16144043                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16144043                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16144043                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016322                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016322                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000457                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000457                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009399                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009399                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009399                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009399                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 138024.665197                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 138024.665197                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 254843.556935                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 254843.556935                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 140505.931099                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 140505.931099                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 140505.931099                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 140505.931099                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2791491                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 232624.250000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24779                       # number of writebacks
system.cpu3.dcache.writebacks::total            24779                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97216                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97216                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3215                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3215                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100431                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100431                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100431                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100431                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51301                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51301                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51309                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51309                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51309                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51309                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5854968301                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5854968301                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2934615                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2934615                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5857902916                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5857902916                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5857902916                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5857902916                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005638                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005638                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 114129.710941                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114129.710941                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 366826.875000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 366826.875000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114169.110994                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114169.110994                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114169.110994                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114169.110994                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
