Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 22:13:16 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  612         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (52)
6. checking no_output_delay (560)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (52)
-------------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (560)
---------------------------------
 There are 560 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.433        0.000                      0                  975        0.098        0.000                      0                  975        0.535        0.000                       0                  1063  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.389}        2.778           359.971         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.433        0.000                      0                  975        0.098        0.000                      0                  975        0.535        0.000                       0                  1063  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.335ns (57.312%)  route 0.994ns (42.688%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          0.994     2.179    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.232     2.411 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5/O
                         net (fo=1, routed)           0.000     2.411    bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.851 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.851    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.116 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.116    bd_0_i/hls_inst/inst/addr_right_4_fu_760_p26_out[9]
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[9]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[9]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.330ns (57.220%)  route 0.994ns (42.780%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          0.994     2.179    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.232     2.411 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5/O
                         net (fo=1, routed)           0.000     2.411    bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.851 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.851    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.111 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.111    bd_0_i/hls_inst/inst/addr_right_4_fu_760_p26_out[11]
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.315ns (55.898%)  route 1.037ns (44.102%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          1.037     2.222    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.232     2.454 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.877 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.877    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.139 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.139    bd_0_i/hls_inst/inst/addr_right_6_fu_776_p24_out[11]
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.310ns (55.804%)  route 1.037ns (44.196%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          1.037     2.222    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.232     2.454 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.877 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.877    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.134 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.134    bd_0_i/hls_inst/inst/addr_right_6_fu_776_p24_out[9]
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[9]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[9]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 1.355ns (59.473%)  route 0.923ns (40.527%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 f  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/Q
                         net (fo=32, routed)          0.923     2.108    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[5]
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.235     2.343 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756[7]_i_4/O
                         net (fo=1, routed)           0.000     2.343    bd_0_i/hls_inst/inst/addr_right_12_reg_1756[7]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.800 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.800    bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[7]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.065 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.065    bd_0_i/hls_inst/inst/addr_right_12_fu_824_p213_out[9]
    SLICE_X48Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[9]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X48Y80         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[9]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.208ns (52.145%)  route 1.109ns (47.855%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 f  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/Q
                         net (fo=32, routed)          1.109     2.294    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[7]
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.234     2.528 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762[7]_i_2/O
                         net (fo=1, routed)           0.000     2.528    bd_0_i/hls_inst/inst/addr_right_13_reg_1762[7]_i_2_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.842 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.842    bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[7]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.104 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.104    bd_0_i/hls_inst/inst/addr_right_13_fu_832_p212_out[11]
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.350ns (59.384%)  route 0.923ns (40.616%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 f  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/Q
                         net (fo=32, routed)          0.923     2.108    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[5]
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.235     2.343 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756[7]_i_4/O
                         net (fo=1, routed)           0.000     2.343    bd_0_i/hls_inst/inst/addr_right_12_reg_1756[7]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.800 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.800    bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[7]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.060 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.060    bd_0_i/hls_inst/inst/addr_right_12_fu_824_p213_out[11]
    SLICE_X48Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X48Y80         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.203ns (52.042%)  route 1.109ns (47.958%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 f  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/Q
                         net (fo=32, routed)          1.109     2.294    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[7]
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.234     2.528 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762[7]_i_2/O
                         net (fo=1, routed)           0.000     2.528    bd_0_i/hls_inst/inst/addr_right_13_reg_1762[7]_i_2_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.842 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.842    bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[7]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.099 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.099    bd_0_i/hls_inst/inst/addr_right_13_fu_832_p212_out[9]
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[9]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[9]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 1.270ns (56.086%)  route 0.994ns (43.914%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          0.994     2.179    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.232     2.411 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5/O
                         net (fo=1, routed)           0.000     2.411    bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.851 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.851    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.051 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.051    bd_0_i/hls_inst/inst/addr_right_4_fu_760_p26_out[10]
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[10]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[10]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.252ns (54.684%)  route 1.037ns (45.316%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          1.037     2.222    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.232     2.454 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.877 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.877    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.076 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.076    bd_0_i/hls_inst/inst/addr_right_6_fu_776_p24_out[10]
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[10]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[10]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  0.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[3]/Q
                         net (fo=1, routed)           0.055     0.587    bd_0_i/hls_inst/inst/rate_left_11_reg_1634[3]
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[3]/C
                         clock pessimism              0.000     0.411    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.078     0.489    bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[2]/Q
                         net (fo=1, routed)           0.055     0.587    bd_0_i/hls_inst/inst/rate_left_11_reg_1634[2]
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[2]/C
                         clock pessimism              0.000     0.411    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.076     0.487    bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[0]/Q
                         net (fo=1, routed)           0.055     0.587    bd_0_i/hls_inst/inst/rate_left_11_reg_1634[0]
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[0]/C
                         clock pessimism              0.000     0.411    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.075     0.486    bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y84         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[4]/Q
                         net (fo=1, routed)           0.055     0.587    bd_0_i/hls_inst/inst/rate_left_11_reg_1634[4]
    SLICE_X33Y84         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y84         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[4]/C
                         clock pessimism              0.000     0.411    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.075     0.486    bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/rate_left_12_reg_1645_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/rate_left_12_reg_1645_pp0_iter10_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y77         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_12_reg_1645_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/rate_left_12_reg_1645_reg[4]/Q
                         net (fo=1, routed)           0.055     0.587    bd_0_i/hls_inst/inst/rate_left_12_reg_1645[4]
    SLICE_X47Y77         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_12_reg_1645_pp0_iter10_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y77         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_12_reg_1645_pp0_iter10_reg_reg[4]/C
                         clock pessimism              0.000     0.411    
    SLICE_X47Y77         FDRE (Hold_fdre_C_D)         0.075     0.486    bd_0_i/hls_inst/inst/rate_left_12_reg_1645_pp0_iter10_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/rate_left_3_reg_1546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/rate_left_3_reg_1546_pp0_iter10_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y79         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_3_reg_1546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/rate_left_3_reg_1546_reg[0]/Q
                         net (fo=1, routed)           0.055     0.587    bd_0_i/hls_inst/inst/rate_left_3_reg_1546[0]
    SLICE_X33Y79         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_3_reg_1546_pp0_iter10_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y79         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_3_reg_1546_pp0_iter10_reg_reg[0]/C
                         clock pessimism              0.000     0.411    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.075     0.486    bd_0_i/hls_inst/inst/rate_left_3_reg_1546_pp0_iter10_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_reg[1]/Q
                         net (fo=1, routed)           0.055     0.587    bd_0_i/hls_inst/inst/rate_left_11_reg_1634[1]
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[1]/C
                         clock pessimism              0.000     0.411    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.071     0.482    bd_0_i/hls_inst/inst/rate_left_11_reg_1634_pp0_iter10_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter8_reg_reg[7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.329%)  route 0.170ns (54.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/now_read_reg_1193_reg[7]/Q
                         net (fo=1, routed)           0.170     0.701    bd_0_i/hls_inst/inst/now_read_reg_1193_reg_n_0_[7]
    SLICE_X34Y81         SRL16E                                       r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter8_reg_reg[7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         SRL16E                                       r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter8_reg_reg[7]_srl8/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X34Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.594    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter8_reg_reg[7]_srl8
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/min07_reg_1467_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/min07_reg_1467_pp0_iter7_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y84         FDRE                                         r  bd_0_i/hls_inst/inst/min07_reg_1467_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/min07_reg_1467_reg[7]/Q
                         net (fo=3, routed)           0.067     0.598    bd_0_i/hls_inst/inst/min07_reg_1467[7]
    SLICE_X51Y84         FDRE                                         r  bd_0_i/hls_inst/inst/min07_reg_1467_pp0_iter7_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y84         FDRE                                         r  bd_0_i/hls_inst/inst/min07_reg_1467_pp0_iter7_reg_reg[7]/C
                         clock pessimism              0.000     0.411    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.078     0.489    bd_0_i/hls_inst/inst/min07_reg_1467_pp0_iter7_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_pp0_iter1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[5]/Q
                         net (fo=5, routed)           0.067     0.598    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[5]
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_pp0_iter1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_pp0_iter1_reg_reg[5]/C
                         clock pessimism              0.000     0.411    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.075     0.486    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_pp0_iter1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         2.778       1.778      SLICE_X38Y86  bd_0_i/hls_inst/inst/addr_right_10_reg_1744_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.778       1.778      SLICE_X38Y88  bd_0_i/hls_inst/inst/addr_right_10_reg_1744_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.778       1.778      SLICE_X38Y88  bd_0_i/hls_inst/inst/addr_right_10_reg_1744_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.778       1.778      SLICE_X38Y86  bd_0_i/hls_inst/inst/addr_right_10_reg_1744_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.778       1.778      SLICE_X38Y86  bd_0_i/hls_inst/inst/addr_right_10_reg_1744_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.778       1.778      SLICE_X38Y86  bd_0_i/hls_inst/inst/addr_right_10_reg_1744_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.778       1.778      SLICE_X38Y87  bd_0_i/hls_inst/inst/addr_right_10_reg_1744_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.778       1.778      SLICE_X38Y87  bd_0_i/hls_inst/inst/addr_right_10_reg_1744_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.778       1.778      SLICE_X38Y87  bd_0_i/hls_inst/inst/addr_right_10_reg_1744_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.778       1.778      SLICE_X38Y87  bd_0_i/hls_inst/inst/addr_right_10_reg_1744_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X38Y79  bd_0_i/hls_inst/inst/addr_signed_15_reg_1318_pp0_iter7_reg_reg[8]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X38Y79  bd_0_i/hls_inst/inst/addr_signed_15_reg_1318_pp0_iter7_reg_reg[8]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[2]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[2]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[3]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X38Y79  bd_0_i/hls_inst/inst/addr_signed_15_reg_1318_pp0_iter7_reg_reg[8]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X38Y79  bd_0_i/hls_inst/inst/addr_signed_15_reg_1318_pp0_iter7_reg_reg[8]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[2]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[2]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[3]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[4]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         1.389       0.535      SLICE_X46Y83  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_pp0_iter7_reg_reg[4]_srl6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           560 Endpoints
Min Delay           560 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            addrs_left[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.886ns  (logic 1.285ns (44.522%)  route 1.601ns (55.478%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y87         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/Q
                         net (fo=2, routed)           0.814     1.980    bd_0_i/hls_inst/inst/addrs_right[26]
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.105     2.085 r  bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.085    bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_i_3_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.529 r  bd_0_i/hls_inst/inst/addrs_left[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.529    bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.629 r  bd_0_i/hls_inst/inst/addrs_left[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/addrs_left[29]_INST_0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.886 r  bd_0_i/hls_inst/inst/addrs_left[33]_INST_0/O[1]
                         net (fo=0)                   0.787     3.673    addrs_left[34]
                                                                      r  addrs_left[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/addr_right_reg_1684_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            addrs_left[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.862ns  (logic 1.179ns (41.189%)  route 1.683ns (58.811%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y86         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_reg_1684_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/addr_right_reg_1684_reg[3]/Q
                         net (fo=2, routed)           0.896     2.062    bd_0_i/hls_inst/inst/addrs_right[3]
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.105     2.167 r  bd_0_i/hls_inst/inst/addrs_left[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.167    bd_0_i/hls_inst/inst/addrs_left[1]_INST_0_i_2_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.499 r  bd_0_i/hls_inst/inst/addrs_left[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.499    bd_0_i/hls_inst/inst/addrs_left[1]_INST_0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.597 r  bd_0_i/hls_inst/inst/addrs_left[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.597    bd_0_i/hls_inst/inst/addrs_left[5]_INST_0_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.862 r  bd_0_i/hls_inst/inst/addrs_left[9]_INST_0/O[1]
                         net (fo=0)                   0.787     3.649    addrs_left[10]
                                                                      r  addrs_left[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/addr_right_9_reg_1738_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            addrs_left[118]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.838ns  (logic 1.358ns (47.855%)  route 1.480ns (52.145%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y87         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_9_reg_1738_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/addr_right_9_reg_1738_reg[2]/Q
                         net (fo=2, routed)           0.693     1.913    bd_0_i/hls_inst/inst/addrs_right[110]
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.105     2.018 r  bd_0_i/hls_inst/inst/addrs_left[109]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.018    bd_0_i/hls_inst/inst/addrs_left[109]_INST_0_i_3_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.475 r  bd_0_i/hls_inst/inst/addrs_left[109]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.475    bd_0_i/hls_inst/inst/addrs_left[109]_INST_0_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.573 r  bd_0_i/hls_inst/inst/addrs_left[113]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.573    bd_0_i/hls_inst/inst/addrs_left[113]_INST_0_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.838 r  bd_0_i/hls_inst/inst/addrs_left[117]_INST_0/O[1]
                         net (fo=0)                   0.787     3.625    addrs_left[118]
                                                                      r  addrs_left[118] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            addrs_left[82]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.835ns  (logic 1.243ns (43.846%)  route 1.592ns (56.154%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y84         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[5]/Q
                         net (fo=2, routed)           0.805     2.025    bd_0_i/hls_inst/inst/addrs_right[77]
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.105     2.130 r  bd_0_i/hls_inst/inst/addrs_left[77]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.130    bd_0_i/hls_inst/inst/addrs_left[77]_INST_0_i_4_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.570 r  bd_0_i/hls_inst/inst/addrs_left[77]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.570    bd_0_i/hls_inst/inst/addrs_left[77]_INST_0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.835 r  bd_0_i/hls_inst/inst/addrs_left[81]_INST_0/O[1]
                         net (fo=0)                   0.787     3.622    addrs_left[82]
                                                                      r  addrs_left[82] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            addrs_left[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.828ns  (logic 1.227ns (43.384%)  route 1.601ns (56.616%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y87         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/Q
                         net (fo=2, routed)           0.814     1.980    bd_0_i/hls_inst/inst/addrs_right[26]
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.105     2.085 r  bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.085    bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_i_3_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.529 r  bd_0_i/hls_inst/inst/addrs_left[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.529    bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.629 r  bd_0_i/hls_inst/inst/addrs_left[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/addrs_left[29]_INST_0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.828 r  bd_0_i/hls_inst/inst/addrs_left[33]_INST_0/O[2]
                         net (fo=0)                   0.787     3.615    addrs_left[35]
                                                                      r  addrs_left[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            addrs_left[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.807ns  (logic 1.206ns (42.961%)  route 1.601ns (57.039%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y87         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/Q
                         net (fo=2, routed)           0.814     1.980    bd_0_i/hls_inst/inst/addrs_right[26]
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.105     2.085 r  bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.085    bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_i_3_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.529 r  bd_0_i/hls_inst/inst/addrs_left[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.529    bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.629 r  bd_0_i/hls_inst/inst/addrs_left[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/addrs_left[29]_INST_0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.807 r  bd_0_i/hls_inst/inst/addrs_left[33]_INST_0/O[0]
                         net (fo=0)                   0.787     3.594    addrs_left[33]
                                                                      r  addrs_left[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/addr_right_reg_1684_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            addrs_left[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.797ns  (logic 1.114ns (39.822%)  route 1.683ns (60.178%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y86         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_reg_1684_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/addr_right_reg_1684_reg[3]/Q
                         net (fo=2, routed)           0.896     2.062    bd_0_i/hls_inst/inst/addrs_right[3]
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.105     2.167 r  bd_0_i/hls_inst/inst/addrs_left[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.167    bd_0_i/hls_inst/inst/addrs_left[1]_INST_0_i_2_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.499 r  bd_0_i/hls_inst/inst/addrs_left[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.499    bd_0_i/hls_inst/inst/addrs_left[1]_INST_0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.597 r  bd_0_i/hls_inst/inst/addrs_left[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.597    bd_0_i/hls_inst/inst/addrs_left[5]_INST_0_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.797 r  bd_0_i/hls_inst/inst/addrs_left[9]_INST_0/O[2]
                         net (fo=0)                   0.787     3.584    addrs_left[11]
                                                                      r  addrs_left[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            addrs_left[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.791ns  (logic 1.190ns (42.634%)  route 1.601ns (57.366%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y87         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/Q
                         net (fo=2, routed)           0.814     1.980    bd_0_i/hls_inst/inst/addrs_right[26]
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.105     2.085 r  bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.085    bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_i_3_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.529 r  bd_0_i/hls_inst/inst/addrs_left[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.529    bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     2.791 r  bd_0_i/hls_inst/inst/addrs_left[29]_INST_0/O[3]
                         net (fo=0)                   0.787     3.578    addrs_left[32]
                                                                      r  addrs_left[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            addrs_left[154]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.786ns  (logic 1.304ns (46.797%)  route 1.482ns (53.203%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y78         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[2]/Q
                         net (fo=2, routed)           0.695     1.861    bd_0_i/hls_inst/inst/addrs_right[146]
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.105     1.966 r  bd_0_i/hls_inst/inst/addrs_left[145]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.966    bd_0_i/hls_inst/inst/addrs_left[145]_INST_0_i_3_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.423 r  bd_0_i/hls_inst/inst/addrs_left[145]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.423    bd_0_i/hls_inst/inst/addrs_left[145]_INST_0_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.521 r  bd_0_i/hls_inst/inst/addrs_left[149]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.521    bd_0_i/hls_inst/inst/addrs_left[149]_INST_0_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.786 r  bd_0_i/hls_inst/inst/addrs_left[153]_INST_0/O[1]
                         net (fo=0)                   0.787     3.573    addrs_left[154]
                                                                      r  addrs_left[154] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            addrs_left[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.786ns  (logic 1.185ns (42.531%)  route 1.601ns (57.469%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y87         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/addr_right_2_reg_1696_reg[2]/Q
                         net (fo=2, routed)           0.814     1.980    bd_0_i/hls_inst/inst/addrs_right[26]
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.105     2.085 r  bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.085    bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_i_3_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.529 r  bd_0_i/hls_inst/inst/addrs_left[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.529    bd_0_i/hls_inst/inst/addrs_left[25]_INST_0_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.786 r  bd_0_i/hls_inst/inst/addrs_left[29]_INST_0/O[1]
                         net (fo=0)                   0.787     3.573    addrs_left[30]
                                                                      r  addrs_left[30] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rate_left_3_reg_1546_pp0_iter10_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            rates_left[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y79         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_3_reg_1546_pp0_iter10_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/rate_left_3_reg_1546_pp0_iter10_reg_reg[0]/Q
                         net (fo=5, unset)            0.390     0.909    rates_left[15]
                                                                      r  rates_left[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rate_left_4_reg_1557_pp0_iter10_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            rates_left[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_4_reg_1557_pp0_iter10_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/rate_left_4_reg_1557_pp0_iter10_reg_reg[1]/Q
                         net (fo=5, unset)            0.390     0.909    rates_left[21]
                                                                      r  rates_left[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rate_left_4_reg_1557_pp0_iter10_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            rates_left[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_4_reg_1557_pp0_iter10_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/rate_left_4_reg_1557_pp0_iter10_reg_reg[2]/Q
                         net (fo=4, unset)            0.390     0.909    rates_left[22]
                                                                      r  rates_left[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rate_left_4_reg_1557_pp0_iter10_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            rates_left[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y76         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_4_reg_1557_pp0_iter10_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/rate_left_4_reg_1557_pp0_iter10_reg_reg[3]/Q
                         net (fo=3, unset)            0.390     0.909    rates_left[23]
                                                                      r  rates_left[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rate_left_6_reg_1579_pp0_iter10_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            rates_left[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y79         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_6_reg_1579_pp0_iter10_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/rate_left_6_reg_1579_pp0_iter10_reg_reg[3]/Q
                         net (fo=3, unset)            0.390     0.909    rates_left[33]
                                                                      r  rates_left[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rate_left_8_reg_1601_pp0_iter10_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            rates_left[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_8_reg_1601_pp0_iter10_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/rate_left_8_reg_1601_pp0_iter10_reg_reg[3]/Q
                         net (fo=3, unset)            0.390     0.909    rates_left[43]
                                                                      r  rates_left[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            rates_left[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[0]/Q
                         net (fo=5, unset)            0.390     0.909    rates_left[45]
                                                                      r  rates_left[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            rates_left[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[1]/Q
                         net (fo=5, unset)            0.390     0.909    rates_left[46]
                                                                      r  rates_left[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            rates_left[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[2]/Q
                         net (fo=4, unset)            0.390     0.909    rates_left[47]
                                                                      r  rates_left[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            rates_left[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y83         FDRE                                         r  bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/rate_left_9_reg_1612_pp0_iter10_reg_reg[3]/Q
                         net (fo=3, unset)            0.390     0.909    rates_left[48]
                                                                      r  rates_left[48] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addrs_signed[35]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 0.231ns (13.363%)  route 1.498ns (86.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  addrs_signed[35] (IN)
                         net (fo=2, unset)            0.787     0.787    bd_0_i/hls_inst/inst/addrs_signed[35]
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[6]_i_2/O
                         net (fo=4, routed)           0.711     1.603    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[6]_i_2_n_0
    SLICE_X46Y73         LUT5 (Prop_lut5_I2_O)        0.126     1.729 r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[9]_i_1/O
                         net (fo=1, routed)           0.000     1.729    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[9]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[9]/C

Slack:                    inf
  Source:                 addrs_signed[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_7_reg_1262_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.713ns  (logic 0.229ns (13.367%)  route 1.484ns (86.633%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  addrs_signed[5] (IN)
                         net (fo=2, unset)            0.787     0.787    bd_0_i/hls_inst/inst/addrs_signed[5]
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[6]_i_2/O
                         net (fo=4, routed)           0.697     1.589    bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[6]_i_2_n_0
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.124     1.713 r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[8]_i_1/O
                         net (fo=1, routed)           0.000     1.713    bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[8]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y72         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262_reg[8]/C

Slack:                    inf
  Source:                 addrs_signed[35]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.708ns  (logic 0.210ns (12.298%)  route 1.498ns (87.702%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  addrs_signed[35] (IN)
                         net (fo=2, unset)            0.787     0.787    bd_0_i/hls_inst/inst/addrs_signed[35]
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[6]_i_2/O
                         net (fo=4, routed)           0.711     1.603    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[6]_i_2_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I1_O)        0.105     1.708 r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[8]_i_1/O
                         net (fo=1, routed)           0.000     1.708    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[8]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[8]/C

Slack:                    inf
  Source:                 addrs_signed[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.706ns  (logic 0.229ns (13.425%)  route 1.477ns (86.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  addrs_signed[15] (IN)
                         net (fo=2, unset)            0.787     0.787    bd_0_i/hls_inst/inst/addrs_signed[15]
    SLICE_X38Y73         LUT6 (Prop_lut6_I5_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255[6]_i_2/O
                         net (fo=4, routed)           0.690     1.582    bd_0_i/hls_inst/inst/addr_signed_6_reg_1255[6]_i_2_n_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I2_O)        0.124     1.706 r  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255[9]_i_1/O
                         net (fo=1, routed)           0.000     1.706    bd_0_i/hls_inst/inst/addr_signed_6_reg_1255[9]_i_1_n_0
    SLICE_X39Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[9]/C

Slack:                    inf
  Source:                 addrs_signed[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_7_reg_1262_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.705ns  (logic 0.220ns (12.900%)  route 1.485ns (87.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  addrs_signed[5] (IN)
                         net (fo=2, unset)            0.787     0.787    bd_0_i/hls_inst/inst/addrs_signed[5]
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[6]_i_2/O
                         net (fo=4, routed)           0.698     1.590    bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[6]_i_2_n_0
    SLICE_X40Y72         LUT3 (Prop_lut3_I1_O)        0.115     1.705 r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[7]_i_1/O
                         net (fo=1, routed)           0.000     1.705    bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[7]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y72         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262_reg[7]/C

Slack:                    inf
  Source:                 addrs_signed[35]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.705ns  (logic 0.220ns (12.905%)  route 1.485ns (87.095%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  addrs_signed[35] (IN)
                         net (fo=2, unset)            0.787     0.787    bd_0_i/hls_inst/inst/addrs_signed[35]
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[6]_i_2/O
                         net (fo=4, routed)           0.698     1.590    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[6]_i_2_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.115     1.705 r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[7]_i_1/O
                         net (fo=1, routed)           0.000     1.705    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[7]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[7]/C

Slack:                    inf
  Source:                 addrs_signed[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_7_reg_1262_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.695ns  (logic 0.210ns (12.386%)  route 1.485ns (87.614%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  addrs_signed[5] (IN)
                         net (fo=2, unset)            0.787     0.787    bd_0_i/hls_inst/inst/addrs_signed[5]
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[6]_i_2/O
                         net (fo=4, routed)           0.698     1.590    bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[6]_i_2_n_0
    SLICE_X40Y72         LUT2 (Prop_lut2_I0_O)        0.105     1.695 r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[6]_i_1/O
                         net (fo=1, routed)           0.000     1.695    bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[6]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y72         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262_reg[6]/C

Slack:                    inf
  Source:                 addrs_signed[35]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.695ns  (logic 0.210ns (12.391%)  route 1.485ns (87.609%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  addrs_signed[35] (IN)
                         net (fo=2, unset)            0.787     0.787    bd_0_i/hls_inst/inst/addrs_signed[35]
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[6]_i_2/O
                         net (fo=4, routed)           0.698     1.590    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[6]_i_2_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.105     1.695 r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[6]_i_1/O
                         net (fo=1, routed)           0.000     1.695    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[6]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[6]/C

Slack:                    inf
  Source:                 addrs_signed[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_15_reg_1318_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.694ns  (logic 0.210ns (12.396%)  route 1.484ns (87.604%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  addrs_signed[5] (IN)
                         net (fo=2, unset)            0.787     0.787    bd_0_i/hls_inst/inst/addrs_signed[5]
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[6]_i_2/O
                         net (fo=4, routed)           0.697     1.589    bd_0_i/hls_inst/inst/addr_signed_7_reg_1262[6]_i_2_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.105     1.694 r  bd_0_i/hls_inst/inst/addr_signed_15_reg_1318[8]_i_1/O
                         net (fo=1, routed)           0.000     1.694    bd_0_i/hls_inst/inst/addr_signed_15_reg_1318[8]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_15_reg_1318_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y72         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_15_reg_1318_reg[8]/C

Slack:                    inf
  Source:                 addrs_signed[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.687ns  (logic 0.210ns (12.450%)  route 1.477ns (87.550%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  addrs_signed[15] (IN)
                         net (fo=2, unset)            0.787     0.787    bd_0_i/hls_inst/inst/addrs_signed[15]
    SLICE_X38Y73         LUT6 (Prop_lut6_I5_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255[6]_i_2/O
                         net (fo=4, routed)           0.690     1.582    bd_0_i/hls_inst/inst/addr_signed_6_reg_1255[6]_i_2_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I1_O)        0.105     1.687 r  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255[8]_i_1/O
                         net (fo=1, routed)           0.000     1.687    bd_0_i/hls_inst/inst/addr_signed_6_reg_1255[8]_i_1_n_0
    SLICE_X39Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y73         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addrs_signed[21]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  addrs_signed[21] (IN)
                         net (fo=6, unset)            0.390     0.390    bd_0_i/hls_inst/inst/addrs_signed[21]
    SLICE_X40Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[1]/C

Slack:                    inf
  Source:                 addrs_signed[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  addrs_signed[22] (IN)
                         net (fo=5, unset)            0.390     0.390    bd_0_i/hls_inst/inst/addrs_signed[22]
    SLICE_X41Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[2]/C

Slack:                    inf
  Source:                 addrs_signed[23]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  addrs_signed[23] (IN)
                         net (fo=4, unset)            0.390     0.390    bd_0_i/hls_inst/inst/addrs_signed[23]
    SLICE_X42Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[3]/C

Slack:                    inf
  Source:                 addrs_signed[24]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  addrs_signed[24] (IN)
                         net (fo=3, unset)            0.390     0.390    bd_0_i/hls_inst/inst/addrs_signed[24]
    SLICE_X40Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[4]/C

Slack:                    inf
  Source:                 addrs_signed[25]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  addrs_signed[25] (IN)
                         net (fo=2, unset)            0.390     0.390    bd_0_i/hls_inst/inst/addrs_signed[25]
    SLICE_X40Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[5]/C

Slack:                    inf
  Source:                 addrs_signed[26]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  addrs_signed[26] (IN)
                         net (fo=4, unset)            0.390     0.390    bd_0_i/hls_inst/inst/addrs_signed[26]
    SLICE_X40Y84         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y84         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[6]/C

Slack:                    inf
  Source:                 addrs_signed[27]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  addrs_signed[27] (IN)
                         net (fo=3, unset)            0.390     0.390    bd_0_i/hls_inst/inst/addrs_signed[27]
    SLICE_X40Y83         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y83         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[7]/C

Slack:                    inf
  Source:                 addrs_signed[28]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  addrs_signed[28] (IN)
                         net (fo=2, unset)            0.390     0.390    bd_0_i/hls_inst/inst/addrs_signed[28]
    SLICE_X41Y86         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y86         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[8]/C

Slack:                    inf
  Source:                 addrs_signed[29]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  addrs_signed[29] (IN)
                         net (fo=1, unset)            0.390     0.390    bd_0_i/hls_inst/inst/addrs_signed[29]
    SLICE_X40Y86         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y86         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_1_reg_1220_reg[9]/C

Slack:                    inf
  Source:                 addrs_signed[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addr_signed_2_reg_1227_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  addrs_signed[11] (IN)
                         net (fo=6, unset)            0.390     0.390    bd_0_i/hls_inst/inst/addrs_signed[11]
    SLICE_X35Y90         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_2_reg_1227_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y90         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_2_reg_1227_reg[1]/C





