INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:126]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:45]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:50]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
