<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:01.985992</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0xc16870: i16 = rotl 0x14cc138, 0x14cc340
  0x14cc138: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0xa627b8, 0xc166d0, undef:i64
    0xc166d0: i64 = add 0x14cc680, 0xc16668
      0x14cc680: i64 = bitcast 0x14cc478
        0x14cc478: v2i32 = BUILD_VECTOR 0x14cc270, 0x14cc410
          0x14cc270: i32 = extract_vector_elt 0xc169a8, Constant:i32&lt;2&gt;
            0xc169a8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0xa627b8, 0x14cc618, undef:i64
              0x14cc618: i64 = AssertAlign 0x14cc9c0
                0x14cc9c0: i64,ch = CopyFromReg 0xa627b8, Register:i64 %3
                  0xc16188: i64 = Register %3
              0x14cc068: i64 = undef
            0x14cc888: i32 = Constant&lt;2&gt;
          0x14cc410: i32 = extract_vector_elt 0xc169a8, Constant:i32&lt;3&gt;
            0xc169a8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0xa627b8, 0x14cc618, undef:i64
              0x14cc618: i64 = AssertAlign 0x14cc9c0
                0x14cc9c0: i64,ch = CopyFromReg 0xa627b8, Register:i64 %3
                  0xc16188: i64 = Register %3
              0x14cc068: i64 = undef
            0x14cc3a8: i32 = Constant&lt;3&gt;
      0xc16668: i64 = shl 0x14cc000, Constant:i32&lt;1&gt;
        0x14cc000: i64,i1 = MAD_U64_U32 0x14ccd00, 0x14cc4e0, 0xc16530
          0x14ccd00: i32 = and 0x14ccc30, Constant:i32&lt;65535&gt;
            0x14ccc30: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0xa627b8, 0x14ccbc8, undef:i64
              0x14ccbc8: i64 = add nuw 0x14ccaf8, Constant:i64&lt;4&gt;
                0x14ccaf8: i64 = AssertAlign 0xc16b48
                  0xc16b48: i64,ch = CopyFromReg 0xa627b8, Register:i64 %2

                0x14ccb60: i64 = Constant&lt;4&gt;
              0x14cc068: i64 = undef
            0x14ccc98: i32 = Constant&lt;65535&gt;
          0x14cc4e0: i32,ch = CopyFromReg 0xa627b8, Register:i32 %4
            0xc162c0: i32 = Register %4
          0xc16530: i64 = add nuw nsw 0x14cc208, 0xc164c8
            0x14cc208: i64 = zero_extend 0xc16808
              0xc16808: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0xa627b8, 0x14cce38, undef:i64
                0x14cce38: i64 = add 0xc16050, Constant:i64&lt;28&gt;
                  0xc16050: i64 = AssertAlign 0x14cc9c0

                  0xc16ae0: i64 = Constant&lt;28&gt;
                0x14cc068: i64 = undef
            0xc164c8: i64 = zero_extend 0xc16258
              0xc16258: i32 = AssertZext 0x14cc958, ValueType:ch:i10
                0x14cc958: i32,ch = CopyFromReg 0xa627b8, Register:i32 %0
                  0xc16390: i32 = Register %0
        0x14cc7b8: i32 = Constant&lt;1&gt;
    0x14cc068: i64 = undef
  0x14cc340: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0xa627b8, 0xc167a0, undef:i64
    0xc167a0: i64 = add 0x14cc1a0, 0xc16668
      0x14cc1a0: i64 = bitcast 0x14cc8f0
        0x14cc8f0: v2i32 = BUILD_VECTOR 0xc160b8, 0x14cc820
          0xc160b8: i32 = extract_vector_elt 0x14cc0d0, Constant:i32&lt;0&gt;
            0x14cc0d0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0xa627b8, 0x14cbf98, undef:i64
              0x14cbf98: i64 = add nuw 0x14cc618, Constant:i64&lt;16&gt;
                0x14cc618: i64 = AssertAlign 0x14cc9c0
                  0x14cc9c0: i64,ch = CopyFromReg 0xa627b8, Register:i64 %3

                0x14cbf30: i64 = Constant&lt;16&gt;
              0x14cc068: i64 = undef
            0x14cc6e8: i32 = Constant&lt;0&gt;
          0x14cc820: i32 = extract_vector_elt 0x14cc0d0, Constant:i32&lt;1&gt;
            0x14cc0d0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0xa627b8, 0x14cbf98, undef:i64
              0x14cbf98: i64 = add nuw 0x14cc618, Constant:i64&lt;16&gt;
                0x14cc618: i64 = AssertAlign 0x14cc9c0
                  0x14cc9c0: i64,ch = CopyFromReg 0xa627b8, Register:i64 %3

                0x14cbf30: i64 = Constant&lt;16&gt;
              0x14cc068: i64 = undef
            0x14cc7b8: i32 = Constant&lt;1&gt;
      0xc16668: i64 = shl 0x14cc000, Constant:i32&lt;1&gt;
        0x14cc000: i64,i1 = MAD_U64_U32 0x14ccd00, 0x14cc4e0, 0xc16530
          0x14ccd00: i32 = and 0x14ccc30, Constant:i32&lt;65535&gt;
            0x14ccc30: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0xa627b8, 0x14ccbc8, undef:i64
              0x14ccbc8: i64 = add nuw 0x14ccaf8, Constant:i64&lt;4&gt;
                0x14ccaf8: i64 = AssertAlign 0xc16b48
                  0xc16b48: i64,ch = CopyFromReg 0xa627b8, Register:i64 %2

                0x14ccb60: i64 = Constant&lt;4&gt;
              0x14cc068: i64 = undef
            0x14ccc98: i32 = Constant&lt;65535&gt;
          0x14cc4e0: i32,ch = CopyFromReg 0xa627b8, Register:i32 %4
            0xc162c0: i32 = Register %4
          0xc16530: i64 = add nuw nsw 0x14cc208, 0xc164c8
            0x14cc208: i64 = zero_extend 0xc16808
              0xc16808: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0xa627b8, 0x14cce38, undef:i64
                0x14cce38: i64 = add 0xc16050, Constant:i64&lt;28&gt;
                  0xc16050: i64 = AssertAlign 0x14cc9c0

                  0xc16ae0: i64 = Constant&lt;28&gt;
                0x14cc068: i64 = undef
            0xc164c8: i64 = zero_extend 0xc16258
              0xc16258: i32 = AssertZext 0x14cc958, ValueType:ch:i10
                0x14cc958: i32,ch = CopyFromReg 0xa627b8, Register:i32 %0
                  0xc16390: i32 = Register %0
        0x14cc7b8: i32 = Constant&lt;1&gt;
    0x14cc068: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
