#
# Copyright (c) 2012-2013 Jonathan Woodruff
# Copyright (c) 2013 Colin Rothwell
# Copyright (c) 2013 Bjoern A. Zeeb
# Copyright (c) 2014 A. Theodore Markettos
# Copyright (c) 2014 Robert M. Norton
# All rights reserved.
#
# This software was developed by SRI International and the University of
# Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-10-C-0237
# ("CTSRD"), as part of the DARPA CRASH research programme.
#
# @BERI_LICENSE_HEADER_START@
#
# Licensed to BERI Open Systems C.I.C. (BERI) under one or more contributor
# license agreements.  See the NOTICE file distributed with this work for
# additional information regarding copyright ownership.  BERI licenses this
# file to you under the BERI Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License.  You may obtain a copy of the License at:
#
#   http://www.beri-open-systems.org/legal/license-1-0.txt
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied.  See the License for the
# specific language governing permissions and limitations under the License.
#
# @BERI_LICENSE_HEADER_END@
#

set_global_assignment -name FAMILY "Stratix IV"
set_global_assignment -name DEVICE EP4SGX230KF40C2
set_global_assignment -name TOP_LEVEL_ENTITY DE4_BERI
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:20:12  NOVEMBER 26, 2012"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name AUTO_RAM_BLOCK_BALANCING OFF
set_location_assignment PIN_AF6 -to GPIO0_D[0]
set_location_assignment PIN_AU9 -to GPIO0_D[1]
set_location_assignment PIN_AT5 -to GPIO0_D[10]
set_location_assignment PIN_AT8 -to GPIO0_D[11]
set_location_assignment PIN_AP5 -to GPIO0_D[12]
set_location_assignment PIN_AP7 -to GPIO0_D[13]
set_location_assignment PIN_AN5 -to GPIO0_D[14]
set_location_assignment PIN_AN10 -to GPIO0_D[15]
set_location_assignment PIN_AM5 -to GPIO0_D[16]
set_location_assignment PIN_AM10 -to GPIO0_D[17]
set_location_assignment PIN_AL10 -to GPIO0_D[18]
set_location_assignment PIN_AM8 -to GPIO0_D[19]
set_location_assignment PIN_AE5 -to GPIO0_D[2]
set_location_assignment PIN_AL8 -to GPIO0_D[20]
set_location_assignment PIN_AK8 -to GPIO0_D[21]
set_location_assignment PIN_AJ11 -to GPIO0_D[22]
set_location_assignment PIN_AK7 -to GPIO0_D[23]
set_location_assignment PIN_AJ5 -to GPIO0_D[24]
set_location_assignment PIN_AH12 -to GPIO0_D[25]
set_location_assignment PIN_AG10 -to GPIO0_D[26]
set_location_assignment PIN_AG13 -to GPIO0_D[27]
set_location_assignment PIN_AG9 -to GPIO0_D[28]
set_location_assignment PIN_AF11 -to GPIO0_D[29]
set_location_assignment PIN_AR8 -to GPIO0_D[3]
set_location_assignment PIN_AT9 -to GPIO0_D[30]
set_location_assignment PIN_AF10 -to GPIO0_D[31]
set_location_assignment PIN_AD10 -to GPIO0_D[32]
set_location_assignment PIN_AD9 -to GPIO0_D[33]
set_location_assignment PIN_AD12 -to GPIO0_D[34]
set_location_assignment PIN_AD13 -to GPIO0_D[35]
set_location_assignment PIN_AN9 -to GPIO0_D[4]
set_location_assignment PIN_AP9 -to GPIO0_D[5]
set_location_assignment PIN_AV5 -to GPIO0_D[6]
set_location_assignment PIN_AW6 -to GPIO0_D[7]
set_location_assignment PIN_AV7 -to GPIO0_D[8]
set_location_assignment PIN_AW7 -to GPIO0_D[9]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[0]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[1]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[10]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[11]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[12]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[13]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[14]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[15]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[16]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[17]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[18]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[19]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[2]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[20]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[21]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[22]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[23]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[24]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[25]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[26]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[27]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[28]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[29]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[3]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[30]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[31]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[32]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[33]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[34]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[35]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[4]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[5]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[6]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[7]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[8]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to GPIO0_D[9]
set_location_assignment PIN_AC35 -to OSC_50_Bank2
set_instance_assignment -name IO_STANDARD "2.5 V" -to OSC_50_Bank2
set_location_assignment PIN_AV22 -to OSC_50_Bank3
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_Bank3
set_location_assignment PIN_AV19 -to OSC_50_Bank4
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_Bank4
set_location_assignment PIN_AC6 -to OSC_50_Bank5
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to OSC_50_Bank5
set_location_assignment PIN_AB6 -to OSC_50_Bank6
set_instance_assignment -name IO_STANDARD "2.5 V" -to OSC_50_Bank6
set_location_assignment PIN_A19 -to OSC_50_Bank7
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_Bank7
set_location_assignment PIN_AH19 -to GCLKOUT_FPGA
set_instance_assignment -name IO_STANDARD "1.8 V" -to GCLKOUT_FPGA
set_location_assignment PIN_A21 -to GCLKIN
set_instance_assignment -name IO_STANDARD "1.8 V" -to GCLKIN
set_location_assignment PIN_B22 -to PLL_CLKIN_p
set_instance_assignment -name IO_STANDARD LVDS -to PLL_CLKIN_p
set_location_assignment PIN_AP24 -to MAX_PLL_D[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_PLL_D[0]
set_location_assignment PIN_AN22 -to MAX_PLL_D[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_PLL_D[1]
set_location_assignment PIN_AG17 -to MAX_PLL_D[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_PLL_D[2]
set_location_assignment PIN_AV11 -to MAX_CONF_D[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_CONF_D[2]
set_location_assignment PIN_AG22 -to MAX_CONF_D[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_CONF_D[1]
set_location_assignment PIN_AW32 -to MAX_CONF_D[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_CONF_D[0]
set_location_assignment PIN_V28 -to LED[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[0]
set_location_assignment PIN_W28 -to LED[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[1]
set_location_assignment PIN_R29 -to LED[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[2]
set_location_assignment PIN_P29 -to LED[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[3]
set_location_assignment PIN_N29 -to LED[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[4]
set_location_assignment PIN_M29 -to LED[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[5]
set_location_assignment PIN_M30 -to LED[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[6]
set_location_assignment PIN_N30 -to LED[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[7]
set_location_assignment PIN_AH5 -to BUTTON[0]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to BUTTON[0]
set_location_assignment PIN_AG5 -to BUTTON[1]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to BUTTON[1]
set_location_assignment PIN_AG7 -to BUTTON[2]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to BUTTON[2]
set_location_assignment PIN_AG8 -to BUTTON[3]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to BUTTON[3]
set_location_assignment PIN_AC11 -to EXT_IO
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to EXT_IO
set_location_assignment PIN_V34 -to CPU_RESET_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to CPU_RESET_n
set_location_assignment PIN_AW34 -to M1_DDR2_dq[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[4] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AV32 -to M1_DDR2_dq[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[0] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW33 -to M1_DDR2_dq[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[5] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AV31 -to M1_DDR2_dq[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[1] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW31 -to M1_DDR2_dm[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[0] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW30 -to M1_DDR2_dqsn[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[0] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AV29 -to M1_DDR2_dqs[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[0] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW28 -to M1_DDR2_dq[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[6] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW27 -to M1_DDR2_dq[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[7] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW29 -to M1_DDR2_dq[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[2] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AV28 -to M1_DDR2_dq[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[3] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AM25 -to M1_DDR2_dq[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[12] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AN25 -to M1_DDR2_dq[13]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[13] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AP25 -to M1_DDR2_dq[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[8] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AV26 -to M1_DDR2_dq[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[9] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW26 -to M1_DDR2_dm[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[1] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU26 -to M1_DDR2_dqsn[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[1] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AP28 -to M1_DDR2_clk[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk[0] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AT26 -to M1_DDR2_dqs[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[1] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AR28 -to M1_DDR2_clk_n[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n[0] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU25 -to M1_DDR2_dq[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[10] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AR25 -to M1_DDR2_dq[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[14] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AT25 -to M1_DDR2_dq[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[11] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AN24 -to M1_DDR2_dq[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[15] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AN23 -to M1_DDR2_dq[16]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[16] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AM23 -to M1_DDR2_dq[20]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[20] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AP23 -to M1_DDR2_dq[17]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[17] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AR23 -to M1_DDR2_dq[21]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[21] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU24 -to M1_DDR2_dqsn[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[2] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AT24 -to M1_DDR2_dqs[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[2] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU23 -to M1_DDR2_dm[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[2] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AL22 -to M1_DDR2_dq[18]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[18] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AT23 -to M1_DDR2_dq[22]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[22] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AM22 -to M1_DDR2_dq[19]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[19] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AL21 -to M1_DDR2_dq[23]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[23] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AJ22 -to M1_DDR2_dq[24]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[24] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AK24 -to M1_DDR2_dq[28]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[28] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AH23 -to M1_DDR2_dq[25]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[25] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AJ23 -to M1_DDR2_dq[29]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[29] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AH22 -to M1_DDR2_dm[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[3] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AL23 -to M1_DDR2_dqsn[3]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[3] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AK23 -to M1_DDR2_dqs[3]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[3] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AF22 -to M1_DDR2_dq[26]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[26] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AF23 -to M1_DDR2_dq[30]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[30] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AE23 -to M1_DDR2_dq[27]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[27] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AE22 -to M1_DDR2_dq[31]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[31] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AT28 -to M1_DDR2_cke[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cke[0] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AK27 -to M1_DDR2_cke[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cke[1]
set_location_assignment PIN_AT29 -to M1_DDR2_addr[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[15]
set_location_assignment PIN_AP27 -to M1_DDR2_ba[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[2] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU29 -to M1_DDR2_addr[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[14]
set_location_assignment PIN_AP26 -to M1_DDR2_addr[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[12] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU28 -to M1_DDR2_addr[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[11] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AN27 -to M1_DDR2_addr[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[9] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AT27 -to M1_DDR2_addr[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[7] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AL27 -to M1_DDR2_addr[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[8] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU27 -to M1_DDR2_addr[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[6] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AK26 -to M1_DDR2_addr[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[5] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AN26 -to M1_DDR2_addr[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[4] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AM26 -to M1_DDR2_addr[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[3] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW23 -to M1_DDR2_addr[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[2] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AL25 -to M1_DDR2_addr[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[1] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AV23 -to M1_DDR2_addr[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[0] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AJ26 -to M1_DDR2_addr[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[10] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AD25 -to M1_DDR2_ba[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[1] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AH26 -to M1_DDR2_ba[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[0] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AE21 -to M1_DDR2_ras_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ras_n -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AK25 -to M1_DDR2_we_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_we_n -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AG21 -to M1_DDR2_cs_n[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cs_n[0] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AJ25 -to M1_DDR2_cas_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cas_n -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AG20 -to M1_DDR2_odt[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_odt[0] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AE25 -to M1_DDR2_cs_n[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cs_n[1]
set_location_assignment PIN_AD21 -to M1_DDR2_addr[13]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[13] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AE24 -to M1_DDR2_odt[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_odt[1]
set_location_assignment PIN_AK17 -to M1_DDR2_dq[32]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[32] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AG16 -to M1_DDR2_dq[36]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[36] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AM17 -to M1_DDR2_dq[33]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[33] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AH17 -to M1_DDR2_dq[37]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[37] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AL16 -to M1_DDR2_dqsn[4]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[4] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AL17 -to M1_DDR2_dm[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[4] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AK16 -to M1_DDR2_dqs[4]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[4] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AF17 -to M1_DDR2_dq[38]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[38] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AH16 -to M1_DDR2_dq[34]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[34] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AE17 -to M1_DDR2_dq[39]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[39] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AJ16 -to M1_DDR2_dq[35]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[35] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AN17 -to M1_DDR2_dq[44]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[44] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AR17 -to M1_DDR2_dq[40]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[40] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AP17 -to M1_DDR2_dq[45]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[45] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AN16 -to M1_DDR2_dq[41]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[41] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AR16 -to M1_DDR2_dqsn[5]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[5] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AT16 -to M1_DDR2_dm[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[5] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AP16 -to M1_DDR2_dqs[5]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[5] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU16 -to M1_DDR2_dq[42]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[42] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU15 -to M1_DDR2_dq[46]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[46] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW16 -to M1_DDR2_dq[43]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[43] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AT15 -to M1_DDR2_dq[47]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[47] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW11 -to M1_DDR2_dq[48]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[48] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW14 -to M1_DDR2_dq[52]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[52] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW12 -to M1_DDR2_dq[49]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[49] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AV14 -to M1_DDR2_dq[53]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[53] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AE20 -to M1_DDR2_clk[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk[1] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AF20 -to M1_DDR2_clk_n[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n[1] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AW13 -to M1_DDR2_dqsn[6]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[6] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AV13 -to M1_DDR2_dqs[6]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[6] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU14 -to M1_DDR2_dm[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[6] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AT14 -to M1_DDR2_dq[50]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[50] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU11 -to M1_DDR2_dq[54]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[54] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AU12 -to M1_DDR2_dq[51]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[51] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AT12 -to M1_DDR2_dq[55]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[55] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AP13 -to M1_DDR2_dq[56]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[56] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AR14 -to M1_DDR2_dq[60]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[60] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AN14 -to M1_DDR2_dq[57]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[57] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AP14 -to M1_DDR2_dq[61]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[61] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AN13 -to M1_DDR2_dm[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[7] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AT13 -to M1_DDR2_dqsn[7]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[7] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AR13 -to M1_DDR2_dqs[7]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[7] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AL15 -to M1_DDR2_dq[58]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[58] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AM14 -to M1_DDR2_dq[59]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[59] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AL14 -to M1_DDR2_dq[62]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[62] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AL13 -to M1_DDR2_dq[63]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[63] -tag __DE4_SOC_ddr2_p0
set_location_assignment PIN_AG24 -to M1_DDR2_SDA
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SDA
set_location_assignment PIN_AH24 -to M1_DDR2_SCL
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SCL
set_location_assignment PIN_AV25 -to M1_DDR2_SA[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SA[0]
set_location_assignment PIN_AW25 -to M1_DDR2_SA[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SA[1]
set_location_assignment PIN_J12 -to M2_DDR2_dq[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[4]
set_location_assignment PIN_F12 -to M2_DDR2_dq[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[0]
set_location_assignment PIN_J13 -to M2_DDR2_dq[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[5]
set_location_assignment PIN_H13 -to M2_DDR2_dq[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[1]
set_location_assignment PIN_H14 -to M2_DDR2_dm[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[0]
set_location_assignment PIN_E13 -to M2_DDR2_dqsn[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[0]
set_location_assignment PIN_F13 -to M2_DDR2_dqs[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[0]
set_location_assignment PIN_G14 -to M2_DDR2_dq[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[6]
set_location_assignment PIN_D13 -to M2_DDR2_dq[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[7]
set_location_assignment PIN_E14 -to M2_DDR2_dq[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[2]
set_location_assignment PIN_F14 -to M2_DDR2_dq[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[3]
set_location_assignment PIN_P16 -to M2_DDR2_dq[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[12]
set_location_assignment PIN_N16 -to M2_DDR2_dq[13]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[13]
set_location_assignment PIN_P17 -to M2_DDR2_dq[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[8]
set_location_assignment PIN_N17 -to M2_DDR2_dq[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[9]
set_location_assignment PIN_M17 -to M2_DDR2_dm[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[1]
set_location_assignment PIN_J16 -to M2_DDR2_dqsn[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[1]
set_location_assignment PIN_L13 -to M2_DDR2_clk[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk[0]
set_location_assignment PIN_K16 -to M2_DDR2_dqs[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[1]
set_location_assignment PIN_K13 -to M2_DDR2_clk_n[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk_n[0]
set_location_assignment PIN_L16 -to M2_DDR2_dq[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[10]
set_location_assignment PIN_J17 -to M2_DDR2_dq[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[14]
set_location_assignment PIN_K17 -to M2_DDR2_dq[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[11]
set_location_assignment PIN_H17 -to M2_DDR2_dq[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[15]
set_location_assignment PIN_B16 -to M2_DDR2_dq[16]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[16]
set_location_assignment PIN_C16 -to M2_DDR2_dq[20]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[20]
set_location_assignment PIN_A16 -to M2_DDR2_dq[17]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[17]
set_location_assignment PIN_E16 -to M2_DDR2_dq[21]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[21]
set_location_assignment PIN_C15 -to M2_DDR2_dqsn[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[2]
set_location_assignment PIN_D15 -to M2_DDR2_dqs[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[2]
set_location_assignment PIN_G15 -to M2_DDR2_dm[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[2]
set_location_assignment PIN_F15 -to M2_DDR2_dq[18]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[18]
set_location_assignment PIN_G16 -to M2_DDR2_dq[22]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[22]
set_location_assignment PIN_D16 -to M2_DDR2_dq[19]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[19]
set_location_assignment PIN_G17 -to M2_DDR2_dq[23]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[23]
set_location_assignment PIN_C17 -to M2_DDR2_dq[24]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[24]
set_location_assignment PIN_C18 -to M2_DDR2_dq[28]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[28]
set_location_assignment PIN_E17 -to M2_DDR2_dq[25]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[25]
set_location_assignment PIN_D18 -to M2_DDR2_dq[29]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[29]
set_location_assignment PIN_F17 -to M2_DDR2_dm[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[3]
set_location_assignment PIN_F18 -to M2_DDR2_dqsn[3]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[3]
set_location_assignment PIN_G18 -to M2_DDR2_dqs[3]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[3]
set_location_assignment PIN_F19 -to M2_DDR2_dq[26]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[26]
set_location_assignment PIN_F20 -to M2_DDR2_dq[30]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[30]
set_location_assignment PIN_G19 -to M2_DDR2_dq[27]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[27]
set_location_assignment PIN_G20 -to M2_DDR2_dq[31]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[31]
set_location_assignment PIN_D11 -to M2_DDR2_cke[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cke[0]
set_location_assignment PIN_K12 -to M2_DDR2_cke[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cke[1]
set_location_assignment PIN_M13 -to M2_DDR2_addr[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[15]
set_location_assignment PIN_B10 -to M2_DDR2_ba[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba[2]
set_location_assignment PIN_K14 -to M2_DDR2_addr[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[14]
set_location_assignment PIN_N15 -to M2_DDR2_addr[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[12]
set_location_assignment PIN_L14 -to M2_DDR2_addr[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[11]
set_location_assignment PIN_M14 -to M2_DDR2_addr[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[9]
set_location_assignment PIN_N13 -to M2_DDR2_addr[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[7]
set_location_assignment PIN_A10 -to M2_DDR2_addr[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[8]
set_location_assignment PIN_A11 -to M2_DDR2_addr[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[6]
set_location_assignment PIN_C11 -to M2_DDR2_addr[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[5]
set_location_assignment PIN_C13 -to M2_DDR2_addr[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[4]
set_location_assignment PIN_R14 -to M2_DDR2_addr[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[3]
set_location_assignment PIN_D14 -to M2_DDR2_addr[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[2]
set_location_assignment PIN_B11 -to M2_DDR2_addr[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[1]
set_location_assignment PIN_B14 -to M2_DDR2_addr[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[0]
set_location_assignment PIN_R18 -to M2_DDR2_addr[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[10]
set_location_assignment PIN_C14 -to M2_DDR2_ba[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba[1]
set_location_assignment PIN_C12 -to M2_DDR2_ba[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba[0]
set_location_assignment PIN_J18 -to M2_DDR2_ras_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ras_n
set_location_assignment PIN_P18 -to M2_DDR2_we_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_we_n
set_location_assignment PIN_H19 -to M2_DDR2_cs_n[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cs_n[0]
set_location_assignment PIN_A13 -to M2_DDR2_cas_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cas_n
set_location_assignment PIN_D19 -to M2_DDR2_odt[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_odt[0]
set_location_assignment PIN_B13 -to M2_DDR2_cs_n[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cs_n[1]
set_location_assignment PIN_C19 -to M2_DDR2_addr[13]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[13]
set_location_assignment PIN_A14 -to M2_DDR2_odt[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_odt[1]
set_location_assignment PIN_N22 -to M2_DDR2_dq[32]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[32]
set_location_assignment PIN_R22 -to M2_DDR2_dq[36]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[36]
set_location_assignment PIN_M23 -to M2_DDR2_dq[33]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[33]
set_location_assignment PIN_P22 -to M2_DDR2_dq[37]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[37]
set_location_assignment PIN_K23 -to M2_DDR2_dqsn[4]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[4]
set_location_assignment PIN_P23 -to M2_DDR2_dm[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[4]
set_location_assignment PIN_L23 -to M2_DDR2_dqs[4]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[4]
set_location_assignment PIN_M24 -to M2_DDR2_dq[38]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[38]
set_location_assignment PIN_K24 -to M2_DDR2_dq[34]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[34]
set_location_assignment PIN_J24 -to M2_DDR2_dq[39]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[39]
set_location_assignment PIN_J25 -to M2_DDR2_dq[35]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[35]
set_location_assignment PIN_G24 -to M2_DDR2_dq[44]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[44]
set_location_assignment PIN_G25 -to M2_DDR2_dq[40]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[40]
set_location_assignment PIN_F24 -to M2_DDR2_dq[45]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[45]
set_location_assignment PIN_C25 -to M2_DDR2_dq[41]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[41]
set_location_assignment PIN_E25 -to M2_DDR2_dqsn[5]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[5]
set_location_assignment PIN_B25 -to M2_DDR2_dm[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[5]
set_location_assignment PIN_F25 -to M2_DDR2_dqs[5]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[5]
set_location_assignment PIN_A26 -to M2_DDR2_dq[42]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[42]
set_location_assignment PIN_D25 -to M2_DDR2_dq[46]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[46]
set_location_assignment PIN_C26 -to M2_DDR2_dq[43]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[43]
set_location_assignment PIN_D26 -to M2_DDR2_dq[47]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[47]
set_location_assignment PIN_F27 -to M2_DDR2_dq[48]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[48]
set_location_assignment PIN_H26 -to M2_DDR2_dq[52]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[52]
set_location_assignment PIN_G27 -to M2_DDR2_dq[49]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[49]
set_location_assignment PIN_J26 -to M2_DDR2_dq[53]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[53]
set_location_assignment PIN_B17 -to M2_DDR2_clk[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk[1]
set_location_assignment PIN_A17 -to M2_DDR2_clk_n[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk_n[1]
set_location_assignment PIN_D29 -to M2_DDR2_dqsn[6]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[6]
set_location_assignment PIN_E29 -to M2_DDR2_dqs[6]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[6]
set_location_assignment PIN_D28 -to M2_DDR2_dm[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[6]
set_location_assignment PIN_F28 -to M2_DDR2_dq[50]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[50]
set_location_assignment PIN_E28 -to M2_DDR2_dq[54]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[54]
set_location_assignment PIN_H28 -to M2_DDR2_dq[51]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[51]
set_location_assignment PIN_G29 -to M2_DDR2_dq[55]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[55]
set_location_assignment PIN_C29 -to M2_DDR2_dq[56]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[56]
set_location_assignment PIN_A27 -to M2_DDR2_dq[60]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[60]
set_location_assignment PIN_A31 -to M2_DDR2_dq[57]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[57]
set_location_assignment PIN_A28 -to M2_DDR2_dq[61]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[61]
set_location_assignment PIN_C30 -to M2_DDR2_dm[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[7]
set_location_assignment PIN_B28 -to M2_DDR2_dqsn[7]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[7]
set_location_assignment PIN_C28 -to M2_DDR2_dqs[7]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[7]
set_location_assignment PIN_C27 -to M2_DDR2_dq[58]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[58]
set_location_assignment PIN_D27 -to M2_DDR2_dq[59]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[59]
set_location_assignment PIN_B29 -to M2_DDR2_dq[62]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[62]
set_location_assignment PIN_B31 -to M2_DDR2_dq[63]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[63]
set_location_assignment PIN_J15 -to M2_DDR2_SDA
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SDA
set_location_assignment PIN_K15 -to M2_DDR2_SCL
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SCL
set_location_assignment PIN_A18 -to M2_DDR2_SA[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SA[0]
set_location_assignment PIN_B19 -to M2_DDR2_SA[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SA[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_odt
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_odt
set_instance_assignment -name TREAT_BIDIR_AS_OUTPUT ON -to M1_DDR2_clk[1]
set_instance_assignment -name TREAT_BIDIR_AS_OUTPUT ON -to M1_DDR2_clk_n[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cs_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cs_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cke
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cke
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -disable
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[8]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[9]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[10]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[11]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[12]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[13]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[14]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[15]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[16]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[17]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[18]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[19]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[20]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[21]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[22]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[23]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[24]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[25]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[26]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[27]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[28]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[29]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[30]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[31]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[32]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[33]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[34]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[35]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[36]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[37]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[38]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[39]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[40]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[41]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[42]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[43]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[44]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[45]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[46]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[47]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[48]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[49]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[50]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[51]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[52]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[53]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[54]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[55]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[56]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[57]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[58]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[59]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[60]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[61]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[62]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq[63]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm[7]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn[0] -to M1_DDR2_dqs[0]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn[1] -to M1_DDR2_dqs[1]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn[2] -to M1_DDR2_dqs[2]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn[3] -to M1_DDR2_dqs[3]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn[4] -to M1_DDR2_dqs[4]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn[5] -to M1_DDR2_dqs[5]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn[6] -to M1_DDR2_dqs[6]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn[7] -to M1_DDR2_dqs[7]
set_instance_assignment -name T11_DELAY 7 -to M1_DDR2_dqs
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_odt
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_odt
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_clk[0]
set_instance_assignment -name TREAT_BIDIR_AS_OUTPUT ON -to M2_DDR2_clk[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_clk[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_clk_n[0]
set_instance_assignment -name TREAT_BIDIR_AS_OUTPUT ON -to M2_DDR2_clk_n[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_clk_n[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cs_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cs_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cke
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cke
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[3]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[4]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[5]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[7]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[8]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[9]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[10]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[11]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[12]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[13]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ras_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cas_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_we_n
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[0]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[1]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[2]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[3]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[4]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[5]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[6]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[7]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[7]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[8]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[8]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[9]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[9]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[10]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[10]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[11]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[11]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[12]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[12]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[13]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[13]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[14]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[14]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[15]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[15]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[16]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[16]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[17]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[17]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[18]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[18]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[19]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[19]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[20]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[20]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[21]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[21]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[22]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[22]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[23]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[23]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[24]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[24]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[25]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[25]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[26]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[26]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[27]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[27]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[28]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[28]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[29]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[29]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[30]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[30]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[31]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[31]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[32]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[32]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[33]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[33]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[34]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[34]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[35]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[35]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[36]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[36]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[37]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[37]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[38]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[38]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[39]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[39]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[40]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[40]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[41]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[41]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[42]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[42]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[43]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[43]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[44]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[44]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[45]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[45]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[46]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[46]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[47]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[47]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[48]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[48]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[49]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[49]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[50]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[50]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[51]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[51]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[52]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[52]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[53]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[53]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[54]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[54]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[55]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[55]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[56]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[56]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[57]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[57]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[58]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[58]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[59]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[59]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[60]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[60]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[61]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[61]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[62]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[62]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[63]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[63]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[0]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[1]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[2]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[3]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[4]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[5]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[6]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[7]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[7]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[0]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[1]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[2]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[3]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[4]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[5]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[6]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[7]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[7]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[8]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[9]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[10]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[11]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[12]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[13]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[14]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[15]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[16]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[17]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[18]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[19]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[20]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[21]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[22]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[23]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[24]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[25]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[26]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[27]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[28]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[29]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[30]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[31]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[32]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[33]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[34]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[35]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[36]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[37]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[38]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[39]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[40]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[41]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[42]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[43]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[44]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[45]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[46]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[47]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[48]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[49]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[50]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[51]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[52]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[53]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[54]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[55]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[56]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[57]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[58]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[59]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[60]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[61]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[62]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[63]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[8]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[9]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[10]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[11]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[12]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[13]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[14]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[15]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[16]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[17]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[18]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[19]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[20]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[21]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[22]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[23]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[24]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[25]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[26]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[27]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[28]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[29]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[30]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[31]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[32]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[33]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[34]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[35]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[36]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[37]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[38]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[39]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[40]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[41]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[42]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[43]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[44]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[45]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[46]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[47]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[48]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[49]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[50]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[51]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[52]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[53]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[54]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[55]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[56]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[57]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[58]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[59]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[60]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[61]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[62]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq[63]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm[7]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[0]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[1]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[2]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[3]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[4]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[5]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[6]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[7]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dm[0]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn[0] -to M2_DDR2_dqs[0]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[8]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[9]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[10]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[11]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[12]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[13]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[14]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[15]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dm[1]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn[1] -to M2_DDR2_dqs[1]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[16]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[17]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[18]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[19]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[20]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[21]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[22]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[23]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dm[2]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn[2] -to M2_DDR2_dqs[2]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[24]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[25]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[26]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[27]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[28]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[29]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[30]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[31]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dm[3]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn[3] -to M2_DDR2_dqs[3]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[32]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[33]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[34]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[35]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[36]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[37]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[38]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[39]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dm[4]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn[4] -to M2_DDR2_dqs[4]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[40]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[41]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[42]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[43]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[44]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[45]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[46]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[47]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dm[5]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn[5] -to M2_DDR2_dqs[5]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[48]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[49]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[50]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[51]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[52]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[53]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[54]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[55]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dm[6]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn[6] -to M2_DDR2_dqs[6]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[56]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[57]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[58]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[59]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[60]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[61]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[62]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[63]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dm[7]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn[7] -to M2_DDR2_dqs[7]
set_instance_assignment -name T11_DELAY 7 -to M2_DDR2_dqs
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_odt_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_odt_from_the_ddr2
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_clk_to_and_from_the_ddr2[0]
set_instance_assignment -name TREAT_BIDIR_AS_OUTPUT ON -to M2_DDR2_clk_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_clk_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk_n_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_clk_n_to_and_from_the_ddr2[0]
set_instance_assignment -name TREAT_BIDIR_AS_OUTPUT ON -to M2_DDR2_clk_n_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk_n_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_clk_n_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cs_n_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cs_n_from_the_ddr2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cke_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cke_from_the_ddr2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[3]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[4]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[5]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[7]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[8]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[9]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[10]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[11]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[12]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr_from_the_ddr2[13]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr_from_the_ddr2[13]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba_from_the_ddr2[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba_from_the_ddr2[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba_from_the_ddr2[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba_from_the_ddr2[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba_from_the_ddr2[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ras_n_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ras_n_from_the_ddr2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cas_n_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cas_n_from_the_ddr2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_we_n_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_we_n_from_the_ddr2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[0]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[1]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[2]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[3]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[3]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[4]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[4]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[5]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[5]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[6]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[6]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[7]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn_to_and_from_the_ddr2[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm_from_the_ddr2[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm_from_the_ddr2[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm_from_the_ddr2[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm_from_the_ddr2[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm_from_the_ddr2[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm_from_the_ddr2[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm_from_the_ddr2[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn_to_and_from_the_ddr2[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn_to_and_from_the_ddr2[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn_to_and_from_the_ddr2[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn_to_and_from_the_ddr2[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn_to_and_from_the_ddr2[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn_to_and_from_the_ddr2[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn_to_and_from_the_ddr2[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dqsn_to_and_from_the_ddr2[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm_from_the_ddr2[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm_from_the_ddr2[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm_from_the_ddr2[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm_from_the_ddr2[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm_from_the_ddr2[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm_from_the_ddr2[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm_from_the_ddr2[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M2_DDR2_dm_from_the_ddr2[7]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[0] -to M2_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[0] -to M2_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[0] -to M2_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[0] -to M2_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[0] -to M2_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[0] -to M2_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[0] -to M2_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[0] -to M2_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[0] -to M2_DDR2_dm_from_the_ddr2[0]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn_to_and_from_the_ddr2[0] -to M2_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[1] -to M2_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[1] -to M2_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[1] -to M2_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[1] -to M2_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[1] -to M2_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[1] -to M2_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[1] -to M2_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[1] -to M2_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[1] -to M2_DDR2_dm_from_the_ddr2[1]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn_to_and_from_the_ddr2[1] -to M2_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[2] -to M2_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[2] -to M2_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[2] -to M2_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[2] -to M2_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[2] -to M2_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[2] -to M2_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[2] -to M2_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[2] -to M2_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[2] -to M2_DDR2_dm_from_the_ddr2[2]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn_to_and_from_the_ddr2[2] -to M2_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[3] -to M2_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[3] -to M2_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[3] -to M2_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[3] -to M2_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[3] -to M2_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[3] -to M2_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[3] -to M2_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[3] -to M2_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[3] -to M2_DDR2_dm_from_the_ddr2[3]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn_to_and_from_the_ddr2[3] -to M2_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[4] -to M2_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[4] -to M2_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[4] -to M2_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[4] -to M2_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[4] -to M2_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[4] -to M2_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[4] -to M2_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[4] -to M2_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[4] -to M2_DDR2_dm_from_the_ddr2[4]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn_to_and_from_the_ddr2[4] -to M2_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[5] -to M2_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[5] -to M2_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[5] -to M2_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[5] -to M2_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[5] -to M2_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[5] -to M2_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[5] -to M2_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[5] -to M2_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[5] -to M2_DDR2_dm_from_the_ddr2[5]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn_to_and_from_the_ddr2[5] -to M2_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[6] -to M2_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[6] -to M2_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[6] -to M2_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[6] -to M2_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[6] -to M2_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[6] -to M2_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[6] -to M2_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[6] -to M2_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[6] -to M2_DDR2_dm_from_the_ddr2[6]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn_to_and_from_the_ddr2[6] -to M2_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[7] -to M2_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[7] -to M2_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[7] -to M2_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[7] -to M2_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[7] -to M2_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[7] -to M2_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[7] -to M2_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[7] -to M2_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs_to_and_from_the_ddr2[7] -to M2_DDR2_dm_from_the_ddr2[7]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M2_DDR2_dqsn_to_and_from_the_ddr2[7] -to M2_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name T11_DELAY 7 -to M2_DDR2_dqs_to_and_from_the_ddr2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_odt_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_odt_from_the_ddr2
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_clk_to_and_from_the_ddr2[0]
set_instance_assignment -name TREAT_BIDIR_AS_OUTPUT ON -to M1_DDR2_clk_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_clk_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_clk_n_to_and_from_the_ddr2[0]
set_instance_assignment -name TREAT_BIDIR_AS_OUTPUT ON -to M1_DDR2_clk_n_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_clk_n_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cs_n_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cs_n_from_the_ddr2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cke_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cke_from_the_ddr2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[3]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[4]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[5]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[7]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[8]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[9]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[10]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[11]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[12]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr_from_the_ddr2[13]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr_from_the_ddr2[13]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba_from_the_ddr2[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba_from_the_ddr2[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba_from_the_ddr2[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba_from_the_ddr2[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba_from_the_ddr2[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ras_n_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ras_n_from_the_ddr2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cas_n_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cas_n_from_the_ddr2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_we_n_from_the_ddr2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_we_n_from_the_ddr2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[0] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[0] -disable
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[1] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[1] -disable
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[2] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[2] -disable
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[3] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[3] -disable
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[4] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[4] -disable
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[5] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[5] -disable
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[6] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[6] -disable
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[7] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn_to_and_from_the_ddr2[7] -disable
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm_from_the_ddr2[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm_from_the_ddr2[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm_from_the_ddr2[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm_from_the_ddr2[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm_from_the_ddr2[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm_from_the_ddr2[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm_from_the_ddr2[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm_from_the_ddr2[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn_to_and_from_the_ddr2[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn_to_and_from_the_ddr2[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn_to_and_from_the_ddr2[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn_to_and_from_the_ddr2[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn_to_and_from_the_ddr2[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn_to_and_from_the_ddr2[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn_to_and_from_the_ddr2[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn_to_and_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn_to_and_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn_to_and_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn_to_and_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn_to_and_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn_to_and_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn_to_and_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn_to_and_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dqsn_to_and_from_the_ddr2[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm_from_the_ddr2[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm_from_the_ddr2[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm_from_the_ddr2[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm_from_the_ddr2[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm_from_the_ddr2[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm_from_the_ddr2[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm_from_the_ddr2[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm_from_the_ddr2[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm_from_the_ddr2[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm_from_the_ddr2[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm_from_the_ddr2[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm_from_the_ddr2[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm_from_the_ddr2[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm_from_the_ddr2[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm_from_the_ddr2[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to M1_DDR2_dm_from_the_ddr2[7]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[0] -to M1_DDR2_dq_to_and_from_the_ddr2[0]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[0] -to M1_DDR2_dq_to_and_from_the_ddr2[1]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[0] -to M1_DDR2_dq_to_and_from_the_ddr2[2]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[0] -to M1_DDR2_dq_to_and_from_the_ddr2[3]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[0] -to M1_DDR2_dq_to_and_from_the_ddr2[4]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[0] -to M1_DDR2_dq_to_and_from_the_ddr2[5]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[0] -to M1_DDR2_dq_to_and_from_the_ddr2[6]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[0] -to M1_DDR2_dq_to_and_from_the_ddr2[7]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[0] -to M1_DDR2_dm_from_the_ddr2[0]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn_to_and_from_the_ddr2[0] -to M1_DDR2_dqs_to_and_from_the_ddr2[0]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[1] -to M1_DDR2_dq_to_and_from_the_ddr2[8]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[1] -to M1_DDR2_dq_to_and_from_the_ddr2[9]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[1] -to M1_DDR2_dq_to_and_from_the_ddr2[10]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[1] -to M1_DDR2_dq_to_and_from_the_ddr2[11]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[1] -to M1_DDR2_dq_to_and_from_the_ddr2[12]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[1] -to M1_DDR2_dq_to_and_from_the_ddr2[13]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[1] -to M1_DDR2_dq_to_and_from_the_ddr2[14]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[1] -to M1_DDR2_dq_to_and_from_the_ddr2[15]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[1] -to M1_DDR2_dm_from_the_ddr2[1]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn_to_and_from_the_ddr2[1] -to M1_DDR2_dqs_to_and_from_the_ddr2[1]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[2] -to M1_DDR2_dq_to_and_from_the_ddr2[16]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[2] -to M1_DDR2_dq_to_and_from_the_ddr2[17]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[2] -to M1_DDR2_dq_to_and_from_the_ddr2[18]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[2] -to M1_DDR2_dq_to_and_from_the_ddr2[19]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[2] -to M1_DDR2_dq_to_and_from_the_ddr2[20]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[2] -to M1_DDR2_dq_to_and_from_the_ddr2[21]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[2] -to M1_DDR2_dq_to_and_from_the_ddr2[22]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[2] -to M1_DDR2_dq_to_and_from_the_ddr2[23]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[2] -to M1_DDR2_dm_from_the_ddr2[2]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn_to_and_from_the_ddr2[2] -to M1_DDR2_dqs_to_and_from_the_ddr2[2]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[3] -to M1_DDR2_dq_to_and_from_the_ddr2[24]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[3] -to M1_DDR2_dq_to_and_from_the_ddr2[25]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[3] -to M1_DDR2_dq_to_and_from_the_ddr2[26]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[3] -to M1_DDR2_dq_to_and_from_the_ddr2[27]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[3] -to M1_DDR2_dq_to_and_from_the_ddr2[28]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[3] -to M1_DDR2_dq_to_and_from_the_ddr2[29]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[3] -to M1_DDR2_dq_to_and_from_the_ddr2[30]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[3] -to M1_DDR2_dq_to_and_from_the_ddr2[31]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[3] -to M1_DDR2_dm_from_the_ddr2[3]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn_to_and_from_the_ddr2[3] -to M1_DDR2_dqs_to_and_from_the_ddr2[3]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[4] -to M1_DDR2_dq_to_and_from_the_ddr2[32]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[4] -to M1_DDR2_dq_to_and_from_the_ddr2[33]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[4] -to M1_DDR2_dq_to_and_from_the_ddr2[34]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[4] -to M1_DDR2_dq_to_and_from_the_ddr2[35]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[4] -to M1_DDR2_dq_to_and_from_the_ddr2[36]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[4] -to M1_DDR2_dq_to_and_from_the_ddr2[37]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[4] -to M1_DDR2_dq_to_and_from_the_ddr2[38]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[4] -to M1_DDR2_dq_to_and_from_the_ddr2[39]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[4] -to M1_DDR2_dm_from_the_ddr2[4]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn_to_and_from_the_ddr2[4] -to M1_DDR2_dqs_to_and_from_the_ddr2[4]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[5] -to M1_DDR2_dq_to_and_from_the_ddr2[40]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[5] -to M1_DDR2_dq_to_and_from_the_ddr2[41]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[5] -to M1_DDR2_dq_to_and_from_the_ddr2[42]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[5] -to M1_DDR2_dq_to_and_from_the_ddr2[43]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[5] -to M1_DDR2_dq_to_and_from_the_ddr2[44]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[5] -to M1_DDR2_dq_to_and_from_the_ddr2[45]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[5] -to M1_DDR2_dq_to_and_from_the_ddr2[46]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[5] -to M1_DDR2_dq_to_and_from_the_ddr2[47]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[5] -to M1_DDR2_dm_from_the_ddr2[5]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn_to_and_from_the_ddr2[5] -to M1_DDR2_dqs_to_and_from_the_ddr2[5]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[6] -to M1_DDR2_dq_to_and_from_the_ddr2[48]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[6] -to M1_DDR2_dq_to_and_from_the_ddr2[49]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[6] -to M1_DDR2_dq_to_and_from_the_ddr2[50]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[6] -to M1_DDR2_dq_to_and_from_the_ddr2[51]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[6] -to M1_DDR2_dq_to_and_from_the_ddr2[52]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[6] -to M1_DDR2_dq_to_and_from_the_ddr2[53]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[6] -to M1_DDR2_dq_to_and_from_the_ddr2[54]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[6] -to M1_DDR2_dq_to_and_from_the_ddr2[55]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[6] -to M1_DDR2_dm_from_the_ddr2[6]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn_to_and_from_the_ddr2[6] -to M1_DDR2_dqs_to_and_from_the_ddr2[6]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[7] -to M1_DDR2_dq_to_and_from_the_ddr2[56]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[7] -to M1_DDR2_dq_to_and_from_the_ddr2[57]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[7] -to M1_DDR2_dq_to_and_from_the_ddr2[58]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[7] -to M1_DDR2_dq_to_and_from_the_ddr2[59]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[7] -to M1_DDR2_dq_to_and_from_the_ddr2[60]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[7] -to M1_DDR2_dq_to_and_from_the_ddr2[61]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[7] -to M1_DDR2_dq_to_and_from_the_ddr2[62]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[7] -to M1_DDR2_dq_to_and_from_the_ddr2[63]
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs_to_and_from_the_ddr2[7] -to M1_DDR2_dm_from_the_ddr2[7]
set_instance_assignment -name DQSB_DQS_PAIR ON -from M1_DDR2_dqsn_to_and_from_the_ddr2[7] -to M1_DDR2_dqs_to_and_from_the_ddr2[7]
set_instance_assignment -name T11_DELAY 7 -to M1_DDR2_dqs_to_and_from_the_ddr2
set_global_assignment -name INCREMENTAL_COMPILATION_EXPORT_NETLIST_TYPE POST_FIT
set_location_assignment PIN_U31 -to ETH_RX_p[0]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_RX_p[0]
set_location_assignment PIN_T30 -to ETH_TX_p[0]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_TX_p[0]
set_location_assignment PIN_W32 -to ETH_MDIO[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDIO[0]
set_location_assignment PIN_R30 -to ETH_MDC[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDC[0]
set_location_assignment PIN_B20 -to ETH_INT_n[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to ETH_INT_n[0]
set_location_assignment PIN_N33 -to ETH_RX_p[1]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_RX_p[1]
set_location_assignment PIN_R32 -to ETH_TX_p[1]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_TX_p[1]
set_location_assignment PIN_J5 -to ETH_MDIO[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDIO[1]
set_location_assignment PIN_J6 -to ETH_MDC[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDC[1]
set_location_assignment PIN_AG30 -to ETH_INT_n[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_INT_n[1]
set_location_assignment PIN_K34 -to ETH_RX_p[2]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_RX_p[2]
set_location_assignment PIN_M32 -to ETH_TX_p[2]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_TX_p[2]
set_location_assignment PIN_K5 -to ETH_MDIO[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDIO[2]
set_location_assignment PIN_K6 -to ETH_MDC[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDC[2]
set_location_assignment PIN_AE30 -to ETH_INT_n[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_INT_n[2]
set_location_assignment PIN_J34 -to ETH_RX_p[3]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_RX_p[3]
set_location_assignment PIN_P31 -to ETH_TX_p[3]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_TX_p[3]
set_location_assignment PIN_N8 -to ETH_MDIO[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDIO[3]
set_location_assignment PIN_N7 -to ETH_MDC[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDC[3]
set_location_assignment PIN_AE31 -to ETH_INT_n[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_INT_n[3]
set_location_assignment PIN_V29 -to ETH_RST_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_RST_n
set_location_assignment PIN_AV20 -to SD_CMD
set_instance_assignment -name IO_STANDARD "1.8 V" -to SD_CMD
set_location_assignment PIN_AT19 -to SD_CLK
set_instance_assignment -name IO_STANDARD "1.8 V" -to SD_CLK
set_location_assignment PIN_AH18 -to SD_WP_n
set_instance_assignment -name IO_STANDARD "1.8 V" -to SD_WP_n
set_location_assignment PIN_AR20 -to SD_DAT[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to SD_DAT[0]
set_location_assignment PIN_AT20 -to SD_DAT[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to SD_DAT[1]
set_location_assignment PIN_AU19 -to SD_DAT[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to SD_DAT[2]
set_location_assignment PIN_AU20 -to SD_DAT[3]
set_instance_assignment -name IO_STANDARD "1.8 V" -to SD_DAT[3]
set_instance_assignment -name IO_STANDARD LVDS -to ref_clk
set_instance_assignment -name IO_STANDARD LVDS -to txp
set_instance_assignment -name IO_STANDARD LVDS -to rxp
set_location_assignment PIN_AK6 -to SLIDE_SW[2]
set_location_assignment PIN_AB13 -to SW[0]
set_location_assignment PIN_AB12 -to SW[1]
set_location_assignment PIN_AH6 -to SW[6]
set_location_assignment PIN_AB9 -to SW[4]
set_location_assignment PIN_AB10 -to SW[3]
set_location_assignment PIN_AB11 -to SW[2]
set_location_assignment PIN_J7 -to SLIDE_SW[0]
set_location_assignment PIN_AG6 -to SW[7]
set_location_assignment PIN_L7 -to SLIDE_SW[3]
set_location_assignment PIN_K7 -to SLIDE_SW[1]
set_location_assignment PIN_AC8 -to SW[5]
set_location_assignment PIN_L34 -to SEG0_D[0]
set_location_assignment PIN_M33 -to SEG0_D[2]
set_location_assignment PIN_K32 -to SEG0_D[6]
set_location_assignment PIN_C34 -to SEG1_D[3]
set_location_assignment PIN_AL34 -to SEG0_DP
set_location_assignment PIN_M34 -to SEG0_D[1]
set_location_assignment PIN_H31 -to SEG0_D[3]
set_location_assignment PIN_J33 -to SEG0_D[4]
set_location_assignment PIN_L35 -to SEG0_D[5]
set_location_assignment PIN_E31 -to SEG1_D[0]
set_location_assignment PIN_F31 -to SEG1_D[1]
set_location_assignment PIN_G31 -to SEG1_D[2]
set_location_assignment PIN_C33 -to SEG1_D[4]
set_location_assignment PIN_D33 -to SEG1_D[5]
set_location_assignment PIN_D34 -to SEG1_D[6]
set_location_assignment PIN_AL35 -to SEG1_DP
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG0_D[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG0_D[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG0_D[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG0_D[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG0_D[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG0_D[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG0_D[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG0_DP
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG1_D[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG1_D[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG1_D[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG1_D[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG1_D[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG1_D[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG1_D[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEG1_DP
set_instance_assignment -name IO_STANDARD "2.5 V" -to SLIDE_SW[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SLIDE_SW[1]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to SLIDE_SW[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SLIDE_SW[3]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to SW[0]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to SW[1]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to SW[2]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to SW[3]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to SW[4]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to SW[5]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to SW[6]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to SW[7]
set_location_assignment PIN_AP19 -to TEMP_INT_n
set_location_assignment PIN_AN18 -to TEMP_SMCLK
set_location_assignment PIN_AP18 -to TEMP_SMDAT
set_instance_assignment -name IO_STANDARD "1.8 V" -to TEMP_INT_n
set_instance_assignment -name IO_STANDARD "1.8 V" -to TEMP_SMCLK
set_instance_assignment -name IO_STANDARD "1.8 V" -to TEMP_SMDAT
set_location_assignment PIN_AK13 -to CSENSE_ADC_F0
set_location_assignment PIN_AG14 -to CSENSE_CS_n[0]
set_location_assignment PIN_AG15 -to CSENSE_CS_n[1]
set_location_assignment PIN_AH13 -to CSENSE_SCK
set_location_assignment PIN_AJ13 -to CSENSE_SDI
set_location_assignment PIN_AK14 -to CSENSE_SDO
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_ADC_F0
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_CS_n[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_CS_n[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_SCK
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_SDI
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_SDO
set_location_assignment PIN_AK13 -to CSENSE_ADC_FO
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_ADC_FO
set_location_assignment PIN_AP20 -to FAN_CTRL
set_instance_assignment -name IO_STANDARD "1.8 V" -to FAN_CTRL
set_location_assignment PIN_G22 -to FSM_A[1]
set_location_assignment PIN_F34 -to FSM_A[10]
set_location_assignment PIN_G35 -to FSM_A[11]
set_location_assignment PIN_E34 -to FSM_A[12]
set_location_assignment PIN_J32 -to FSM_A[13]
set_location_assignment PIN_F35 -to FSM_A[14]
set_location_assignment PIN_C24 -to FSM_A[15]
set_location_assignment PIN_A24 -to FSM_A[16]
set_location_assignment PIN_D23 -to FSM_A[17]
set_location_assignment PIN_D24 -to FSM_A[18]
set_location_assignment PIN_T27 -to FSM_A[19]
set_location_assignment PIN_G23 -to FSM_A[2]
set_location_assignment PIN_T28 -to FSM_A[20]
set_location_assignment PIN_D22 -to FSM_A[21]
set_location_assignment PIN_E23 -to FSM_A[22]
set_location_assignment PIN_N20 -to FSM_A[23]
set_location_assignment PIN_P20 -to FSM_A[24]
set_location_assignment PIN_C22 -to FSM_A[25]
set_location_assignment PIN_A25 -to FSM_A[3]
set_location_assignment PIN_H22 -to FSM_A[4]
set_location_assignment PIN_H23 -to FSM_A[5]
set_location_assignment PIN_J22 -to FSM_A[6]
set_location_assignment PIN_K22 -to FSM_A[7]
set_location_assignment PIN_M21 -to FSM_A[8]
set_location_assignment PIN_J23 -to FSM_A[9]
set_location_assignment PIN_K29 -to FSM_D[0]
set_location_assignment PIN_J30 -to FSM_D[1]
set_location_assignment PIN_C35 -to FSM_D[10]
set_location_assignment PIN_D35 -to FSM_D[11]
set_location_assignment PIN_M22 -to FSM_D[12]
set_location_assignment PIN_M28 -to FSM_D[13]
set_location_assignment PIN_C31 -to FSM_D[14]
set_location_assignment PIN_D31 -to FSM_D[15]
set_location_assignment PIN_K30 -to FSM_D[2]
set_location_assignment PIN_L29 -to FSM_D[3]
set_location_assignment PIN_K31 -to FSM_D[4]
set_location_assignment PIN_E32 -to FSM_D[5]
set_location_assignment PIN_F32 -to FSM_D[6]
set_location_assignment PIN_H32 -to FSM_D[7]
set_location_assignment PIN_B32 -to FSM_D[8]
set_location_assignment PIN_C32 -to FSM_D[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[10]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[11]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[12]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[13]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[14]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[15]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[16]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[17]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[18]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[19]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[20]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[21]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[22]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[23]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[24]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[25]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[10]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[11]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[12]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[13]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[14]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[15]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[9]
set_location_assignment PIN_F21 -to FLASH_ADV_n
set_location_assignment PIN_F23 -to FLASH_CE_n
set_location_assignment PIN_E22 -to FLASH_CLK
set_location_assignment PIN_N21 -to FLASH_OE_n
set_location_assignment PIN_G21 -to FLASH_RYBY_n
set_location_assignment PIN_D21 -to FLASH_RESET_n
set_location_assignment PIN_R20 -to FLASH_WE_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_ADV_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_CE_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_CLK
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_OE_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_RYBY_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_RESET_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_WE_n
set_location_assignment PIN_H35 -to SSRAM_ADV
set_location_assignment PIN_R27 -to SSRAM_BWA_n
set_location_assignment PIN_N31 -to SSRAM_BWB_n
set_location_assignment PIN_R28 -to SSRAM_CE_n
set_location_assignment PIN_N28 -to SSRAM_CKE_n
set_location_assignment PIN_M31 -to SSRAM_CLK
set_location_assignment PIN_H34 -to SSRAM_OE_n
set_location_assignment PIN_L31 -to SSRAM_WE_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to SSRAM_ADV
set_instance_assignment -name IO_STANDARD "2.5 V" -to SSRAM_BWA_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to SSRAM_BWB_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to SSRAM_CE_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to SSRAM_CKE_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to SSRAM_CLK
set_instance_assignment -name IO_STANDARD "2.5 V" -to SSRAM_OE_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to SSRAM_WE_n
set_location_assignment PIN_AP10 -to mtl_touch_i2csda
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_touch_i2csda
set_location_assignment PIN_AG12 -to mtl_b[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_b[7]
set_location_assignment PIN_AH8 -to mtl_b[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_b[5]
set_location_assignment PIN_AH9 -to mtl_b[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_b[6]
set_location_assignment PIN_AE12 -to mtl_touch_int
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_touch_int
set_location_assignment PIN_AT7 -to mtl_g[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_g[4]
set_location_assignment PIN_AL9 -to mtl_g[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_g[7]
set_location_assignment PIN_AW8 -to mtl_dclk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_dclk
set_location_assignment PIN_AJ10 -to mtl_b[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_b[3]
set_location_assignment PIN_AV8 -to mtl_r[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_r[1]
set_location_assignment PIN_AL6 -to mtl_g[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_g[5]
set_location_assignment PIN_AE13 -to mtl_vsd
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_vsd
set_location_assignment PIN_AR5 -to mtl_g[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_g[2]
set_location_assignment PIN_AJ6 -to mtl_b[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_b[2]
set_location_assignment PIN_AP8 -to mtl_r[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_r[5]
set_location_assignment PIN_AU7 -to mtl_g[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_g[1]
set_location_assignment PIN_AU6 -to mtl_r[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_r[7]
set_location_assignment PIN_AH11 -to mtl_b[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_b[4]
set_location_assignment PIN_AU8 -to mtl_r[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_r[4]
set_location_assignment PIN_AW10 -to mtl_r[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_r[2]
set_location_assignment PIN_AP6 -to mtl_g[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_g[3]
set_location_assignment PIN_AE10 -to mtl_touch_i2cscl
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_touch_i2cscl
set_location_assignment PIN_AM6 -to mtl_g[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_g[6]
set_location_assignment PIN_AV10 -to mtl_r[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_r[0]
set_location_assignment PIN_AU10 -to mtl_r[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_r[3]
set_location_assignment PIN_AL5 -to mtl_b[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_b[0]
set_location_assignment PIN_AT6 -to mtl_g[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_g[0]
set_location_assignment PIN_AK9 -to mtl_b[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_b[1]
set_location_assignment PIN_AT10 -to mtl_r[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_r[6]
set_location_assignment PIN_AF13 -to mtl_hsd
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to mtl_hsd
set_location_assignment PIN_AF25 -to termination_blk0_rup_pad
set_location_assignment PIN_AG25 -to termination_blk0_rdn_pad
set_instance_assignment -name IO_STANDARD "1.8 V" -to termination_blk0_rup_pad
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to DE4_SOPC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[0]
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to DE4_SOPC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[1]
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to DE4_SOPC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[2]
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to DE4_SOPC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[3]
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to DE4_SOPC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[5]
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to DE4_SOPC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[6]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|ureset|phy_reset_mem_stable_n
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|ureset|phy_reset_n
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[0]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[1]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[2]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[3]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[4]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[5]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[6]
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOPC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[7]
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to DE4_SOPC_inst|ddr2_0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to DE4_SOPC_inst|ddr2_0|pll0|upll_memphy|auto_generated|pll1
set_location_assignment PIN_AP35 -to HDMI_TX_BD[0]
set_location_assignment PIN_AR31 -to HDMI_TX_BD[10]
set_location_assignment PIN_AJ31 -to HDMI_TX_BD[11]
set_location_assignment PIN_AU31 -to HDMI_TX_BD[1]
set_location_assignment PIN_AT31 -to HDMI_TX_BD[2]
set_location_assignment PIN_AU32 -to HDMI_TX_BD[3]
set_location_assignment PIN_AT32 -to HDMI_TX_BD[4]
set_location_assignment PIN_AV34 -to HDMI_TX_BD[5]
set_location_assignment PIN_AU34 -to HDMI_TX_BD[6]
set_location_assignment PIN_AU33 -to HDMI_TX_BD[7]
set_location_assignment PIN_AT33 -to HDMI_TX_BD[8]
set_location_assignment PIN_AT30 -to HDMI_TX_BD[9]
set_location_assignment PIN_AJ32 -to HDMI_TX_CEC
set_location_assignment PIN_AG35 -to HDMI_TX_DCLK
set_location_assignment PIN_AR35 -to HDMI_TX_DE
set_location_assignment PIN_AN31 -to HDMI_TX_DSD_L[0]
set_location_assignment PIN_AM34 -to HDMI_TX_DSD_L[1]
set_location_assignment PIN_AJ35 -to HDMI_TX_DSD_L[2]
set_location_assignment PIN_AH35 -to HDMI_TX_DSD_L[3]
set_location_assignment PIN_AR34 -to HDMI_TX_DSD_R[0]
set_location_assignment PIN_AM35 -to HDMI_TX_DSD_R[1]
set_location_assignment PIN_AK34 -to HDMI_TX_DSD_R[2]
set_location_assignment PIN_AJ34 -to HDMI_TX_DSD_R[3]
set_location_assignment PIN_AL31 -to HDMI_TX_GD[0]
set_location_assignment PIN_AC29 -to HDMI_TX_GD[10]
set_location_assignment PIN_AC28 -to HDMI_TX_GD[11]
set_location_assignment PIN_AK31 -to HDMI_TX_GD[1]
set_location_assignment PIN_AH27 -to HDMI_TX_GD[2]
set_location_assignment PIN_AG27 -to HDMI_TX_GD[3]
set_location_assignment PIN_AL32 -to HDMI_TX_GD[4]
set_location_assignment PIN_AK32 -to HDMI_TX_GD[5]
set_location_assignment PIN_AD31 -to HDMI_TX_GD[6]
set_location_assignment PIN_AD30 -to HDMI_TX_GD[7]
set_location_assignment PIN_AK29 -to HDMI_TX_GD[8]
set_location_assignment PIN_AJ29 -to HDMI_TX_GD[9]
set_location_assignment PIN_AN32 -to HDMI_TX_HS
set_location_assignment PIN_AP32 -to HDMI_TX_I2S[0]
set_location_assignment PIN_AR32 -to HDMI_TX_I2S[1]
set_location_assignment PIN_AL30 -to HDMI_TX_I2S[2]
set_location_assignment PIN_AK30 -to HDMI_TX_I2S[3]
set_location_assignment PIN_AH34 -to HDMI_TX_INT_N
set_location_assignment PIN_AG34 -to HDMI_TX_MCLK
set_location_assignment PIN_AN33 -to HDMI_TX_PCLK
set_location_assignment PIN_AC31 -to HDMI_TX_PCSCL
set_location_assignment PIN_AC32 -to HDMI_TX_PCSDA
set_location_assignment PIN_AG32 -to HDMI_TX_RD[0]
set_location_assignment PIN_AB31 -to HDMI_TX_RD[10]
set_location_assignment PIN_AB30 -to HDMI_TX_RD[11]
set_location_assignment PIN_AG31 -to HDMI_TX_RD[1]
set_location_assignment PIN_AF26 -to HDMI_TX_RD[2]
set_location_assignment PIN_AE26 -to HDMI_TX_RD[3]
set_location_assignment PIN_AE29 -to HDMI_TX_RD[4]
set_location_assignment PIN_AE28 -to HDMI_TX_RD[5]
set_location_assignment PIN_AD29 -to HDMI_TX_RD[6]
set_location_assignment PIN_AD28 -to HDMI_TX_RD[7]
set_location_assignment PIN_AE27 -to HDMI_TX_RD[8]
set_location_assignment PIN_AD27 -to HDMI_TX_RD[9]
set_location_assignment PIN_AK33 -to HDMI_TX_RST_N
set_location_assignment PIN_AP34 -to HDMI_TX_SCK
set_location_assignment PIN_AM29 -to HDMI_TX_SPDIF
set_location_assignment PIN_AP33 -to HDMI_TX_VS
set_location_assignment PIN_AT34 -to HDMI_TX_WS
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name OUTPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[0] -disable
set_instance_assignment -name OUTPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -disable
set_instance_assignment -name OUTPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -disable
set_instance_assignment -name OUTPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -disable
set_instance_assignment -name OUTPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -disable
set_instance_assignment -name OUTPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -disable
set_instance_assignment -name OUTPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -disable
set_instance_assignment -name OUTPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -disable
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[8] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[8] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[9] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[9] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[10] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[10] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[11] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[11] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[12] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[12] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[13] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[13] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[14] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[14] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[15] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[15] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[16] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[16] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[17] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[17] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[18] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[18] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[19] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[19] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[20] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[20] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[21] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[21] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[22] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[22] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[23] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[23] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[24] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[24] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[25] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[25] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[26] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[26] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[27] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[27] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[28] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[28] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[29] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[29] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[30] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[30] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[31] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[31] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[32] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[32] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[33] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[33] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[34] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[34] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[35] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[35] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[36] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[36] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[37] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[37] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[38] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[38] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[39] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[39] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[40] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[40] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[41] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[41] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[42] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[42] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[43] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[43] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[44] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[44] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[45] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[45] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[46] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[46] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[47] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[47] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[48] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[48] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[49] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[49] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[50] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[50] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[51] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[51] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[52] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[52] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[53] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[53] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[54] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[54] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[55] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[55] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[56] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[56] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[57] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[57] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[58] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[58] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[59] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[59] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[60] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[60] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[61] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[61] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[62] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[62] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[63] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[63] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk_n[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk_n[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[10] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[11] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[12] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[13] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[8] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[9] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cs_n[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_we_n -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ras_n -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cas_n -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_odt[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cke[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[8] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[9] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[10] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[11] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[12] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[13] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[14] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[15] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[16] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[17] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[18] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[19] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[20] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[21] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[22] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[23] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[24] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[25] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[26] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[27] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[28] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[29] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[30] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[31] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[32] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[33] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[34] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[35] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[36] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[37] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[38] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[39] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[40] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[41] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[42] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[43] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[44] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[45] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[46] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[47] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[48] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[49] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[50] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[51] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[52] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[53] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[54] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[55] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[56] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[57] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[58] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[59] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[60] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[61] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[62] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[63] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dm[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dm[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dm[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dm[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dm[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dm[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dm[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dm[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[8] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[9] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[10] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[11] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[12] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[13] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[14] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[15] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[16] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[17] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[18] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[19] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[20] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[21] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[22] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[23] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[24] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[25] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[26] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[27] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[28] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[29] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[30] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[31] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[32] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[33] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[34] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[35] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[36] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[37] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[38] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[39] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[40] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[41] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[42] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[43] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[44] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[45] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[46] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[47] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[48] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[49] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[50] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[51] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[52] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[53] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[54] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[55] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[56] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[57] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[58] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[59] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[60] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[61] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[62] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[63] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to DE4_SOC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[1] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to DE4_SOC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[2] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to DE4_SOC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[3] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to DE4_SOC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[5] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to DE4_SOC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[6] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|ureset|phy_reset_n -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2_0|p0|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -from DE4_SOC_inst|ddr2_0|pll0|upll_memphy|auto_generated|clk[2] -to DE4_SOC_inst|ddr2_0|dll0|dll_wys_m -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to DE4_SOC_inst|ddr2_0 -tag __DE4_SOC_ddr2_0_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to DE4_SOC_inst|ddr2_0|pll0|upll_memphy|auto_generated|pll1 -tag __DE4_SOC_ddr2_0_p0
set_global_assignment -name UNIPHY_SEQUENCER_DQS_CONFIG_ENABLE ON
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name UNIPHY_TEMP_VER_CODE 576175532
set_global_assignment -name ECO_REGENERATE_REPORT ON
set_instance_assignment -name GLOBAL_SIGNAL ON -to ref_clk
set_global_assignment -name LL_ENABLED ON -section_id "i2c_touch_config:touch"
set_global_assignment -name LL_AUTO_SIZE OFF -section_id "i2c_touch_config:touch"
set_global_assignment -name LL_STATE LOCKED -section_id "i2c_touch_config:touch"
set_global_assignment -name LL_RESERVED OFF -section_id "i2c_touch_config:touch"
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id "i2c_touch_config:touch"
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id "i2c_touch_config:touch"
set_global_assignment -name LL_PR_REGION OFF -section_id "i2c_touch_config:touch"
set_global_assignment -name LL_WIDTH 9 -section_id "i2c_touch_config:touch"
set_global_assignment -name LL_HEIGHT 4 -section_id "i2c_touch_config:touch"
set_global_assignment -name LL_ORIGIN X111_Y9 -section_id "i2c_touch_config:touch"
set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name PARTITION_COLOR 39423 -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name LL_ENABLED ON -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name LL_AUTO_SIZE OFF -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name LL_STATE LOCKED -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name LL_RESERVED OFF -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name LL_PR_REGION OFF -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name LL_WIDTH 120 -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name LL_HEIGHT 21 -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name LL_ORIGIN X0_Y0 -section_id "DE4_SOC_ddr2:ddr2"
set_instance_assignment -name LL_MEMBER_OF "DE4_SOC_ddr2:ddr2" -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_ddr2:ddr2" -section_id "DE4_SOC_ddr2:ddr2"
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to DE4_SOC_inst|ddr2|pll0|upll_memphy|auto_generated|clk[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to DE4_SOC_inst|ddr2|pll0|upll_memphy|auto_generated|clk[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to DE4_SOC_inst|ddr2|pll0|upll_memphy|auto_generated|clk[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to DE4_SOC_inst|ddr2|pll0|upll_memphy|auto_generated|clk[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to DE4_SOC_inst|ddr2|pll0|upll_memphy|auto_generated|clk[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|ureset|phy_reset_n -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to DE4_SOC_inst|ddr2|p0|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -from DE4_SOC_inst|ddr2|pll0|upll_memphy|auto_generated|clk[2] -to DE4_SOC_inst|ddr2|dll0|dll_wys_m -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to DE4_SOC_inst|ddr2 -tag __DE4_SOC_ddr2_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to DE4_SOC_inst|ddr2|pll0|upll_memphy|auto_generated|pll1 -tag __DE4_SOC_ddr2_p0
# 3-port High-Speed USB OTG
set_location_assignment PIN_AF16 -to OTG_D[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[0]
set_location_assignment PIN_AJ14 -to OTG_D[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[1]
set_location_assignment PIN_AD15 -to OTG_D[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[2]
set_location_assignment PIN_AE15 -to OTG_D[3]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[3]
set_location_assignment PIN_AE16 -to OTG_D[4]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[4]
set_location_assignment PIN_AH14 -to OTG_D[5]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[5]
set_location_assignment PIN_AM13 -to OTG_D[6]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[6]
set_location_assignment PIN_AN15 -to OTG_D[7]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[7]
set_location_assignment PIN_AP15 -to OTG_D[8]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[8]
set_location_assignment PIN_AG18 -to OTG_D[9]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[9]
set_location_assignment PIN_AG19 -to OTG_D[10]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[10]
set_location_assignment PIN_AM19 -to OTG_D[11]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[11]
set_location_assignment PIN_AN19 -to OTG_D[12]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[12]
set_location_assignment PIN_AV16 -to OTG_D[13]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[13]
set_location_assignment PIN_AT17 -to OTG_D[14]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[14]
set_location_assignment PIN_AV17 -to OTG_D[15]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[15]
set_location_assignment PIN_AU17 -to OTG_D[16]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[16]
set_location_assignment PIN_AW18 -to OTG_D[17]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[17]
set_location_assignment PIN_AT18 -to OTG_D[18]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[18]
set_location_assignment PIN_AU18 -to OTG_D[19]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[19]
set_location_assignment PIN_AR19 -to OTG_D[20]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[20]
set_location_assignment PIN_AW20 -to OTG_D[21]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[21]
set_location_assignment PIN_AW21 -to OTG_D[22]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[22]
set_location_assignment PIN_AF19 -to OTG_D[23]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[23]
set_location_assignment PIN_AE19 -to OTG_D[24]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[24]
set_location_assignment PIN_AE18 -to OTG_D[25]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[25]
set_location_assignment PIN_AD19 -to OTG_D[26]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[26]
set_location_assignment PIN_G13 -to OTG_D[27]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[27]
set_location_assignment PIN_M16 -to OTG_D[28]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[28]
set_location_assignment PIN_M27 -to OTG_D[29]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[29]
set_location_assignment PIN_K27 -to OTG_D[30]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[30]
set_location_assignment PIN_L26 -to OTG_D[31]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_D[31]
set_location_assignment PIN_K26 -to OTG_A[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[1]
set_location_assignment PIN_P25 -to OTG_A[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[2]
set_location_assignment PIN_N25 -to OTG_A[3]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[3]
set_location_assignment PIN_R24 -to OTG_A[4]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[4]
set_location_assignment PIN_P24 -to OTG_A[5]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[5]
set_location_assignment PIN_M25 -to OTG_A[6]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[6]
set_location_assignment PIN_L25 -to OTG_A[7]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[7]
set_location_assignment PIN_N23 -to OTG_A[8]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[8]
set_location_assignment PIN_K28 -to OTG_A[9]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[9]
set_location_assignment PIN_A29 -to OTG_A[10]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[10]
set_location_assignment PIN_J27 -to OTG_A[11]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[11]
set_location_assignment PIN_G26 -to OTG_A[12]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[12]
set_location_assignment PIN_F26 -to OTG_A[13]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[13]
set_location_assignment PIN_G28 -to OTG_A[14]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[14]
set_location_assignment PIN_B26 -to OTG_A[15]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[15]
set_location_assignment PIN_D17 -to OTG_A[16]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[16]
set_location_assignment PIN_F16 -to OTG_A[17]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_A[17]
set_location_assignment PIN_P19 -to OTG_CS_n
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_CS_n
set_location_assignment PIN_AH20 -to OTG_DC_DACK
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_DC_DACK
set_location_assignment PIN_AP21 -to OTG_DC_DREQ
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_DC_DREQ
set_location_assignment PIN_AT22 -to OTG_DC_IRQ
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_DC_IRQ
set_location_assignment PIN_AT21 -to OTG_HC_DACK
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_HC_DACK
set_location_assignment PIN_AN21 -to OTG_HC_DREQ
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_HC_DREQ
set_location_assignment PIN_AJ20 -to OTG_HC_IRQ
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_HC_IRQ
set_location_assignment PIN_N19 -to OTG_OE_n
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_OE_n
set_location_assignment PIN_AU22 -to OTG_RESET_n
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_RESET_n
set_location_assignment PIN_AR22 -to OTG_WE_n
set_instance_assignment -name IO_STANDARD "1.8 V" -to OTG_WE_n
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT NORMAL
set_location_assignment PIN_AN34 -to UART_TXD
set_location_assignment PIN_AN35 -to UART_CTS
set_location_assignment PIN_AH32 -to UART_RXD
set_location_assignment PIN_AH33 -to UART_RTS
set_instance_assignment -name IO_STANDARD "2.5 V" -to UART_TXD
set_instance_assignment -name IO_STANDARD "2.5 V" -to UART_CTS
set_instance_assignment -name IO_STANDARD "2.5 V" -to UART_RXD
set_instance_assignment -name IO_STANDARD "2.5 V" -to UART_RTS

set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"

set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to GPIO0_D[3]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to GPIO0_D[2]
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id "display_pll:display_pll_ins"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "display_pll:display_pll_ins"
set_global_assignment -name PARTITION_COLOR 65535 -section_id "display_pll:display_pll_ins"
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name FITTER_EFFORT "AUTO FIT"

set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id "DE4_SOC:DE4_SOC_inst"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "DE4_SOC:DE4_SOC_inst"
set_global_assignment -name PARTITION_COLOR 32896 -section_id "DE4_SOC:DE4_SOC_inst"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to clk100
set_global_assignment -name LL_ENABLED ON -section_id mac0
set_global_assignment -name LL_AUTO_SIZE OFF -section_id mac0
set_global_assignment -name LL_STATE LOCKED -section_id mac0
set_global_assignment -name LL_RESERVED OFF -section_id mac0
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id mac0
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id mac0
set_global_assignment -name LL_PR_REGION OFF -section_id mac0
set_global_assignment -name LL_WIDTH 30 -section_id mac0
set_global_assignment -name LL_HEIGHT 28 -section_id mac0
set_global_assignment -name LL_ORIGIN X0_Y59 -section_id mac0
set_global_assignment -name LL_ENABLED ON -section_id mac1
set_global_assignment -name LL_AUTO_SIZE OFF -section_id mac1
set_global_assignment -name LL_STATE LOCKED -section_id mac1
set_global_assignment -name LL_RESERVED OFF -section_id mac1
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id mac1
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id mac1
set_global_assignment -name LL_PR_REGION OFF -section_id mac1
set_global_assignment -name LL_WIDTH 28 -section_id mac1
set_global_assignment -name LL_HEIGHT 32 -section_id mac1
set_global_assignment -name LL_ORIGIN X1_Y27 -section_id mac1
set_instance_assignment -name LL_MEMBER_OF mac0 -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|DE4_SOC_peripherals_0_tse_mac:tse_mac" -section_id mac0
set_instance_assignment -name LL_MEMBER_OF mac1 -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|DE4_SOC_peripherals_0_tse_mac:tse_mac1" -section_id mac1
set_global_assignment -name LL_ENABLED ON -section_id ssram_and_flash
set_global_assignment -name LL_AUTO_SIZE OFF -section_id ssram_and_flash
set_global_assignment -name LL_STATE LOCKED -section_id ssram_and_flash
set_global_assignment -name LL_RESERVED OFF -section_id ssram_and_flash
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id ssram_and_flash
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id ssram_and_flash
set_global_assignment -name LL_PR_REGION OFF -section_id ssram_and_flash
set_global_assignment -name LL_WIDTH 26 -section_id ssram_and_flash
set_global_assignment -name LL_HEIGHT 9 -section_id ssram_and_flash
set_global_assignment -name LL_ORIGIN X40_Y87 -section_id ssram_and_flash


set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name PARTITION_COLOR 16711935 -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id "DE4_SOC_peripherals_0:peripherals_0"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "DE4_SOC_peripherals_0:peripherals_0"
set_global_assignment -name PARTITION_COLOR 65535 -section_id "DE4_SOC_peripherals_0:peripherals_0"
set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id "i2c_avalon:i2c_avalon_1"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "i2c_avalon:i2c_avalon_1"
set_global_assignment -name PARTITION_COLOR 32896 -section_id "i2c_avalon:i2c_avalon_1"
set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id "mkFanControl50MHz:fancontrol50mhz_0"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "mkFanControl50MHz:fancontrol50mhz_0"
set_global_assignment -name PARTITION_COLOR 14622752 -section_id "mkFanControl50MHz:fancontrol50mhz_0"
set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id "mkMTL_Framebuffer_Flash:mtl_framebuffer_flash_0"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "mkMTL_Framebuffer_Flash:mtl_framebuffer_flash_0"
set_global_assignment -name PARTITION_COLOR 2105567 -section_id "mkMTL_Framebuffer_Flash:mtl_framebuffer_flash_0"
set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id "DE4_SOC_peripherals_0_tse_mac:tse_mac"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "DE4_SOC_peripherals_0_tse_mac:tse_mac"
set_global_assignment -name PARTITION_COLOR 2154272 -section_id "DE4_SOC_peripherals_0_tse_mac:tse_mac"
set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id "DE4_SOC_peripherals_0_tse_mac:tse_mac1"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "DE4_SOC_peripherals_0_tse_mac:tse_mac1"
set_global_assignment -name PARTITION_COLOR 16037301 -section_id "DE4_SOC_peripherals_0_tse_mac:tse_mac1"
set_global_assignment -name LL_ENABLED ON -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name LL_AUTO_SIZE OFF -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name LL_STATE LOCKED -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name LL_RESERVED OFF -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name LL_PR_REGION OFF -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name LL_WIDTH 16 -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name LL_HEIGHT 10 -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name LL_ORIGIN X51_Y1 -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_instance_assignment -name LL_MEMBER_OF "i2c_touch_config:touch" -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|i2c_avalon:i2c_avalon_1" -section_id "i2c_touch_config:touch"
set_instance_assignment -name LL_MEMBER_OF "i2c_touch_config:touch" -to "i2c_touch_config:touch" -section_id "i2c_touch_config:touch"
set_instance_assignment -name LL_MEMBER_OF ssram_and_flash -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|mkAvalonStream2LCDandHDMI:avalonstream2lcdandhdmi_0" -section_id ssram_and_flash
set_instance_assignment -name LL_MEMBER_OF ssram_and_flash -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|mkMTL_Framebuffer_Flash:mtl_framebuffer_flash_0" -section_id ssram_and_flash
set_instance_assignment -name LL_MEMBER_OF "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1" -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1" -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_instance_assignment -name LL_MEMBER_OF "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1" -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|ISP1761_IF:isp1761_0" -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -section_id ssram_and_flash
set_global_assignment -name LL_ENABLED ON -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_AUTO_SIZE OFF -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_STATE LOCKED -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_RESERVED OFF -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_PR_REGION OFF -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_WIDTH 47 -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_HEIGHT 16 -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_ORIGIN X72_Y41 -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_ENABLED ON -section_id "mkMulDiv:execute_mul"
set_global_assignment -name LL_AUTO_SIZE OFF -section_id "mkMulDiv:execute_mul"
set_global_assignment -name LL_STATE LOCKED -section_id "mkMulDiv:execute_mul"
set_global_assignment -name LL_RESERVED OFF -section_id "mkMulDiv:execute_mul"
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id "mkMulDiv:execute_mul"
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id "mkMulDiv:execute_mul"
set_global_assignment -name LL_PR_REGION OFF -section_id "mkMulDiv:execute_mul"
set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -section_id "mkMulDiv:execute_mul"
set_global_assignment -name LL_WIDTH 22 -section_id "mkMulDiv:execute_mul"
set_global_assignment -name LL_HEIGHT 12 -section_id "mkMulDiv:execute_mul"
set_global_assignment -name LL_ORIGIN X97_Y55 -section_id "mkMulDiv:execute_mul"
set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id "mkTopAxi:cpu"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "mkTopAxi:cpu"
set_global_assignment -name PARTITION_COLOR 16037301 -section_id "mkTopAxi:cpu"
set_global_assignment -name FITTER_AUTO_EFFORT_DESIRED_SLACK_MARGIN "1 ns"
set_global_assignment -name VERILOG_FILE floatMul.v
set_global_assignment -name QIP_FILE floatMul.qip
set_global_assignment -name VERILOG_FILE doubleAdd.v
set_global_assignment -name QIP_FILE doubleAdd.qip
set_global_assignment -name VERILOG_FILE floatAdd.v
set_global_assignment -name QIP_FILE floatAdd.qip
set_global_assignment -name VERILOG_FILE doubleMul.v
set_global_assignment -name QIP_FILE doubleMul.qip
set_global_assignment -name VERILOG_FILE DE4_TOP.v
set_global_assignment -name QIP_FILE pll_125.qip
set_global_assignment -name QIP_FILE display_pll.qip
set_global_assignment -name QIP_FILE DE4_BERI.qip
set_global_assignment -name QIP_FILE DE4_SOC/synthesis/DE4_SOC.qip
set_global_assignment -name SDC_FILE DE4_BERI.sdc -library DE4_SOC
set_global_assignment -name VERILOG_FILE BRAM2BELoad.v
set_location_assignment PIN_V30 -to PCIE_PREST_n
set_location_assignment PIN_AN38 -to PCIE_REFCLK_p
set_location_assignment PIN_AU38 -to PCIE_RX_p[0]
set_location_assignment PIN_AR38 -to PCIE_RX_p[1]
set_location_assignment PIN_AJ38 -to PCIE_RX_p[2]
set_location_assignment PIN_AG38 -to PCIE_RX_p[3]
set_location_assignment PIN_AE38 -to PCIE_RX_p[4]
set_location_assignment PIN_AC38 -to PCIE_RX_p[5]
set_location_assignment PIN_U38 -to PCIE_RX_p[6]
set_location_assignment PIN_R38 -to PCIE_RX_p[7]
set_location_assignment PIN_R31 -to PCIE_SMBCLK
set_location_assignment PIN_W33 -to PCIE_SMBDAT
set_location_assignment PIN_AT36 -to PCIE_TX_p[0]
set_location_assignment PIN_AP36 -to PCIE_TX_p[1]
set_location_assignment PIN_AH36 -to PCIE_TX_p[2]
set_location_assignment PIN_AF36 -to PCIE_TX_p[3]
set_location_assignment PIN_AD36 -to PCIE_TX_p[4]
set_location_assignment PIN_AB36 -to PCIE_TX_p[5]
set_location_assignment PIN_T36 -to PCIE_TX_p[6]
set_location_assignment PIN_P36 -to PCIE_TX_p[7]
set_location_assignment PIN_U35 -to PCIE_WAKE_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to PCIE_PREST_n
set_instance_assignment -name IO_STANDARD HCSL -to PCIE_REFCLK_p
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_RX_p[0]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_RX_p[1]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_RX_p[2]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_RX_p[3]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_RX_p[4]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_RX_p[5]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_RX_p[6]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_RX_p[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to PCIE_SMBCLK
set_instance_assignment -name IO_STANDARD "2.5 V" -to PCIE_SMBDAT
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_TX_p[0]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_TX_p[1]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_TX_p[2]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_TX_p[3]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_TX_p[4]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_TX_p[5]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_TX_p[6]
set_instance_assignment -name IO_STANDARD "1.4-V PCML" -to PCIE_TX_p[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to PCIE_WAKE_n

set_global_assignment -name PARTITION_NETLIST_TYPE POST_SYNTH -section_id "mkCheri:processor"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "mkCheri:processor"
set_global_assignment -name PARTITION_COLOR 11924661 -section_id "mkCheri:processor"
set_instance_assignment -name LL_MEMBER_OF "mkMulDiv:execute_mul" -to "DE4_SOC:DE4_SOC_inst|mkTopAxi:cheri_fpu|mkMIPSTop:processor_beri|mkMulDiv:execute_mul" -section_id "mkMulDiv:execute_mul"
set_instance_assignment -name LL_MEMBER_OF "mkMulDiv:execute_mul" -to "DE4_SOC:DE4_SOC_inst|mkTopAxi:cpu|mkCheri:processor|mkMIPSTop:beri|mkMulDiv:execute_mul" -section_id "mkMulDiv:execute_mul"
set_instance_assignment -name LL_MEMBER_OF "mkL2Cache:theMem_l2Cache" -to "DE4_SOC:DE4_SOC_inst|mkTopAxi:cheri_fpu|mkMIPSTop:processor_beri|mkL2Cache:theMem_l2Cache" -section_id "mkL2Cache:theMem_l2Cache"
set_instance_assignment -name LL_MEMBER_OF "mkL2Cache:theMem_l2Cache" -to "DE4_SOC:DE4_SOC_inst|mkTopAxi:cpu|mkCheri:processor|mkMIPSTop:beri|mkL2Cache:theMem_l2Cache" -section_id "mkL2Cache:theMem_l2Cache"
set_global_assignment -name LL_ENABLED ON -section_id AXI
set_global_assignment -name LL_AUTO_SIZE ON -section_id AXI
set_global_assignment -name LL_STATE FLOATING -section_id AXI
set_global_assignment -name LL_RESERVED OFF -section_id AXI
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id AXI
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id AXI
set_global_assignment -name LL_PR_REGION OFF -section_id AXI
set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -section_id AXI
set_global_assignment -name LL_WIDTH 1 -section_id AXI
set_global_assignment -name LL_HEIGHT 1 -section_id AXI
set_global_assignment -name LL_ORIGIN X1_Y1 -section_id AXI
set_global_assignment -name LL_ENABLED ON -section_id Debug
set_global_assignment -name LL_AUTO_SIZE ON -section_id Debug
set_global_assignment -name LL_STATE FLOATING -section_id Debug
set_global_assignment -name LL_RESERVED OFF -section_id Debug
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id Debug
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id Debug
set_global_assignment -name LL_PR_REGION OFF -section_id Debug
set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -section_id Debug
set_global_assignment -name LL_WIDTH 1 -section_id Debug
set_global_assignment -name LL_HEIGHT 1 -section_id Debug
set_global_assignment -name LL_ORIGIN X1_Y1 -section_id Debug
set_global_assignment -name QIP_FILE altgx_reconfig.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY alter_8ac61 -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1" -section_id "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_1"
set_instance_assignment -name PARTITION_HIERARCHY de4so_24f31 -to "DE4_SOC:DE4_SOC_inst" -section_id "DE4_SOC:DE4_SOC_inst"
set_instance_assignment -name PARTITION_HIERARCHY ddr2_a5141 -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_ddr2:ddr2" -section_id "DE4_SOC_ddr2:ddr2"
set_instance_assignment -name PARTITION_HIERARCHY perip_e7ac1 -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0" -section_id "DE4_SOC_peripherals_0:peripherals_0"
set_instance_assignment -name PARTITION_HIERARCHY tsema_b5b21 -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|DE4_SOC_peripherals_0_tse_mac:tse_mac" -section_id "DE4_SOC_peripherals_0_tse_mac:tse_mac"
set_instance_assignment -name PARTITION_HIERARCHY tsema_df6f1 -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|DE4_SOC_peripherals_0_tse_mac:tse_mac1" -section_id "DE4_SOC_peripherals_0_tse_mac:tse_mac1"
set_instance_assignment -name PARTITION_HIERARCHY displ_0a351 -to "display_pll:display_pll_ins" -section_id "display_pll:display_pll_ins"
set_instance_assignment -name PARTITION_HIERARCHY i2cav_6a5e1 -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|i2c_avalon:i2c_avalon_1" -section_id "i2c_avalon:i2c_avalon_1"
set_instance_assignment -name PARTITION_HIERARCHY proce_d7b81 -to "DE4_SOC:DE4_SOC_inst|mkTopAxi:cpu|mkCheri:processor" -section_id "mkCheri:processor"
set_instance_assignment -name PARTITION_HIERARCHY fanco_77961 -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|mkFanControl50MHz:fancontrol50mhz_0" -section_id "mkFanControl50MHz:fancontrol50mhz_0"
set_instance_assignment -name PARTITION_HIERARCHY mtlfr_17ed1 -to "DE4_SOC:DE4_SOC_inst|DE4_SOC_peripherals_0:peripherals_0|mkMTL_Framebuffer_Flash:mtl_framebuffer_flash_0" -section_id "mkMTL_Framebuffer_Flash:mtl_framebuffer_flash_0"
set_instance_assignment -name PARTITION_HIERARCHY cpu_22b81 -to "DE4_SOC:DE4_SOC_inst|mkTopAxi:cpu" -section_id "mkTopAxi:cpu"