package soc

import _ "unsafe"

const HINF_DEVICE_ID_FN1_S = 0
const HINF_USER_ID_FN1_S = 16
const HINF_SDIO_ENABLE_S = 0
const HINF_SDIO_IOREADY1_S = 1
const HINF_HIGHSPEED_ENABLE_S = 2
const HINF_HIGHSPEED_MODE_S = 3
const HINF_SDIO_CD_ENABLE_S = 4
const HINF_SDIO_IOREADY2_S = 5
const HINF_SDIO_INT_MASK_S = 6
const HINF_IOENABLE2_S = 7
const HINF_CD_DISABLE_S = 8
const HINF_FUNC1_EPS_S = 9
const HINF_EMP_S = 10
const HINF_IOENABLE1_S = 11
const HINF_SDIO_VER_S = 12
const HINF_FUNC2_EPS_S = 24
const HINF_SDIO20_CONF_S = 25
const HINF_NCRC_S = 0
const HINF_PST_END_CMD_LOW_VALUE_S = 3
const HINF_PST_END_DATA_LOW_VALUE_S = 10
const HINF_SDCLK_STOP_THRES_S = 16
const HINF_SAMPLE_CLK_DIVIDER_S = 28
const HINF_CONF_UPDATE_S = 0
const HINF_PIN_STATE_S = 0
const HINF_CHIP_STATE_S = 8
const HINF_SDIO_RST_S = 16
const HINF_SDIO_IOREADY0_S = 17
const HINF_SDIO_MEM_PD_S = 18
const HINF_ESDIO_DATA1_INT_EN_S = 19
const HINF_SDIO_SWITCH_VOLT_SW_S = 20
const HINF_DDR50_BLK_LEN_FIX_EN_S = 21
const HINF_CLK_EN_S = 22
const HINF_SDDR50_S = 23
const HINF_SSDR104_S = 24
const HINF_SSDR50_S = 25
const HINF_SDTD_S = 26
const HINF_SDTA_S = 27
const HINF_SDTC_S = 28
const HINF_SAI_S = 29
const HINF_SDIO_WAKEUP_CLR_S = 30
const HINF_CIS_CONF_W0_S = 0
const HINF_CIS_CONF_W1_S = 0
const HINF_CIS_CONF_W2_S = 0
const HINF_CIS_CONF_W3_S = 0
const HINF_CIS_CONF_W4_S = 0
const HINF_CIS_CONF_W5_S = 0
const HINF_CIS_CONF_W6_S = 0
const HINF_CIS_CONF_W7_S = 0
const HINF_DEVICE_ID_FN2_S = 0
const HINF_USER_ID_FN2_S = 16
const HINF_INTOE_END_AHEAD_MODE_S = 0
const HINF_INT_END_AHEAD_MODE_S = 2
const HINF_INTOE_ST_AHEAD_MODE_S = 4
const HINF_INT_ST_AHEAD_MODE_S = 6
const HINF_FUNC0_CONFIG0_S = 0
const HINF_SDR25_ST_S = 8
const HINF_SDR50_ST_S = 9
const HINF_SDR104_ST_S = 10
const HINF_DDR50_ST_S = 11
const HINF_TUNE_ST_S = 12
const HINF_SDIO_SWITCH_VOLT_ST_S = 15
const HINF_SDIO_SWITCH_END_S = 16
const HINF_RDN_ECO_LOW_S = 0
const HINF_RDN_ECO_HIGH_S = 0
const HINF_SDIO_SLAVE_RDN_RESULT_S = 0
const HINF_SDIO_SLAVE_RDN_ENA_S = 1
const HINF_SDIO_SLAVE_SDIO_CLK_RDN_RESULT_S = 2
const HINF_SDIO_SLAVE_SDIO_CLK_RDN_ENA_S = 3
const HINF_SDIO_SLAVE_SDCLK_PAD_RDN_RESULT_S = 4
const HINF_SDIO_SLAVE_SDCLK_PAD_RDN_ENA_S = 5
const HINF_LDO_READY_CTL_IN_EN_S = 0
const HINF_LDO_READY_THRES_S = 1
const HINF_LDO_READY_IGNORE_EN_S = 6
const HINF_SDIO_DATE_S = 0
