INFO: [VRFC 10-2263] Analyzing Verilog file "C:/03 Digital Lab/Lab05/4-bit_adder/4-bit_adder.srcs/sources_1/new/fa_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/03 Digital Lab/Lab05/4-bit_adder/4-bit_adder.srcs/sim_1/new/tb_top_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_adder
