[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS78228DDCR production of TEXAS INSTRUMENTS from the text:TPS782xx\nGNDENIN OUTVIN VOUT\n1 F/c109 1 F/c109\nOn\nOff\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nTPS782\nSBVS115D –AUGUST 2008 –REVISED JANUARY 2015\nTPS782 500-nA IQ,150-mA, Ultra-Low Quiescent Current\nLow-Dropout Linear Regulator\n1Features 3Description\nThe TPS782 family oflow-dropout regulators (LDOs)\n1•Low IQ:500nA\noffers thebenefits ofultra-low power andminiaturized•150-mA, Low-Dropout Regulatorpackaging.\n•Input Voltage Range: 2.2Vto5.5VThis LDO isdesigned specifically forbattery-powered•Low-Dropout at25°C,130mVat150mAapplications where ultra-low quiescent current isa\n•Low-Dropout at85°C,175mVat150mA critical parameter. The TPS782, with ultra-low IQ(500\nnA), isideal formicroprocessors, microcontrollers, •3%Accuracy Over Load, Line, andTemperature\nandother battery-powered applications.•Stable with a1.0-μFCeramic Capacitor\nTheultra-low power andminiaturized packaging allow •Thermal Shutdown andOvercurrent Protection\ndesigners tocustomize power consumption for•CMOS Logic Level-Compatible Enable Pinspecific applications.\n•Available inDDC (TSOT23-5) orDRV (2-mm x2-The TPS782 family isdesigned tobecompatible withmmSON-6) Packagesthe TIMSP430 and other similar products. The\nenable pin(EN) iscompatible with standard CMOS2Applicationslogic. This device allows forminimal board space\nbecause ofminiaturized packaging and apotentially •TIMSP430 Attach Applications\nsmall output capacitor. The TPS782 series also•Wireless Handsets andSmart Phonesfeatures thermal shutdown andcurrent limit toprotect•MP3 Playersthedevice during fault conditions. Allpackages have\n•Battery-Operated Handheld Products anoperating temperature range ofTJ=–40°Cto\n125°C.\nForhigh-performance applications thatrequire adual-\nlevel voltage option, consider theTPS780 series ,with\nanIQof500nAanddynamic voltage scaling.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nSOT (5) 2.90 mmx1.60 mm\nTPS782\nSON (6) 2.00 mmx2.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS782\nSBVS115D –AUGUST 2008 –REVISED JANUARY 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 12\n8.1 Application Information ............................................ 12 2Applications ........................................................... 1\n8.2 Typical Application .................................................. 12 3Description ............................................................. 1\n8.3 Do\'sandDon’ts....................................................... 134Revision History ..................................................... 2\n9Power Supply Recommendations ...................... 135PinConfiguration andFunctions ......................... 3\n10Layout ................................................................... 146Specifications ......................................................... 4\n10.1 Layout Guidelines ................................................. 146.1 Absolute Maximum Ratings ...................................... 4\n10.2 Layout Example .................................................... 146.2 ESD Ratings ............................................................ 4\n10.3 Thermal Protection ................................................ 146.3 Recommended Operating Conditions ....................... 4\n10.4 Power Dissipation ................................................. 146.4 Thermal Information .................................................. 4\n11Device andDocumentation Support ................. 15 6.5 Electrical Characteristics ........................................... 5\n11.1 Device Support ...................................................... 15 6.6 Typical Characteristics .............................................. 6\n11.2 Documentation Support ....................................... 157Detailed Description ............................................ 10\n11.3 Trademarks ........................................................... 157.1 Overview ................................................................. 10\n11.4 Electrostatic Discharge Caution ............................ 157.2 Functional Block Diagram ....................................... 10\n11.5 Glossary ................................................................ 157.3 Feature Description ................................................. 10\n12Mechanical, Packaging, andOrderable 7.4 Device Functional Modes ........................................ 11\nInformation ........................................................... 15\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(January 2014) toRevision D Page\n•Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes ,\nApplication andImplementation section, Power Supply Recommendations section, Layout section, Device and\nDocumentation Support section, andMechanical, Packaging, andOrderable Information section ..................................... 1\n•Changed document format tolatest data sheet standards; moved existing sections ............................................................ 1\n•Changed factory programming feature bullet ........................................................................................................................ 1\n•Added input voltage range feature bullet ............................................................................................................................... 1\n•Changed Applications list...................................................................................................................................................... 1\n•Changed Description section text(allparagraphs) ................................................................................................................ 1\n•Added simplified schematic tofront page .............................................................................................................................. 1\n•Deleted footnotes from pinconfiguration drawings ............................................................................................................... 3\n•Changed pindescriptions throughout PinFunctions table .................................................................................................... 3\n•Changed operating junction temperature range maximum value inAbsolute Maximum Ratings table ................................. 4\n•Deleted Dissipation Ratings table; seeThermal Information table......................................................................................... 4\n•Changed symbol andparameter names forclarity inElectrical Characteristics table .......................................................... 5\nChanges from Revision B(May 2010) toRevision C Page\n•Changed IQvalue inDescription section from 1µAto500nA.............................................................................................. 1\nChanges from Revision A(September 2008) toRevision B Page\n•Changed firstbullet ofFeatures list........................................................................................................................................ 1\n•Updated titleofdata sheet...................................................................................................................................................... 1\n•Changed ground pincurrent, IOUT=0mA typical specification from 1.0μAto0.42μA......................................................... 5\n•Added Figure 6...................................................................................................................................................................... 6\n2 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS782\nIN\nGND\nEN6\n5\n4OUT\nN/C\nGND1\n2\n3Thermal\nPad\nOUT\nGNDIN\nGND\nEN1\n2\n35\n4\nTPS782\nwww.ti.com SBVS115D –AUGUST 2008 –REVISED JANUARY 2015\n5PinConfiguration andFunctions\nDDC PACKAGE\nTSOT23-5\n(TOP VIEW)\nDRV PACKAGE\n2-mm x2-mm SON-6\n(TOP VIEW)\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME DRV DDC\nRegulated output voltage pin.Asmall (1-μF)ceramic capacitor isneeded from thispinto\nOUT 1 5 O ground toassure stability. See theInput andOutput Capacitor Requirements inthe\nApplication andImplementation section formore details.\nNC 2 — — Nointernal connection.\nEnable pin.Drive thispinover 1.2Vtoturnontheregulator. Drive thispinbelow 0.4VtoEN 4 3 Iputtheregulator intoshutdown mode, reducing operating current to18nAtypical.\nGND 3,5 2,4 — Ground pin.Tieallground pins toground forproper operation.\nInput pin.Forstable operation, place asmall, 0.1-µFcapacitor from thispintoground;\nIN 6 1 I typical input capacitor =1.0µF.Tieback both input andoutput capacitor grounds tothe\nICground, with nosignificant impedance between them.\nThermal Thermal— — Connect thethermal padtoground.pad pad\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS782\nTPS782\nSBVS115D –AUGUST 2008 –REVISED JANUARY 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltage range –0.3 6 V\nVoltage Enable –0.3 VIN+0.3 V\nOutput voltage range –0.3 VIN+0.3 V\nCurrent Maximum output current Internally limited A\nOutput short-circuit duration Indefinite\nTotal continuous power dissipation, PDISS See Thermal Information\nOperating junction temperature, TJ –40 160 °C\nStorage temperature, Tstg –55 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV(ESD) Electrostatic discharge V Charged device model (CDM), perJEDEC specification JESD22-C101,±500allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input voltage 2.2 5.5 V\nVOUT Output voltage 1.8 4.2 V\nVEN Enable voltage 0 VIN V\nIOUT Output current 0 150 mA\nTJ Junction temperature –40 125 °C\n6.4 Thermal Information\nTPS782\nTHERMAL METRIC(1)DRV DDC UNIT\n6PINS 5PINS\nRθJA Junction-to-ambient thermal resistance 65.9 193.0\nRθJC(top) Junction-to-case (top) thermal resistance 87.3 40.1\nRθJB Junction-to-board thermal resistance 35.4 34.3\n°C/W\nψJT Junction-to-top characterization parameter 1.7 0.9\nψJB Junction-to-board characterization parameter 35.8 34.1\nRθJC(bot) Junction-to-case (bottom) thermal resistance 6.1 —\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n4 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS782\nTPS782\nwww.ti.com SBVS115D –AUGUST 2008 –REVISED JANUARY 2015\n6.5 Electrical Characteristics\nOver operating temperature range (TJ=–40°Cto125°C),VIN=VOUT(nom) +0.5Vor2.2V,whichever isgreater;\nIOUT=100μA,VEN=VIN,COUT=1.0μF,fixed VOUTtestconditions, unless otherwise noted. Typical values atTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage range 2.2 5.5 V\nNominal TJ=25°C –2% ±1% +2%\nVOUT DCoutput accuracy Over VIN,IOUT,VOUT(nom) +0.5V≤VIN≤5.5V,–3% ±2% 3%temperature 0mA≤IOUT≤150mA\nVOUT(nom) +0.5V≤VIN≤5.5V,ΔVOUT(ΔVIN) Line regulation ±1%IOUT=5mA\nΔVOUT(ΔIOUT) Load regulation 0mA≤IOUT≤150mA ±2%\nVDO Dropout voltage(1)VIN=95% VOUT(nom) ,IOUT=150mA 130 250 mV\nILIM Output current limit VOUT=0.90 ×VOUT(nom) 150 230 400 mA\nIOUT=0mA 0.42 1.3μA\nIGND Ground pincurrent\nIOUT=150mA 8 μA\nIEN ENpincurrent VEN=5.5V 40 nA\nVEN≤0.4V,2.2V≤VIN<5.5V,ISHDN Shutdown current (IGND) 18 130 nATJ=–40°Cto100°C\nf=10Hz 40 dBVIN=4.3V,\nPSRR Power-supply rejection ratio VOUT=3.3V, f=100Hz 20 dB\nIOUT=150mAf=1kHz 15 dB\nBW=100Hzto100kHz, VIN=3.2V,Vn Output noise voltage 108 μVRMSVOUT=2.7V,IOUT=1mA\nCOUT=1.0μF,VOUT=10% VOUT(nom) totSTR Startup time(2)500 μsVOUT=90% VOUT(nom)\nIOUT=150mA, COUT=1.0μF,\nVOUT=2.8V,tSHDN Shutdown time(3)500(4)μsVOUT=90% VOUT(nom) to\nVOUT=10% VOUT(nom)\nShutdown, temperature increasing 160 °C\nTsd Thermal shutdown temperature\nReset, temperature decreasing 140 °C\nTJ Operating junction temperature –40 125 °C\n(1) VDOisnotmeasured fordevices with VOUT(nom) ≤2.3Vbecause minimum VIN=2.2V.\n(2) Time from VEN=1.2VtoVOUT=90% (VOUT(nom) ).\n(3) Time from VEN=0.4VtoVOUT=10% (VOUT(nom) ).\n(4) See Shutdown intheFeature Description section formore details.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS782\n900\n800\n700\n600\n500\n400\n300\n200\n100\n0I (nA)GND\nV (V)IN3.8 4.0 4.2 4.4 4.6 4.8 5.0 5.2 5.4 5.6T = +25 C /c176JT = +125 C /c176J\nT = +85 C /c176J\nT = 40 C /c45 /c176J\n/c4540 /c4525 /c4510 125 110 95 80 65 50 35 20 5\nTJ( C)/c176V (V V/c45\nDO IN OUT)□(mV)250\n200\n150\n100\n50\n0150mA\n100mA\n50mA\n10mA\n0 25 50 75 100 125 150\nI (mA)OUTV (%)OUT3\n2\n1\n0\n/c451\n/c452\n/c453TJ=□+85 /c176CT = 40 /c45 /c176J C\nTJ=□+25 /c176C\n0 25 50 75 100 125 150\nI (mA)OUTV (V V/c45\nDO IN OUT)□(mV)250\n200\n150\n100\n50\n0TJ=□+125 /c176C\nTJ=□+85 /c176C\nT = 40 /c45 /c176J CTJ=□+25 /c176C\n3.8 4.0 4.2 4.4 4.6 4.8 5.0 5.2 5.4 5.6\nV (V)INV (%)OUT1.0\n0.8\n0.6\n0.4\n0.2\n0\n/c450.2\n/c450.4\n/c450.6\n/c450.8\n/c451.0T =□+85 /c176J CT = 40 /c45 /c176J C\nT =□+25 /c176J C\n3.8 4.0 4.2 4.4 4.6 4.8 5.0 5.2 5.4 5.6\nV (V)INV (%)OUT3\n2\n1\n0\n/c451\n/c452\n/c453TJ=□+85 /c176CT 40 /c45 /c176J= C\nTJ=□+25 /c176C\nTPS782\nSBVS115D –AUGUST 2008 –REVISED JANUARY 2015 www.ti.com\n6.6 Typical Characteristics\nOver theoperating temperature range ofTJ=–40°Cto125°C,VIN=VOUT(nom) +0.5Vor2.2V,whichever isgreater; IOUT\n=100μA,VEN=VIN,COUT=1μF,andCIN=1μF,unless otherwise noted.\nFigure 1.Line Regulation, IOUT=5mA, TPS78227 Figure 2.Line Regulation, IOUT=150mA, TPS78227\nFigure 3.Load Regulation, VIN=3.8V,TPS78227 Figure 4.Dropout Voltage vsOutput Current, VIN=0.95 ×\nVOUT(nom) ,TPS78227\nFigure 5.Dropout Voltage vsJunction Temperature, VIN= Figure 6.Ground PinCurrent vsInput Voltage, IOUT=0mA,\n0.95 ×VOUT(nom) ,TPS78227 TPS78233\n6 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS782\n/c4540 /c4525 /c4510 125 110 95 80 65 50 35 20 5\nT ( C)/c176JV (V)EN1.2\n1.1\n1.0\n0.9\n0.8\n0.7\n0.6\n0.5\n0.4V OnEN\nV OffEN\n/c4540 /c4525 /c4510 125 110 95 80 65 50 35 20 5\nTJ( C)/c176%/c68VOUT(V)1\n0\n/c451\n/c452150mA0.1mA\n5mA\n3.8 4.0 4.2 4.4 4.6 4.8 5.0 5.2 5.4 5.6\nV (V)INCurrent□Limit□(mA)300\n290\n280\n270\n260\n250\n240\n230\n220\n210\n200TJ=□+125 /c176CTJ=□+85 /c176CT = 40 /c45 /c176J C\nTJ=□+25 /c176C\n3.8 4.0 4.2 4.4 4.6 4.8 5.0 5.2 5.4 5.6\nV (V)INI (nA)EN2.0\n1.8\n1.6\n1.4\n1.2\n1.0\n0.8\n0.6\n0.4\n0.2\n0TJ=□+85 /c176CT = 40 /c45 /c176J C\nTJ=□+25 /c176C\n3.8 4.0 4.2 4.4 4.6 4.8 5.0 5.2 5.4 5.6\nV (V)INI ( A)/c109\nGND6\n5\n4\n3\n2\n1\n0T =□+125 C /c176J T =□+85 C /c176J\nT 40 /c45 /c176J= CT =□+25 C /c176J\n3.8 4.0 4.2 4.4 4.6 4.8 5.0 5.2 5.4 5.6\nV (V)INV (%)OUT3\n2\n1\n0\n/c451\n/c452\n/c453TJ=□+85 /c176CT 40 /c45 /c176J= C\nTJ=□+25 /c176C\nTPS782\nwww.ti.com SBVS115D –AUGUST 2008 –REVISED JANUARY 2015\nTypical Characteristics (continued)\nOver theoperating temperature range ofTJ=–40°Cto125°C,VIN=VOUT(nom) +0.5Vor2.2V,whichever isgreater; IOUT\n=100μA,VEN=VIN,COUT=1μF,andCIN=1μF,unless otherwise noted.\nFigure 7.Ground PinCurrent vsInput Voltage, IOUT=50 Figure 8.Ground PinCurrent vsInput Voltage, IOUT=150\nmA, TPS78227 mA, TPS78227\nFigure 9.Current Limit vsInput Voltage, VOUT=95% Figure 10.Enable PinCurrent vsInput Voltage, IOUT=100\nVOUT(nom) ,TPS78227 μA,TPS78227\nFigure 11.Enable PinHysteresis vsJunction Temperature, Figure 12.%ΔVOUTvsJunction Temperature, VIN=3.3V,\nIOUT=1mA, TPS78227 TPS78227\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS782\nVoltage□(1V/div)\nTime□(20ms/div)V =□5.5VIN\nV =□3.3VOUT\nI =□150mAOUT\nC =□10 F /c109OUTVIN\nVOUT Load□CurrentEnable\n0VCurrent□(50mA/div)\nVoltage□(1V/div)\nTime□(1ms/div)Load□Current\nV =□0.0V□to□5.5VIN\nV =□2.2VOUT\nI =□100mAOUT\nC =□10 F /c109OUTVIN\nVOUT0A\n0VCurrent□(50mA/div)\n10 10M 100 1k 10k 100k 1M\nFrequency□(Hz)PSRR□(dB)80\n70\n60\n50\n40\n30\n20\n10\n0150mA50mA1mA\nVoltage□(1V/div)\nTime□(20ms/div)Load□CurrentEnableVOUTVINV =□0.0V□toIN 5.0V\nV =□3.3VOUT\nI =□150mAOUT\nC =□10 F /c109OUT\n0VCurrent□(50mA/div)\n/c4540 /c4525 /c4510 125 110 95 80 65 50 35 20 5\nTJ( C)/c176% V (V)/c68OUT3\n2\n1\n0\n/c451\n/c452\n/c453150mA0.1mA\n5mA\n10 100 1k 10k 100k\nFrequency□(Hz)Output□Spectral□Noise□Density□( V/ )/c109 /c214Hz100\n10\n1\n0.1\n0.01\n0.001150mA\n109 V/c109RMS\n50mA\n109 V/c109RMS\n1mA\n108 V/c109RMS\nTPS782\nSBVS115D –AUGUST 2008 –REVISED JANUARY 2015 www.ti.com\nTypical Characteristics (continued)\nOver theoperating temperature range ofTJ=–40°Cto125°C,VIN=VOUT(nom) +0.5Vor2.2V,whichever isgreater; IOUT\n=100μA,VEN=VIN,COUT=1μF,andCIN=1μF,unless otherwise noted.\nFigure 13.%ΔVOUTvsJunction Temperature, VIN=3.7V, Figure 14.Output Spectral Noise Density vsFrequency, CIN\nTPS78227 =1μF,COUT=2.2μF,VIN=3.2V,TPS78227\nFigure 16.Input Voltage Ramp vsOutput Voltage,\nTPS78233 Figure 15.Ripple Rejection vsFrequency, VIN=4.2V,VOUT\n=2.7V,COUT=2.2μF,TPS78227\nFigure 17.Output Voltage vsEnable (Slow Ramp), Figure 18.Input Voltage vsDelay toOutput, TPS78222\nTPS78233\n8 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS782\nVoltage□(1V/div)\nTime□(1ms/div)Load\nCurrentV =□5.5VIN\nV =□3.3VOUT\nI =□150mAOUT\nC =□10 F /c109OUTVINVOUTEnable\n0VCurrent□(50mA/div)\nVoltage\n(100mV/div)\nTime□(5ms/div)Load\nCurrentV =□5.5VIN\nV =□3.3VOUT\nI =□0mA□to□10mAOUT\nC =□10 F /c109OUTVOUTEnable VINCurrent\n(10mA/div)\n0A\nVoltage□(1V/div)\nTime□(1ms/div)Load□Current\nV =□5.50VIN\nV =□3.3VOUT\nI =□150mAOUT\nCOUT=□10 /c109FVINVOUTEnable\n0VCurrent□(50mA/div)\nTPS782\nwww.ti.com SBVS115D –AUGUST 2008 –REVISED JANUARY 2015\nTypical Characteristics (continued)\nOver theoperating temperature range ofTJ=–40°Cto125°C,VIN=VOUT(nom) +0.5Vor2.2V,whichever isgreater; IOUT\n=100μA,VEN=VIN,COUT=1μF,andCIN=1μF,unless otherwise noted.\nFigure 19.Load Transient Response, TPS78233 Figure 20.Enable PinvsOutput Voltage Response and\nOutput Current, TPS78233\nFigure 21.Enable PinvsOutput Voltage Delay, TPS78233\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS782\nThermal\nShutdown\n10k/c87Current\nLimit\nBandgapIN\nENOUT\nEPROMMux\nLogicActive\nPull-\nDown\nGND\nTPS782\nSBVS115D –AUGUST 2008 –REVISED JANUARY 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe TPS782 family oflow-dropout regulators (LDOs) isdesigned specifically forbattery-powered applications\nwhere ultralow quiescent current isacritical parameter. The TPS782 family iscompatible with theTIMSP430\nand other similar products. The enable pin(EN) iscompatible with standard CMOS logic. This LDO family is\nstable with anyoutput capacitor greater than 1.0µF.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Internal Current Limit\nThe TPS782 isinternally current-limited toprotect theregulator during fault conditions. During current limit, the\noutput sources afixed amount ofcurrent thatislargely independent ofoutput voltage. Forreliable operation, the\ndevice should notbeoperated inacurrent limit state forextended periods oftime.\nThe PMOS pass element intheTPS782 series hasabuilt-in body diode thatconducts current when thevoltage\natOUT exceeds thevoltage atIN.This current isnotlimited, soifextended reverse voltage operation is\nanticipated, external limiting to5%ofrated output current may beappropriate.\n7.3.2 Active VOUTPulldown\nIntheTPS782 series, theactive pulldown discharges VOUTwhen thedevice isoff.However, theinput voltage\nmust begreater than 2.2Vfortheactive pulldown towork.\n10 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS782\nTPS78227\nGNDENIN OUTVIN VOUT\n1 F/c109 1 F/c1094.2V□to□5.5V 2.7V\nt□=□310k R/c87L/c180\n10k/c87+□RLCOUT/c180\nTPS782\nwww.ti.com SBVS115D –AUGUST 2008 –REVISED JANUARY 2015\nFeature Description (continued)\n7.3.3 Shutdown\nThe enable pin(EN) isactive high and iscompatible with standard and low-voltage CMOS levels. When\nshutdown capability isnotrequired, ENshould beconnected totheINpin,asshown inFigure 22.The TPS782\nseries, with internal active output pulldown circuitry, discharges theoutput towithin 5%VOUTwith atime (t)\nshown inEquation 1:\n(1)\nWhere:\nRL=output load resistance\nCOUT=output capacitance\nFigure 22.Circuit Showing ENTied High When Shutdown Capability IsNotRequired\n7.4 Device Functional Modes\nTable 1provides aquick comparison between thenormal, dropout, anddisabled modes ofoperation.\nTable 1.Device Functional Mode Comparison\nPARAMETER\nOPERATING MODE\nVIN EN IOUT TJ\nNormal VIN>VOUT(nom) +VDO VEN>VEN(HI) IOUT<ILIM TJ<TSD\nDropout VIN<VOUT(nom) +VDO VEN>VEN(HI) IOUT<ILIM TJ<TSD\nDisabled — VEN<VEN(LO) — TJ>TSD\n7.4.1 Normal Operation\nThedevice regulates tothenominal output voltage under thefollowing conditions:\n•Theinput voltage isgreater than thenominal output voltage plus thedropout voltage (VOUT(nom) +VDO).\n•Theenable voltage haspreviously exceeded theenable rising threshold voltage andnotyetdecreased below\ntheenable falling threshold.\n•Theoutput current isless than thecurrent limit (IOUT<ILIM).\n•Thedevice junction temperature isless than thethermal shutdown temperature (TJ<TSD).\n7.4.2 Dropout Operation\nIftheinput voltage islower than thenominal output voltage plus thespecified dropout voltage, butallother\nconditions aremetfornormal operation, thedevice operates indropout mode. Inthismode, theoutput voltage\ntracks theinput voltage. During this mode, thetransient performance ofthedevice becomes significantly\ndegraded because thepass device isinatriode state andnolonger controls thecurrent through theLDO. Line\norload transients indropout canresult inlarge output-voltage deviations.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS782\nTPS782xx\nGNDENIN OUTVIN VOUT\n1 F/c109 1 F/c109\nOn\nOff\nTPS782\nSBVS115D –AUGUST 2008 –REVISED JANUARY 2015 www.ti.com\n7.4.3 Disabled\nThedevice isdisabled under thefollowing conditions:\n•Theenable voltage isless than theenable falling threshold voltage orhasnotyetexceeded theenable rising\nthreshold.\n•Thedevice junction temperature isgreater than thethermal shutdown temperature (TJ>TSD).\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS782 family ofLDOs isfactory-programmable tohave afixed output. Note thatduring startup orsteady-\nstate conditions, itisimportant thattheENpinvoltage never exceed VIN+0.3V.\n8.2 Typical Application\nFigure 23.Typical Application Circuit\n8.2.1 Design Requirements\nSelect thedesired device based ontheoutput voltage.\nProvide aninput supply with adequate headroom toaccount fordropout and output current toaccount forthe\nGND pincurrent, andpower theload. Select input andoutput capacitors based onapplication needs.\n8.2.2 Detailed Design Procedure\n8.2.2.1 Input andOutput Capacitor Requirements\nAlthough aninput capacitor isnotrequired forstability, itisgood analog design practice toconnect a0.1-μFto\n1.0-μFlow equivalent series resistance (ESR) capacitor across theinput supply near theregulator. This\ncapacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple\nrejection. Ahigher-value capacitor may benecessary iflarge, fastrise-time load transients areanticipated, orif\nthedevice isnotlocated near thepower source. Ifsource impedance isnotsufficiently low, a0.1-μFinput\ncapacitor may benecessary toensure stability.\nThe TPS782 series isdesigned tobestable with standard ceramic capacitors with values of1.0μForlarger at\ntheoutput. X5R- andX7R-type capacitors arebest because they have minimal variation invalue andESR over\ntemperature. Maximum ESR should beless than 1.0Ω.With tolerance and dcbias effects, theminimum\ncapacitance toensure stability is1μF.\n12 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS782\n10 100 1k 10k 100k\nFrequency□(Hz)Output□Spectral□Noise□Density□( V/ )/c109 /c214Hz100\n10\n1\n0.1\n0.01\n0.001150mA\n109 V/c109RMS\n50mA\n109 V/c109RMS\n1mA\n108 V/c109RMS\n10 10M 100 1k 10k 100k 1M\nFrequency□(Hz)PSRR□(dB)80\n70\n60\n50\n40\n30\n20\n10\n0150mA50mA1mA\nTPS782\nwww.ti.com SBVS115D –AUGUST 2008 –REVISED JANUARY 2015\nTypical Application (continued)\n8.2.2.2 Dropout Voltage\nThe TPS782 uses aPMOS pass transistor toachieve lowdropout. When (VIN–VOUT)isless than thedropout\nvoltage (VDO),thePMOS pass device isthelinear region ofoperation and theinput-to-output resistance isthe\nRDS(ON) ofthePMOS pass element. VDOapproximately scales with output current because thePMOS device\nbehaves likearesistor indropout. Aswith anylinear regulator, PSRR and transient response aredegraded as\n(VIN–VOUT)approaches dropout. This effect isshown intheTypical Characteristics section. Refer toapplication\nreport SLVA207, Understanding LDO Dropout ,available fordownload from www.ti.com .\n8.2.2.3 Transient Response\nAswith any regulator, increasing thesize oftheoutput capacitor reduces over/undershoot magnitude but\nincreases duration ofthetransient response. Formore information, seeFigure 19.\n8.2.2.4 Minimum Load\nTheTPS782 series isstable with nooutput load. Traditional PMOS LDO regulators suffer from lower loop gain at\nvery light output loads. The TPS782 employs aninnovative, low-current circuit under very light orno-load\nconditions, resulting inimproved output voltage regulation performance down tozero output current. See\nFigure 19fortheload transient response.\n8.2.3 Application Curves\nFigure 24.Output Spectral Noise Density vsFrequency, Figure 25.Ripple Rejection vsFrequency, VIN=4.2V,\nCIN=1μF,COUT=2.2μF,VIN=3.2V,TPS78227 VOUT=2.7V,COUT=2.2μF,TPS78227\n8.3 Do\'sandDon’ts\nDoplace atleast one1-µFceramic capacitor asclose aspossible totheOUT pinoftheregulator.\nDonotplace theoutput capacitor more than 10mmaway from theregulator.\nDoconnect a0.1-μFto1.0-μFlowequivalent series resistance (ESR) capacitor across theINpinand GND of\ntheregulator.\nDonotexceed theabsolute maximum ratings.\n9Power Supply Recommendations\nForbest performance, connect alow-output impedance power supply directly totheINpinoftheTPS782 series.\nInductive impedances between theinput supply andtheINpincreate significant voltage excursions attheINpin\nduring startup orload transient events. Ifinductive impedances areunavoidable, useaninput capacitor.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS782\nP =□(V V ) I /c45 /c180D IN OUT OUT\nRepresents via used for\napplication-specific connectionsVOUT VIN\nCIN COUT\nGND PLANE1\n2\n3 45\nTPS782\nSBVS115D –AUGUST 2008 –REVISED JANUARY 2015 www.ti.com\n10Layout\n10.1 Layout Guidelines\nToimprove acperformance (such asPSRR, output noise, and transient response), itisrecommended thatthe\nprinted circuit board (PCB) bedesigned with separate ground planes forVINandVOUT,with each ground plane\nconnected only attheGND pinofthedevice. Inaddition, theground connection fortheoutput capacitor should\nconnect directly totheGND pinofthedevice. High ESR capacitors may degrade PSRR.\n10.2 Layout Example\nFigure 26.Layout Example forDDC Package\n10.3 Thermal Protection\nThermal protection disables thedevice output when thejunction temperature rises toapproximately 160°C,\nallowing thedevice tocool. Once thejunction temperature cools toapproximately 140°C,theoutput circuitry is\nenabled. Depending onpower dissipation, thermal resistance, and ambient temperature, thethermal protection\ncircuit may cycle onandoffagain. This cycling limits thedissipation oftheregulator, protecting itfrom damage\nasaresult ofoverheating.\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheatsink. Forreliable operation, junction temperature should belimited to125°Cmaximum. Toestimate the\nmargin ofsafety inacomplete design (including heatsink), increase theambient temperature until thethermal\nprotection istriggered; useworst-case loads andsignal conditions. Forgood reliability, thermal protection should\ntrigger atleast 35°Cabove themaximum expected ambient condition ofyour particular application. This\nconfiguration produces aworst-case junction temperature of125°Catthehighest expected ambient temperature\nandworst-case load.\nThe internal protection circuitry oftheTPS782 series hasbeen designed toprotect against overload conditions.\nHowever, itisnotintended toreplace proper heatsinking. Continuously running theTPS782 series intothermal\nshutdown degrades device reliability.\n10.4 Power Dissipation\nThe ability toremove heat from thedieisdifferent foreach package type, presenting different considerations in\nthePCB layout. The PCB area around thedevice that isfree ofother components moves theheat from the\ndevice totheambient air.Performance data forJEDEC low- and high-K boards aregiven intheThermal\nInformation table. Using heavier copper increases theeffectiveness inremoving heat from thedevice. The\naddition ofplated through-holes toheat-dissipating layers also improves theheatsink effectiveness. Power\ndissipation depends oninput voltage and load conditions. Power dissipation (PD)isequal totheproduct ofthe\noutput current times thevoltage drop across theoutput pass element (VINtoVOUT),asshown inEquation 2:\n(2)\n14 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS782\nTPS782\nwww.ti.com SBVS115D –AUGUST 2008 –REVISED JANUARY 2015\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using theTPS782.\nThe TPS782xxEVM evaluation modules (and related user guide )can berequested attheTexas Instruments\nwebsite through theproduct folders orpurchased directly from theTIeStore .\n11.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits andsystems. ASPICE model fortheTPS782 family isavailable through theproduct folders under\nSimulation Models .\n11.1.2 Device Nomenclature\nTable 2.Device Nomenclature(1)\nPRODUCT VOUT\nTPS782 xxyyyz XXisthenominal output voltage\nYYY isthepackage designator.\nZisthetape andreelquantity (R=3000, T=250).\n(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orseetheTI\nweb siteatwww.ti.com .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•Application report. Understanding LDO Dropout ,SLVA207\n•Product information. Low-power MCUs ,MSP430\n•Reference design. Water Meter Implementation with FRAM Microcontroller ,TIDU517\n11.3 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS782\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS78218DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SJY\nTPS78218DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SJY\nTPS78218DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SAF\nTPS78218DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SAF\nTPS78222DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 RAR\nTPS78222DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 RAR\nTPS78223DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 NXM\nTPS78223DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 NXM\nTPS78225DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CVD\nTPS78225DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CVD\nTPS78225DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CVD\nTPS78225DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CVD\nTPS78227DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CVE\nTPS78227DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CVE\nTPS78227DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CVE\nTPS78227DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CVE\nTPS78228DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CVF\nTPS78228DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CVF\nTPS78228DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 CVF\nTPS78228DRVRG4 ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 CVF\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS78228DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 CVF\nTPS78230DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OCK\nTPS78230DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OCK\nTPS78230DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODE\nTPS78230DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ODE\nTPS78233DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OAH\nTPS78233DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OAH\nTPS78236DDCR ACTIVE SOT-23-THIN DDC 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SCE\nTPS78236DDCT ACTIVE SOT-23-THIN DDC 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SCE\nTPS78236DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SCE\nTPS78236DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SCE\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 3 \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS782 :\n•Automotive: TPS782-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 17-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS78218DDCR SOT-23-\nTHINDDC 53000 179.0 8.43.23.21.44.08.0 Q3\nTPS78218DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTPS78218DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS78218DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS78218DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS78218DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS78222DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS78222DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS78222DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS78222DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS78223DDCR SOT-23-\nTHINDDC 53000 179.0 8.43.23.21.44.08.0 Q3\nTPS78223DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 17-Apr-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS78225DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS78225DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.13.051.14.08.0 Q3\nTPS78225DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTPS78225DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.13.051.14.08.0 Q3\nTPS78225DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS78225DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS78225DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS78225DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS78227DDCR SOT-23-\nTHINDDC 53000 179.0 8.43.23.21.44.08.0 Q3\nTPS78227DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTPS78227DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS78227DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS78227DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS78227DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS78228DDCR SOT-23-\nTHINDDC 53000 179.0 8.43.23.21.44.08.0 Q3\nTPS78228DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTPS78228DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS78228DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS78228DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS78230DDCR SOT-23-\nTHINDDC 53000 179.0 8.43.23.21.44.08.0 Q3\nTPS78230DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTPS78230DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS78230DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS78230DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS78230DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS78233DDCR SOT-23-\nTHINDDC 53000 180.0 8.43.13.051.14.08.0 Q3\nTPS78233DDCR SOT-23-\nTHINDDC 53000 179.0 8.43.23.21.44.08.0 Q3\nTPS78233DDCT SOT-23-\nTHINDDC 5250 180.0 8.43.13.051.14.08.0 Q3\nTPS78233DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTPS78236DDCR SOT-23-\nTHINDDC 53000 179.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 17-Apr-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS78236DDCT SOT-23-\nTHINDDC 5250 179.0 8.43.23.21.44.08.0 Q3\nTPS78236DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS78236DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS78236DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS78236DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 17-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS78218DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTPS78218DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTPS78218DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS78218DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS78218DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS78218DRVT WSON DRV 6250 200.0 183.0 25.0\nTPS78222DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS78222DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS78222DRVT WSON DRV 6250 200.0 183.0 25.0\nTPS78222DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS78223DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTPS78223DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTPS78225DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTPS78225DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTPS78225DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTPS78225DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTPS78225DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS78225DRVR WSON DRV 63000 205.0 200.0 33.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 17-Apr-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS78225DRVT WSON DRV 6250 200.0 183.0 25.0\nTPS78225DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS78227DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTPS78227DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTPS78227DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS78227DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS78227DRVT WSON DRV 6250 203.0 203.0 35.0\nTPS78227DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS78228DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTPS78228DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTPS78228DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS78228DRVT WSON DRV 6250 203.0 203.0 35.0\nTPS78228DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS78230DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTPS78230DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTPS78230DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS78230DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS78230DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS78230DRVT WSON DRV 6250 203.0 203.0 35.0\nTPS78233DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTPS78233DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTPS78233DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTPS78233DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTPS78236DDCR SOT-23-THIN DDC 53000 213.0 191.0 35.0\nTPS78236DDCT SOT-23-THIN DDC 5250 213.0 191.0 35.0\nTPS78236DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS78236DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS78236DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS78236DRVT WSON DRV 6250 203.0 203.0 35.0\nPack Materials-Page 5\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRV 6 WSON - 0.8 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4206925/F\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nwww.ti.comPACKAGE OUTLINE\nC0.20\n0.12 TYP0.25\nGAGE PLANE3.052.551.10.7\n0.10.0 TYP\n5X 0.50.3\n0.2 C A B\n0.60.3 TYP1.9\n0-8 TYP0.95A\n3.052.75B1.751.45\n(0.2)(0.15)SOT-23 - 1.1 max height DDC0005A\nSMALL OUTLINE TRANSISTOR\n4220752/A   03/2023SEATING PLANE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Reference JEDEC MO-193.4. Support pin may differ or may not be present.3\n4\n0.2 C A B1 5INDEX AREAPIN 1\nNOTE 4\n20.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.7)4X (0.95)\n(R0.05) TYP\n4220752/A   03/2023SOT-23 - 1.1 max height DDC0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPLOSED METAL SHOWN\nSCALE:15XSYMM\n1\n345\n2\nSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDERMASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.7)4X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.1 max height DDC0005A\nSMALL OUTLINE TRANSISTOR\n4220752/A   03/2023\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 7. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 THICK STENCIL\nSCALE:15XSYMMSYMM\n1\n345\n2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS78228DDCR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.2V to 5.5V
  - Output Voltage Range: 1.8V to 4.2V (fixed output voltage options available)
  
- **Current Ratings:**
  - Maximum Output Current: 150 mA
  - Ground Pin Current: 0.42 µA (typical at no load), 8 µA (at 150 mA load)

- **Power Consumption:**
  - Quiescent Current (IQ): 500 nA
  - Shutdown Current: 18 nA (typical)

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C

- **Package Type:**
  - Available in SOT-23-THIN (DDC) and WSON (DRV) packages

- **Special Features:**
  - Low dropout voltage: 130 mV at 150 mA (25°C), 175 mV at 150 mA (85°C)
  - 3% accuracy over load, line, and temperature
  - Stable with a 1.0 µF ceramic capacitor
  - Thermal shutdown and overcurrent protection
  - CMOS logic level-compatible enable pin
  - Active output pulldown when disabled

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS78228DDCR** is a low-dropout (LDO) linear regulator designed for battery-powered applications where ultra-low quiescent current is critical. It features a low quiescent current of 500 nA, making it ideal for microprocessors and microcontrollers in portable devices. The device is stable with a small output capacitor (≥1.0 µF), allowing for compact designs.

#### Typical Applications:
- **Battery-Powered Devices:** The TPS782 series is particularly suited for applications requiring minimal power consumption, such as:
  - Wireless handsets and smartphones
  - MP3 players
  - Battery-operated handheld products
  - Microcontroller power supplies (e.g., for MSP430)
  
- **Power Management:** The device can be used in various power management applications where low dropout and low power consumption are essential.

This summary provides a comprehensive overview of the TPS78228DDCR, highlighting its key specifications, features, and typical applications, making it suitable for engineers and designers looking to implement this component in their projects.