==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AxiBurst.cpp' ... 
WARNING: [HLS 200-40] AxiBurst.cpp:1:10: fatal error: 'axi4_sqrt.hpp' file not found
#include "axi4_sqrt.hpp"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AxiBurst.cpp' ... 
WARNING: [HLS 200-40] AxiBurst.cpp:1:10: fatal error: 'axi4_sqrt.hpp' file not found
#include "axi4_sqrt.hpp"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 948.082 ; gain = 854.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 948.082 ; gain = 854.035
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'AxiBurst' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 946.965 ; gain = 853.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 946.965 ; gain = 853.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 946.965 ; gain = 853.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 946.965 ; gain = 853.215
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 946.965 ; gain = 853.215
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'input' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:13:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:17:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:13:1)
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:15:10)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 946.965 ; gain = 853.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/input' to 'AxiBurst/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/in' to 'AxiBurst/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/out' to 'AxiBurst/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.buff.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.353 seconds; current allocated memory: 96.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 96.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'out_r' and 'len' to AXI-Lite port sqrt.
INFO: [SYN 201-210] Renamed object name 'AxiBurst_fsqrt_32ns_32ns_32_12_1' to 'AxiBurst_fsqrt_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'AxiBurst_fsqrt_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 97.772 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 946.965 ; gain = 853.215
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 17.41 seconds; peak allocated memory: 97.772 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 897.434 ; gain = 803.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 897.434 ; gain = 803.621
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'AxiBurst' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 946.770 ; gain = 853.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 946.770 ; gain = 853.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 946.770 ; gain = 853.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 946.770 ; gain = 853.348
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 946.770 ; gain = 853.348
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:27:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 946.770 ; gain = 853.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/value' to 'AxiBurst/value_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.425 seconds; current allocated memory: 95.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 95.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/value_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'value_r', 'n' and 'array_r' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 96.612 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 946.770 ; gain = 853.348
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 15.073 seconds; peak allocated memory: 96.612 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:1:
C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:28:26: error: expected ')'
   if (CheckPartition( i n, buff) == 1) {
                         ^
C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:28:22: note: to match this '('
   if (CheckPartition( i n, buff) == 1) {
                     ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:1:
C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:30:26: error: expected ')'
   if (CheckPartition( i n, buff) == 1) {
                         ^
C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:30:22: note: to match this '('
   if (CheckPartition( i n, buff) == 1) {
                     ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 946.887 ; gain = 853.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 946.887 ; gain = 853.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 946.887 ; gain = 853.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 946.887 ; gain = 853.047
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:30) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 946.887 ; gain = 853.047
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 946.887 ; gain = 853.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.655 seconds; current allocated memory: 96.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 96.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'array_r' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 97.575 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 946.887 ; gain = 853.047
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 18.886 seconds; peak allocated memory: 97.575 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 947.355 ; gain = 853.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 947.355 ; gain = 853.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.355 ; gain = 853.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.355 ; gain = 853.477
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:30) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.355 ; gain = 853.477
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.355 ; gain = 853.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.299 seconds; current allocated memory: 96.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 96.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'array_r' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 97.572 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 947.355 ; gain = 853.477
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 10.062 seconds; peak allocated memory: 97.572 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'n': C:\Users\16167\Downloads\axi4_burst\axi4_sqrt.cpp:11
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 946.777 ; gain = 853.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 946.777 ; gain = 853.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 946.777 ; gain = 853.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 946.777 ; gain = 853.227
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 946.777 ; gain = 853.227
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 946.777 ; gain = 853.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.096 seconds; current allocated memory: 96.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 96.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 97.274 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 946.777 ; gain = 853.227
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 14.141 seconds; peak allocated memory: 97.274 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 947.137 ; gain = 854.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 947.137 ; gain = 854.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.137 ; gain = 854.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.137 ; gain = 854.258
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.137 ; gain = 854.258
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.137 ; gain = 854.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.537 seconds; current allocated memory: 96.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 96.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 97.289 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 947.137 ; gain = 854.258
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 10.247 seconds; peak allocated memory: 97.289 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 946.695 ; gain = 853.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 946.695 ; gain = 853.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 946.695 ; gain = 853.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 946.695 ; gain = 853.930
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 946.695 ; gain = 853.930
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 946.695 ; gain = 853.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.941 seconds; current allocated memory: 96.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 96.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 97.274 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 946.695 ; gain = 853.930
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 24.393 seconds; peak allocated memory: 97.274 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 897.813 ; gain = 804.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 897.813 ; gain = 804.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.813 ; gain = 804.719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 897.813 ; gain = 804.719
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 897.813 ; gain = 804.719
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 897.813 ; gain = 804.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.954 seconds; current allocated memory: 96.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 96.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 97.280 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 897.813 ; gain = 804.719
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 22.313 seconds; peak allocated memory: 97.280 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 947.813 ; gain = 854.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 947.813 ; gain = 854.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.813 ; gain = 854.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.813 ; gain = 854.402
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.813 ; gain = 854.402
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.813 ; gain = 854.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.655 seconds; current allocated memory: 96.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 96.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 97.280 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 947.813 ; gain = 854.402
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 11.053 seconds; peak allocated memory: 97.280 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 946.855 ; gain = 853.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 946.855 ; gain = 853.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 946.855 ; gain = 853.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 946.855 ; gain = 853.641
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 946.855 ; gain = 853.641
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 946.855 ; gain = 853.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.873 seconds; current allocated memory: 94.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 94.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'array_r' to AXI-Lite port sqrt.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 1.432 seconds; current allocated memory: 95.018 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 946.855 ; gain = 853.641
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 27.23 seconds; peak allocated memory: 95.018 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 947.020 ; gain = 852.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 947.020 ; gain = 852.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 947.020 ; gain = 852.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 947.020 ; gain = 852.887
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 947.020 ; gain = 852.887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 947.020 ; gain = 852.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.001 seconds; current allocated memory: 94.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 94.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'array_r' to AXI-Lite port sqrt.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 95.034 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 947.020 ; gain = 852.887
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 13.394 seconds; peak allocated memory: 95.034 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.684 ; gain = 854.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.684 ; gain = 854.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 947.684 ; gain = 854.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 947.684 ; gain = 854.066
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 947.684 ; gain = 854.066
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 947.684 ; gain = 854.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.715 seconds; current allocated memory: 96.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 96.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 97.312 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 947.684 ; gain = 854.066
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 11.68 seconds; peak allocated memory: 97.312 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 947.039 ; gain = 854.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 947.039 ; gain = 854.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.039 ; gain = 854.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.039 ; gain = 854.121
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.039 ; gain = 854.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.039 ; gain = 854.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.026 seconds; current allocated memory: 94.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 94.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'array_r' to AXI-Lite port sqrt.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 95.034 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 947.039 ; gain = 854.121
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 10.247 seconds; peak allocated memory: 95.034 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 563.980 ; gain = 470.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 563.980 ; gain = 470.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 563.980 ; gain = 470.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 563.980 ; gain = 470.391
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 563.980 ; gain = 470.391
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 20 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 563.980 ; gain = 470.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.375 seconds; current allocated memory: 478.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 479.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 479.993 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 563.980 ; gain = 470.391
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 25.236 seconds; peak allocated memory: 479.993 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 563.391 ; gain = 469.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 563.391 ; gain = 469.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 563.391 ; gain = 469.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 563.391 ; gain = 469.695
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 563.391 ; gain = 469.695
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 25 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 927.875 ; gain = 834.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.916 seconds; current allocated memory: 861.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 96.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 97.298 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 927.875 ; gain = 834.180
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 22.85 seconds; peak allocated memory: 861.572 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 897.621 ; gain = 804.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 897.621 ; gain = 804.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 897.621 ; gain = 804.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 897.621 ; gain = 804.176
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 897.621 ; gain = 804.176
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 897.621 ; gain = 804.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.492 seconds; current allocated memory: 96.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 96.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 97.280 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 897.621 ; gain = 804.176
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 25.762 seconds; peak allocated memory: 97.280 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.625 ; gain = 853.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.625 ; gain = 853.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 946.625 ; gain = 853.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 946.625 ; gain = 853.277
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 946.625 ; gain = 853.277
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 946.625 ; gain = 853.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.826 seconds; current allocated memory: 96.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 96.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 97.296 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 946.625 ; gain = 853.277
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 11.542 seconds; peak allocated memory: 97.296 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 946.875 ; gain = 853.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 946.875 ; gain = 853.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.875 ; gain = 853.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.875 ; gain = 853.223
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.875 ; gain = 853.223
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31:24) in function 'AxiBurst' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.875 ; gain = 853.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.547 seconds; current allocated memory: 96.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 96.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 97.383 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 946.875 ; gain = 853.223
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 10.462 seconds; peak allocated memory: 97.383 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 946.738 ; gain = 853.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 946.738 ; gain = 853.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.738 ; gain = 853.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.738 ; gain = 853.715
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.738 ; gain = 853.715
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31:24) in function 'AxiBurst' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 25 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.738 ; gain = 853.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.463 seconds; current allocated memory: 96.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 96.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 97.385 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 946.738 ; gain = 853.715
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 11.9 seconds; peak allocated memory: 97.385 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 947.457 ; gain = 854.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 947.457 ; gain = 854.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.457 ; gain = 854.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.457 ; gain = 854.102
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.457 ; gain = 854.102
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31:24) in function 'AxiBurst' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 25 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.457 ; gain = 854.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.115 seconds; current allocated memory: 96.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 96.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 97.346 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 947.457 ; gain = 854.102
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 9.863 seconds; peak allocated memory: 97.346 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.957 ; gain = 854.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.957 ; gain = 854.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.957 ; gain = 854.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 947.957 ; gain = 854.523
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CheckPartition' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:50).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:54) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:54) in function 'CheckPartition' completely with a factor of 25.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 947.957 ; gain = 854.523
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 25 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 947.957 ; gain = 854.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CheckPartition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CheckPartition'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_load_2', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.981 seconds; current allocated memory: 107.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 107.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('call' operation ('tmp_1', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33) to 'CheckPartition') in the first pipeline iteration (II = 13 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('call' operation ('tmp_1', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33) to 'CheckPartition') in the first pipeline iteration (II = 14 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 108.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 108.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CheckPartition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CheckPartition'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 109.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'array_r' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 113.654 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 947.957 ; gain = 854.523
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 14.142 seconds; peak allocated memory: 113.654 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 946.602 ; gain = 853.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 946.602 ; gain = 853.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 946.602 ; gain = 853.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 946.602 ; gain = 853.195
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 946.602 ; gain = 853.195
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 946.602 ; gain = 853.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.178 seconds; current allocated memory: 94.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 94.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'array_r' to AXI-Lite port sqrt.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiBurst/m_axi_output_r_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AxiBurst/m_axi_output_r_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 95.036 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 946.602 ; gain = 853.195
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 19.968 seconds; peak allocated memory: 95.036 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.668 ; gain = 853.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 946.668 ; gain = 853.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 946.668 ; gain = 853.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'AxiBurst' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 946.668 ; gain = 853.227
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CheckPartition' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:50).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:54) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:54) in function 'CheckPartition' completely with a factor of 25.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 946.668 ; gain = 853.227
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 25 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 946.668 ; gain = 853.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AxiBurst' ...
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/output' to 'AxiBurst/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'AxiBurst/array' to 'AxiBurst/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CheckPartition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CheckPartition'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_load_2', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60) on array 'array_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.567 seconds; current allocated memory: 107.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 107.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('call' operation ('tmp_1', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33) to 'CheckPartition') in the first pipeline iteration (II = 13 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('call' operation ('tmp_1', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33) to 'CheckPartition') in the first pipeline iteration (II = 14 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 108.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 108.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CheckPartition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CheckPartition'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 109.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiBurst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AxiBurst/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AxiBurst' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'array_r' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiBurst'.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 113.654 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'AxiBurst_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 946.668 ; gain = 853.227
INFO: [VHDL 208-304] Generating VHDL RTL for AxiBurst.
INFO: [VLOG 209-307] Generating Verilog RTL for AxiBurst.
INFO: [HLS 200-112] Total elapsed time: 14.851 seconds; peak allocated memory: 113.654 MB.
