

================================================================
== Vitis HLS Report for 'pAccumulateFC'
================================================================
* Date:           Tue Apr  8 14:32:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.723 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      590|      649|  5.900 us|  6.490 us|  590|  649|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.09>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %k"   --->   Operation 21 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%realSum_sign_write_assign_loc = alloca i64 1"   --->   Operation 22 'alloca' 'realSum_sign_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%realSum_isZero_write_assign_loc = alloca i64 1"   --->   Operation 23 'alloca' 'realSum_isZero_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%realSum_regime_write_assign_loc = alloca i64 1"   --->   Operation 24 'alloca' 'realSum_regime_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%realSum_exponent_write_assign_loc = alloca i64 1"   --->   Operation 25 'alloca' 'realSum_exponent_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%realSum_mantissa_write_assign_loc = alloca i64 1"   --->   Operation 26 'alloca' 'realSum_mantissa_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%imagSum_sign_write_assign_loc = alloca i64 1"   --->   Operation 27 'alloca' 'imagSum_sign_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%imagSum_isZero_write_assign_loc = alloca i64 1"   --->   Operation 28 'alloca' 'imagSum_isZero_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%imagSum_regime_write_assign_loc = alloca i64 1"   --->   Operation 29 'alloca' 'imagSum_regime_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%imagSum_exponent_write_assign_loc = alloca i64 1"   --->   Operation 30 'alloca' 'imagSum_exponent_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%imagSum_mantissa_write_assign_loc = alloca i64 1"   --->   Operation 31 'alloca' 'imagSum_mantissa_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1339 = zext i6 %k_read" [posit_lib.cpp:1339]   --->   Operation 32 'zext' 'zext_ln1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [4/4] (7.09ns)   --->   "%conv = sitodp i32 %zext_ln1339" [posit_lib.cpp:1341]   --->   Operation 33 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 34 [3/4] (7.09ns)   --->   "%conv = sitodp i32 %zext_ln1339" [posit_lib.cpp:1341]   --->   Operation 34 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 35 [2/4] (7.09ns)   --->   "%conv = sitodp i32 %zext_ln1339" [posit_lib.cpp:1341]   --->   Operation 35 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 36 [1/4] (7.09ns)   --->   "%conv = sitodp i32 %zext_ln1339" [posit_lib.cpp:1341]   --->   Operation 36 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 37 [6/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 37 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 38 [5/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 38 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 39 [4/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 39 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.60>
ST_8 : Operation 40 [3/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 40 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.60>
ST_9 : Operation 41 [2/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 41 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.60>
ST_10 : Operation 42 [1/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 42 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.60>
ST_11 : Operation 43 [6/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 43 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.60>
ST_12 : Operation 44 [5/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 44 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 45 [4/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 45 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.60>
ST_14 : Operation 46 [3/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 46 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.60>
ST_15 : Operation 47 [2/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 47 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.60>
ST_16 : Operation 48 [1/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 48 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.61>
ST_17 : Operation 49 [2/2] (3.61ns)   --->   "%call_ret = call i38 @double2posit, i64 %div, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array, i52 %mask_table, i53 %one_half_table, i52 %mask_table_50, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [posit_lib.cpp:1341]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.88>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_1 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read"   --->   Operation 50 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/2] (0.48ns)   --->   "%call_ret = call i38 @double2posit, i64 %div, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array, i52 %mask_table, i53 %one_half_table, i52 %mask_table_50, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [posit_lib.cpp:1341]   --->   Operation 51 'call' 'call_ret' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%deltaTheta_sign = extractvalue i38 %call_ret" [posit_lib.cpp:1341]   --->   Operation 52 'extractvalue' 'deltaTheta_sign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%deltaTheta_isZero = extractvalue i38 %call_ret" [posit_lib.cpp:1341]   --->   Operation 53 'extractvalue' 'deltaTheta_isZero' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%deltaTheta_regime = extractvalue i38 %call_ret" [posit_lib.cpp:1341]   --->   Operation 54 'extractvalue' 'deltaTheta_regime' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%deltaTheta_mantissa = extractvalue i38 %call_ret" [posit_lib.cpp:1341]   --->   Operation 55 'extractvalue' 'deltaTheta_mantissa' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%empty = trunc i40 %p_read_1"   --->   Operation 56 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %p_read_1, i32 1"   --->   Operation 57 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%x_regime = partselect i6 @_ssdm_op_PartSelect.i6.i40.i32.i32, i40 %p_read_1, i32 3, i32 8"   --->   Operation 58 'partselect' 'x_regime' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%x_mantissa_6 = partselect i30 @_ssdm_op_PartSelect.i30.i40.i32.i32, i40 %p_read_1, i32 10, i32 39"   --->   Operation 59 'partselect' 'x_mantissa_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "%conv_i337_i = sext i6 %x_regime"   --->   Operation 60 'sext' 'conv_i337_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %p_read_1, i32 9"   --->   Operation 61 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (0.00ns)   --->   "%conv3_i13_i315_i = zext i1 %tmp_59"   --->   Operation 62 'zext' 'conv3_i13_i315_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 63 [1/1] (0.88ns)   --->   "%add_i321_i = add i7 %conv_i337_i, i7 %conv3_i13_i315_i"   --->   Operation 63 'add' 'add_i321_i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln1341 = call void @pAccumulateFC_Pipeline_VITIS_LOOP_1345_1, i1 %empty, i1 %tmp, i7 %add_i321_i, i30 %x_mantissa_6, i1 %deltaTheta_sign, i1 %deltaTheta_isZero, i6 %deltaTheta_regime, i30 %deltaTheta_mantissa, i30 %imagSum_mantissa_write_assign_loc, i1 %imagSum_exponent_write_assign_loc, i6 %imagSum_regime_write_assign_loc, i1 %imagSum_isZero_write_assign_loc, i1 %imagSum_sign_write_assign_loc, i30 %realSum_mantissa_write_assign_loc, i1 %realSum_exponent_write_assign_loc, i6 %realSum_regime_write_assign_loc, i1 %realSum_isZero_write_assign_loc, i1 %realSum_sign_write_assign_loc" [posit_lib.cpp:1341]   --->   Operation 64 'call' 'call_ln1341' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln1341 = call void @pAccumulateFC_Pipeline_VITIS_LOOP_1345_1, i1 %empty, i1 %tmp, i7 %add_i321_i, i30 %x_mantissa_6, i1 %deltaTheta_sign, i1 %deltaTheta_isZero, i6 %deltaTheta_regime, i30 %deltaTheta_mantissa, i30 %imagSum_mantissa_write_assign_loc, i1 %imagSum_exponent_write_assign_loc, i6 %imagSum_regime_write_assign_loc, i1 %imagSum_isZero_write_assign_loc, i1 %imagSum_sign_write_assign_loc, i30 %realSum_mantissa_write_assign_loc, i1 %realSum_exponent_write_assign_loc, i6 %realSum_regime_write_assign_loc, i1 %realSum_isZero_write_assign_loc, i1 %realSum_sign_write_assign_loc" [posit_lib.cpp:1341]   --->   Operation 65 'call' 'call_ln1341' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 66 [1/1] (0.00ns)   --->   "%imagSum_mantissa_write_assign_loc_load = load i30 %imagSum_mantissa_write_assign_loc"   --->   Operation 66 'load' 'imagSum_mantissa_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 67 [1/1] (0.00ns)   --->   "%imagSum_exponent_write_assign_loc_load = load i1 %imagSum_exponent_write_assign_loc"   --->   Operation 67 'load' 'imagSum_exponent_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 68 [1/1] (0.00ns)   --->   "%imagSum_regime_write_assign_loc_load = load i6 %imagSum_regime_write_assign_loc"   --->   Operation 68 'load' 'imagSum_regime_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 69 [1/1] (0.00ns)   --->   "%imagSum_isZero_write_assign_loc_load = load i1 %imagSum_isZero_write_assign_loc"   --->   Operation 69 'load' 'imagSum_isZero_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 70 [1/1] (0.00ns)   --->   "%imagSum_sign_write_assign_loc_load = load i1 %imagSum_sign_write_assign_loc"   --->   Operation 70 'load' 'imagSum_sign_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 71 [1/1] (0.00ns)   --->   "%realSum_mantissa_write_assign_loc_load = load i30 %realSum_mantissa_write_assign_loc"   --->   Operation 71 'load' 'realSum_mantissa_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 72 [1/1] (0.00ns)   --->   "%realSum_exponent_write_assign_loc_load = load i1 %realSum_exponent_write_assign_loc"   --->   Operation 72 'load' 'realSum_exponent_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 73 [1/1] (0.00ns)   --->   "%realSum_regime_write_assign_loc_load = load i6 %realSum_regime_write_assign_loc"   --->   Operation 73 'load' 'realSum_regime_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 74 [1/1] (0.00ns)   --->   "%realSum_isZero_write_assign_loc_load = load i1 %realSum_isZero_write_assign_loc"   --->   Operation 74 'load' 'realSum_isZero_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 75 [1/1] (0.00ns)   --->   "%realSum_sign_write_assign_loc_load = load i1 %realSum_sign_write_assign_loc"   --->   Operation 75 'load' 'realSum_sign_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i78 <undef>, i1 %realSum_sign_write_assign_loc_load"   --->   Operation 76 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i78 %newret2, i1 %realSum_isZero_write_assign_loc_load"   --->   Operation 77 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 78 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i78 %newret4, i6 %realSum_regime_write_assign_loc_load"   --->   Operation 78 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i78 %newret6, i1 %realSum_exponent_write_assign_loc_load"   --->   Operation 79 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i78 %newret8, i30 %realSum_mantissa_write_assign_loc_load"   --->   Operation 80 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i78 %newret1, i1 %imagSum_sign_write_assign_loc_load"   --->   Operation 81 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 82 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i78 %newret3, i1 %imagSum_isZero_write_assign_loc_load"   --->   Operation 82 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 83 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i78 %newret5, i6 %imagSum_regime_write_assign_loc_load"   --->   Operation 83 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 84 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i78 %newret7, i1 %imagSum_exponent_write_assign_loc_load"   --->   Operation 84 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i78 %newret9, i30 %imagSum_mantissa_write_assign_loc_load"   --->   Operation 85 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i78 %newret10"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.098ns
The critical path consists of the following:
	wire read operation ('k_read') on port 'k' [19]  (0.000 ns)
	'sitodp' operation 64 bit ('conv', posit_lib.cpp:1341) [31]  (7.098 ns)

 <State 2>: 7.098ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', posit_lib.cpp:1341) [31]  (7.098 ns)

 <State 3>: 7.098ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', posit_lib.cpp:1341) [31]  (7.098 ns)

 <State 4>: 7.098ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', posit_lib.cpp:1341) [31]  (7.098 ns)

 <State 5>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', posit_lib.cpp:1341) [32]  (6.602 ns)

 <State 6>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', posit_lib.cpp:1341) [32]  (6.602 ns)

 <State 7>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', posit_lib.cpp:1341) [32]  (6.602 ns)

 <State 8>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', posit_lib.cpp:1341) [32]  (6.602 ns)

 <State 9>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', posit_lib.cpp:1341) [32]  (6.602 ns)

 <State 10>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', posit_lib.cpp:1341) [32]  (6.602 ns)

 <State 11>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div', posit_lib.cpp:1341) [33]  (6.602 ns)

 <State 12>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div', posit_lib.cpp:1341) [33]  (6.602 ns)

 <State 13>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div', posit_lib.cpp:1341) [33]  (6.602 ns)

 <State 14>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div', posit_lib.cpp:1341) [33]  (6.602 ns)

 <State 15>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div', posit_lib.cpp:1341) [33]  (6.602 ns)

 <State 16>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div', posit_lib.cpp:1341) [33]  (6.602 ns)

 <State 17>: 3.613ns
The critical path consists of the following:
	'call' operation 38 bit ('call_ret', posit_lib.cpp:1341) to 'double2posit' [34]  (3.613 ns)

 <State 18>: 0.887ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read' [18]  (0.000 ns)
	'add' operation 7 bit ('add_i321_i') [46]  (0.887 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
