# `hdl_analyzer`

This is python library/program for extract some information from HDL designs.
It uses hdlConvertorAst as dependence for reading/parsing VHDL/Verilog/SystemVerilog sources.

## License

This module is under LGPLv3 license. See LICENSE file for more details.


