// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/*
 * Copyright 2018 - 2020 TQ-Systems GmbH
 */

/dts-v1/;

#include "imx8qxp-tqma8xqp.dtsi"
#include <dt-bindings/net/ti-dp83867.h>

/ {
	model = "TQ-Systems i.MX8QXP TQMa8XQP on MBa8Xx";
	compatible = "tq,imx8qxp-mba8xx", "tq,imx8qxp-tqma8xqp", "fsl,imx8qxp";

	aliases {
		gpio8 = &pca9538;
	};

	chosen {
		bootargs = "console=ttyLP1,115200 earlycon";
		stdout-path = &lpuart1;
	};

	reg_usdhc2_vmmc: regulator-usdhc2-vmmc {
		compatible = "regulator-fixed";
		regulator-name = "SD1_PWR";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	reg_1v8: regulator-1v8 {
		compatible = "regulator-fixed";
		regulator-name = "V_1V8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	reg_12v0: regulator-12v0 {
		compatible = "regulator-fixed";
		regulator-name = "V_12V";
		regulator-min-microvolt = <12000000>;
		regulator-max-microvolt = <12000000>;
		gpio = <&pca9538 6 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_pcie_1v5: regulator-pcie-1v5 {
		compatible = "regulator-fixed";
		regulator-name = "PCIE_1V5";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_pcie_1v5>;
		regulator-min-microvolt = <1500000>;
		regulator-max-microvolt = <1500000>;
		gpio = <&gpio0 30 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <1000>;
		enable-active-high;
		status = "okay";
	};

	reg_pcie_3v3: regulator-pcie-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "PCIE_3V3";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_pcie_3v3>;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio0 31 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <1000>;
		enable-active-high;
		status = "okay";
	};
};

&i2c1 {
	/* NXP SE97BTP with temperature sensor + eeprom */
	se97b_1c: temperature-sensor-eeprom@1c {
		compatible = "nxp,se97", "jedec,jc-42.4-temp";
		reg = <0x1c>;
		status = "okay";
	};

	at24c02_54: eeprom@54 {
		compatible = "nxp,se97b", "atmel,24c02";
		reg = <0x54>;
		pagesize = <16>;
		status = "okay";
	};

	pca9538: expander@70 {
		compatible = "nxp,pca9538";
		reg = <0x70>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pca9538>;
		vcc-supply = <&reg_1v8>;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio3 2 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	phy-reset-post-delay = <50>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			enet-phy-lane-no-swap;
			/* LED0: Link, LED2: activity */
			ti,led-function = <0x0100>;
			/* LED0/2: active High, driven by phy function */
			ti,led-ctrl = <0x1414>;
		};

		ethphy3: ethernet-phy@3 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <3>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			enet-phy-lane-no-swap;
			/* LED0: Link, LED2: activity */
			ti,led-function = <0x0100>;
			/* LED0/2: active High, driven by phy function */
			ti,led-ctrl = <0x1414>;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec2>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy3>;
	fsl,magic-packet;
	phy-reset-gpios = <&gpio3 3 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	phy-reset-post-delay = <50>;

	status = "okay";
};

&iomuxc {
	pinctrl_fec1: fec1grp {
		fsl,pins = <
			SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0_PAD	0x000014a0

			SC_P_ENET0_MDC_CONN_ENET0_MDC			0x06000041
			SC_P_ENET0_MDIO_CONN_ENET0_MDIO			0x06000041
			SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x00000040
			SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x00000040
			SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x00000040
			SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x00000040
			SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x00000040
			SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x00000040
			SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x00000040
			SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x00000040
			SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x00000040
			SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x00000040
			SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x00000040
			SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x00000040
			/* PHY Reset */
			SC_P_CSI_EN_LSIO_GPIO3_IO02			0x00000040
			/* PHY IRQ / PWDN */
			SC_P_CSI_PCLK_LSIO_GPIO3_IO00			0x00000040
		>;
	};

	pinctrl_fec2: fec2grp {
		fsl,pins = <
			SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1_PAD	0x000014a0

			SC_P_ESAI0_SCKR_CONN_ENET1_RGMII_TX_CTL		0x00000040
			SC_P_ESAI0_FSR_CONN_ENET1_RGMII_TXC		0x00000040
			SC_P_ESAI0_TX4_RX1_CONN_ENET1_RGMII_TXD0	0x00000040
			SC_P_ESAI0_TX5_RX0_CONN_ENET1_RGMII_TXD1	0x00000040
			SC_P_ESAI0_FST_CONN_ENET1_RGMII_TXD2		0x00000040
			SC_P_ESAI0_SCKT_CONN_ENET1_RGMII_TXD3		0x00000040
			SC_P_ESAI0_TX0_CONN_ENET1_RGMII_RXC		0x00000040
			SC_P_SPDIF0_TX_CONN_ENET1_RGMII_RX_CTL		0x00000040
			SC_P_SPDIF0_RX_CONN_ENET1_RGMII_RXD0		0x00000040
			SC_P_ESAI0_TX3_RX2_CONN_ENET1_RGMII_RXD1	0x00000040
			SC_P_ESAI0_TX2_RX3_CONN_ENET1_RGMII_RXD2	0x00000040
			SC_P_ESAI0_TX1_CONN_ENET1_RGMII_RXD3		0x00000040
			/* PHY Reset */
			SC_P_CSI_RESET_LSIO_GPIO3_IO03			0x00000040
			/* PHY IRQ / PWDN */
			SC_P_CSI_MCLK_LSIO_GPIO3_IO01			0x00000040
		>;
	};

	pinctrl_lpuart1: lpuart1grp {
		fsl,pins = <
			SC_P_UART1_RX_ADMA_UART1_RX		0x06000021
			SC_P_UART1_TX_ADMA_UART1_TX		0x06000021
		>;
	};

	pinctrl_pca9538: pca9538grp {
		fsl,pins = <
			/* Muxing as GPIO (no pull) for PE1_INT# (not used) to avoid mistakes */
			SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO19	0x00000061
		>;
	};

	pinctrl_reg_pcie_1v5: regpcie1v5grp {
		fsl,pins = <
			SC_P_SAI1_RXC_LSIO_GPIO0_IO30		0x00000021
		>;
	};

	pinctrl_reg_pcie_3v3: regpcie3v3grp {
		fsl,pins = <
			SC_P_SAI1_RXFS_LSIO_GPIO0_IO31		0x00000021
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
		fsl,pins = <
			SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO19	0x00000021
			SC_P_USDHC1_WP_LSIO_GPIO4_IO21		0x00000021
			SC_P_USDHC1_CD_B_LSIO_GPIO4_IO22	0x00000021
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000041
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000021
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000021
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000021
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000021
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000021
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000021
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000020
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000020
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000020
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000020
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000020
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000020
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000020
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000020
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};
};

&lpuart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart1>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	cd-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio4 21 GPIO_ACTIVE_HIGH>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	no-sdio;
	no-mmc;
	status = "okay";
};
