<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br965.v</a>
defines: 
time_elapsed: 1.364s
ram usage: 40280 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpapdyy2u2/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br965.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br965.v:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br965.v:13</a>: No timescale set for &#34;shim&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br965.v:13</a>: Compile module &#34;work@shim&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br965.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br965.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpapdyy2u2/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpapdyy2u2/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpapdyy2u2/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@shim, file:<a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br965.v</a>, line:13, parent:work@top
   |vpiDefName:work@shim
   |vpiFullName:work@shim
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:21
       |vpiFullName:work@shim
       |vpiStmt:
       \_delay_control: , line:22
         |#1
         |vpiStmt:
         \_sys_func_call: ($display), line:22
           |vpiName:$display
           |vpiArgument:
           \_ref_obj: (value), line:22
             |vpiName:value
       |vpiStmt:
       \_if_else: , line:23
         |vpiCondition:
         \_operation: , line:23
           |vpiOpType:16
           |vpiOperand:
           \_ref_obj: (value), line:23
             |vpiName:value
             |vpiFullName:work@shim.value
           |vpiOperand:
           \_constant: , line:23
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiStmt:
         \_sys_func_call: ($display), line:24
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:24
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
         |vpiElseStmt:
         \_sys_func_call: ($display), line:26
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:26
             |vpiConstType:6
             |vpiDecompile:&#34;FAILED&#34;
             |vpiSize:8
             |STRING:&#34;FAILED&#34;
   |vpiPort:
   \_port: (bit0), line:14
     |vpiName:bit0
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bit0), line:14
         |vpiName:bit0
         |vpiFullName:work@shim.bit0
         |vpiNetType:1
   |vpiPort:
   \_port: (bit1), line:15
     |vpiName:bit1
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bit1), line:15
         |vpiName:bit1
         |vpiFullName:work@shim.bit1
         |vpiNetType:1
   |vpiPort:
   \_port: (bit2), line:16
     |vpiName:bit2
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bit2), line:16
         |vpiName:bit2
         |vpiFullName:work@shim.bit2
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:19
     |vpiRhs:
     \_operation: , line:19
       |vpiOpType:33
       |vpiOperand:
       \_ref_obj: (bit2), line:19
         |vpiName:bit2
       |vpiOperand:
       \_ref_obj: (bit1), line:19
         |vpiName:bit1
       |vpiOperand:
       \_ref_obj: (bit0), line:19
         |vpiName:bit0
     |vpiLhs:
     \_ref_obj: (value), line:19
       |vpiName:value
       |vpiFullName:work@shim.value
   |vpiNet:
   \_logic_net: (bit0), line:14
   |vpiNet:
   \_logic_net: (bit1), line:15
   |vpiNet:
   \_logic_net: (bit2), line:16
   |vpiNet:
   \_logic_net: (value), line:19
     |vpiName:value
     |vpiFullName:work@shim.value
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br965.v</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiContAssign:
   \_cont_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:7
       |vpiDecompile:2
       |vpiSize:32
       |INT:2
     |vpiLhs:
     \_ref_obj: (value), line:3
       |vpiName:value
       |vpiFullName:work@top.value
   |vpiNet:
   \_logic_net: (value), line:3
     |vpiName:value
     |vpiFullName:work@top.value
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br965.v</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@shim (shim), file:<a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br965.v</a>, line:5, parent:work@top
     |vpiDefName:work@shim
     |vpiName:shim
     |vpiFullName:work@top.shim
     |vpiPort:
     \_port: (bit0), line:14, parent:shim
       |vpiName:bit0
       |vpiDirection:3
       |vpiHighConn:
       \_ref_obj: (value), line:6
         |vpiName:value
         |vpiActual:
         \_logic_net: (value), line:3, parent:work@top
           |vpiName:value
           |vpiFullName:work@top.value
           |vpiNetType:1
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (bit0), line:14, parent:shim
           |vpiName:bit0
           |vpiFullName:work@top.shim.bit0
           |vpiNetType:1
     |vpiPort:
     \_port: (bit1), line:15, parent:shim
       |vpiName:bit1
       |vpiDirection:3
       |vpiHighConn:
       \_ref_obj: (value), line:7
         |vpiName:value
         |vpiActual:
         \_logic_net: (value), line:3, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (bit1), line:15, parent:shim
           |vpiName:bit1
           |vpiFullName:work@top.shim.bit1
           |vpiNetType:1
     |vpiPort:
     \_port: (bit2), line:16, parent:shim
       |vpiName:bit2
       |vpiDirection:3
       |vpiHighConn:
       \_ref_obj: (value), line:8
         |vpiName:value
         |vpiActual:
         \_logic_net: (value), line:3, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (bit2), line:16, parent:shim
           |vpiName:bit2
           |vpiFullName:work@top.shim.bit2
           |vpiNetType:1
     |vpiNet:
     \_logic_net: (bit0), line:14, parent:shim
     |vpiNet:
     \_logic_net: (bit1), line:15, parent:shim
     |vpiNet:
     \_logic_net: (bit2), line:16, parent:shim
     |vpiNet:
     \_logic_net: (value), line:19, parent:shim
       |vpiName:value
       |vpiFullName:work@top.shim.value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:19
         |vpiLeftRange:
         \_constant: , line:19
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:19
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/br965.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br965.v</a>, line:1
   |vpiNet:
   \_logic_net: (value), line:3, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \shim of type 32
Object: \bit0 of type 44
Object: \bit1 of type 44
Object: \bit2 of type 44
Object: \bit0 of type 36
Object: \bit1 of type 36
Object: \bit2 of type 36
Object: \value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_shim of type 32
Object: \bit0 of type 44
Object: \bit1 of type 44
Object: \bit2 of type 44
Object:  of type 8
Object: \value of type 608
Object:  of type 39
Object: \bit2 of type 608
Object: \bit1 of type 608
Object: \bit0 of type 608
Object:  of type 24
Object:  of type 4
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>