Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: topModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topModule"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : topModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/topModule is now defined in a different file.  It was defined in "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab2/topModule.vhd", and is now defined in "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/topModule.vhd".
WARNING:HDLParsers:3607 - Unit work/topModule/Behavioral is now defined in a different file.  It was defined in "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab2/topModule.vhd", and is now defined in "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/topModule.vhd".
WARNING:HDLParsers:3607 - Unit work/ramBlock is now defined in a different file.  It was defined in "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab2/ramBlock.vhd", and is now defined in "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/ramBlock.vhd".
WARNING:HDLParsers:3607 - Unit work/ramBlock/Behavioral is now defined in a different file.  It was defined in "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab2/ramBlock.vhd", and is now defined in "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/ramBlock.vhd".
WARNING:HDLParsers:3607 - Unit work/rs232 is now defined in a different file.  It was defined in "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab2/rs232.vhd", and is now defined in "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/rs232.vhd".
WARNING:HDLParsers:3607 - Unit work/rs232/Behavioral is now defined in a different file.  It was defined in "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab2/rs232.vhd", and is now defined in "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/rs232.vhd".
Compiling vhdl file "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/rs232.vhd" in Library work.
Architecture behavioral of Entity rs232 is up to date.
Compiling vhdl file "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/ramBlock.vhd" in Library work.
Architecture behavioral of Entity ramblock is up to date.
Compiling vhdl file "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/topModule.vhd" in Library work.
Architecture behavioral of Entity topmodule is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <topModule> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rs232> in library <work> (architecture <behavioral>) with generics.
	MCLK_CYCLE = 3124
	SCLK_CYCLE = 1
	WAIT_CYCLE = 6
	inc = 151
	nofData = 128
	nofTest = 21
	pow = 16

Analyzing hierarchy for entity <ramBlock> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <topModule> in library <work> (Architecture <behavioral>).
Entity <topModule> analyzed. Unit <topModule> generated.

Analyzing generic Entity <rs232> in library <work> (Architecture <behavioral>).
	MCLK_CYCLE = 3124
	SCLK_CYCLE = 1
	WAIT_CYCLE = 6
	inc = 151
	nofData = 128
	nofTest = 21
	pow = 16
Entity <rs232> analyzed. Unit <rs232> generated.

Analyzing Entity <ramBlock> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/ramBlock.vhd" line 25: Index value(s) does not match array range, simulation mismatch.
Entity <ramBlock> analyzed. Unit <ramBlock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rs232>.
    Related source file is "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/rs232.vhd".
    Found 21x8-bit ROM for signal <buff_in$rom0000> created at line 104.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 10                                             |
    | Clock              | clk_baud                  (rising_edge)        |
    | Reset              | tx_start                  (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit register for signal <acc>.
    Found 17-bit adder for signal <acc$add0000> created at line 59.
    Found 8-bit register for signal <buff_in>.
    Found 13-bit up counter for signal <cntData>.
    Found 13-bit up counter for signal <cntTest>.
    Found 12-bit up counter for signal <count>.
    Found 3-bit up counter for signal <counter>.
    Found 1-bit register for signal <flag>.
    Found 8-bit up counter for signal <indData>.
    Found 13-bit adder for signal <indData$add0000> created at line 129.
    Found 5-bit up counter for signal <indTest>.
    Found 13-bit adder for signal <indTest$add0000> created at line 109.
    Found 1-bit register for signal <mclk>.
    Found 3-bit adder for signal <state$add0000> created at line 172.
    Found 1-bit register for signal <tmp_txd>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   6 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <rs232> synthesized.


Synthesizing Unit <ramBlock>.
    Related source file is "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/ramBlock.vhd".
    Found 8000x8-bit ROM for signal <output$rom0000> created at line 25.
    Found 8-bit register for signal <output>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <ramBlock> synthesized.


Synthesizing Unit <topModule>.
    Related source file is "C:/Users/ass/Downloads/EEE 495/EEE 495/lab2/topModule.vhd".
    Found 13-bit up counter for signal <counter>.
    Found 8-bit register for signal <rsData>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <topModule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 21x8-bit ROM                                          : 1
 8000x8-bit ROM                                        : 1
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 2
 17-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 7
 12-bit up counter                                     : 1
 13-bit up counter                                     : 3
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 3
 17-bit register                                       : 1
 8-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <rsComponent/state/FSM> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 start | 0000000001
 s1    | 0000000010
 s2    | 0000000100
 s3    | 0000001000
 s4    | 0000010000
 s5    | 0000100000
 s6    | 0001000000
 s7    | 0010000000
 s8    | 0100000000
 stop  | 1000000000
---------------------

Synthesizing (advanced) Unit <ramBlock>.
INFO:Xst:3044 - The ROM <Mrom_output_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <output>.
INFO:Xst:3225 - The RAM <Mrom_output_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8000-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ramBlock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 8000x8-bit single-port block RAM                      : 1
# ROMs                                                 : 1
 21x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 2
 17-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 7
 12-bit up counter                                     : 1
 13-bit up counter                                     : 3
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <topModule> ...

Optimizing unit <rs232> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topModule, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 113
 Flip-Flops                                            : 113

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : topModule.ngr
Top Level Output File Name         : topModule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 425
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 89
#      LUT2                        : 37
#      LUT2_L                      : 1
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 52
#      LUT4_D                      : 4
#      LUT4_L                      : 2
#      MUXCY                       : 94
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 101
# FlipFlops/Latches                : 113
#      FDE                         : 17
#      FDR                         : 25
#      FDRE                        : 56
#      FDRS                        : 1
#      FDS                         : 14
# RAMS                             : 4
#      RAMB16_S2                   : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 12
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      120  out of    960    12%  
 Number of Slice Flip Flops:            113  out of   1920     5%  
 Number of 4 input LUTs:                222  out of   1920    11%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of     83    16%  
 Number of BRAMs:                         4  out of      4   100%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
rsComponent/mclk1                  | BUFG                            | 21    |
rsComponent/acc_16                 | NONE(rsComponent/state_FSM_FFd2)| 14    |
clock                              | BUFGP                           | 82    |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.696ns (Maximum Frequency: 129.939MHz)
   Minimum input arrival time before clock: 5.411ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'rsComponent/mclk1'
  Clock period: 4.598ns (frequency: 217.476MHz)
  Total number of paths / destination ports: 260 / 26
-------------------------------------------------------------------------
Delay:               4.598ns (Levels of Logic = 2)
  Source:            counter_12 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      rsComponent/mclk1 rising
  Destination Clock: rsComponent/mclk1 rising

  Data Path: counter_12 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.514   0.721  counter_12 (counter_12)
     LUT2:I0->O            1   0.612   0.509  counter_and00000 (counter_and00000)
     LUT4:I0->O           13   0.612   0.836  counter_and000038 (counter_and0000)
     FDRE:R                    0.795          counter_0
    ----------------------------------------
    Total                      4.598ns (2.533ns logic, 2.065ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rsComponent/acc_16'
  Clock period: 4.239ns (frequency: 235.885MHz)
  Total number of paths / destination ports: 55 / 21
-------------------------------------------------------------------------
Delay:               4.239ns (Levels of Logic = 3)
  Source:            rsComponent/state_FSM_FFd8 (FF)
  Destination:       rsComponent/tmp_txd (FF)
  Source Clock:      rsComponent/acc_16 rising
  Destination Clock: rsComponent/acc_16 rising

  Data Path: rsComponent/state_FSM_FFd8 to rsComponent/tmp_txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  rsComponent/state_FSM_FFd8 (rsComponent/state_FSM_FFd8)
     LUT4:I0->O            1   0.612   0.509  rsComponent/tmp_txd_mux00024 (rsComponent/tmp_txd_mux00024)
     LUT4:I0->O            1   0.612   0.509  rsComponent/tmp_txd_mux000236 (rsComponent/tmp_txd_mux000236)
     LUT3:I0->O            1   0.612   0.000  rsComponent/tmp_txd_mux000291 (rsComponent/tmp_txd_mux0002)
     FDS:D                     0.268          rsComponent/tmp_txd
    ----------------------------------------
    Total                      4.239ns (2.618ns logic, 1.621ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 7.696ns (frequency: 129.939MHz)
  Total number of paths / destination ports: 5858 / 194
-------------------------------------------------------------------------
Delay:               7.696ns (Levels of Logic = 5)
  Source:            rsComponent/indTest_0 (FF)
  Destination:       rsComponent/cntTest_12 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: rsComponent/indTest_0 to rsComponent/cntTest_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.514   1.016  rsComponent/indTest_0 (rsComponent/indTest_0)
     LUT2_L:I0->LO         1   0.612   0.103  rsComponent/cntTest_not0003_SW0 (N12)
     LUT4:I3->O           16   0.612   0.909  rsComponent/cntTest_not0003 (rsComponent/cntTest_not0003)
     LUT3:I2->O            1   0.612   0.360  rsComponent/cntTest_or0000132_SW0 (N21)
     LUT4_L:I3->LO         1   0.612   0.103  rsComponent/cntTest_or0000161_SW0 (N17)
     LUT4:I3->O           13   0.612   0.836  rsComponent/cntTest_or00002 (rsComponent/cntTest_or0000)
     FDRE:R                    0.795          rsComponent/cntTest_0
    ----------------------------------------
    Total                      7.696ns (4.369ns logic, 3.327ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rsComponent/mclk1'
  Total number of paths / destination ports: 58 / 42
-------------------------------------------------------------------------
Offset:              5.411ns (Levels of Logic = 3)
  Source:            send8KB (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: rsComponent/mclk1 rising

  Data Path: send8KB to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.106   1.025  send8KB_IBUF (send8KB_IBUF)
     LUT4:I3->O            1   0.612   0.426  counter_and00005 (counter_and00005)
     LUT4:I1->O           13   0.612   0.836  counter_and000038 (counter_and0000)
     FDRE:R                    0.795          counter_0
    ----------------------------------------
    Total                      5.411ns (3.125ns logic, 2.286ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rsComponent/acc_16'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.973ns (Levels of Logic = 2)
  Source:            tx_start1 (PAD)
  Destination:       rsComponent/state_FSM_FFd2 (FF)
  Destination Clock: rsComponent/acc_16 rising

  Data Path: tx_start1 to rsComponent/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.643  tx_start1_IBUF (tx_start1_IBUF)
     INV:I->O             12   0.612   0.817  rsComponent/state_FSM_Scst_FSM_inv1_INV_0 (rsComponent/state_FSM_Scst_FSM_inv)
     FDR:R                     0.795          rsComponent/state_FSM_FFd2
    ----------------------------------------
    Total                      3.973ns (2.513ns logic, 1.460ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 113 / 58
-------------------------------------------------------------------------
Offset:              4.365ns (Levels of Logic = 2)
  Source:            test_mode1 (PAD)
  Destination:       rsComponent/cntTest_12 (FF)
  Destination Clock: clock rising

  Data Path: test_mode1 to rsComponent/cntTest_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.106   1.016  test_mode1_IBUF (test_mode1_IBUF)
     LUT4:I0->O           13   0.612   0.836  rsComponent/cntTest_or00002 (rsComponent/cntTest_or0000)
     FDRE:R                    0.795          rsComponent/cntTest_0
    ----------------------------------------
    Total                      4.365ns (2.513ns logic, 1.852ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rsComponent/acc_16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            rsComponent/tmp_txd (FF)
  Destination:       txd1 (PAD)
  Source Clock:      rsComponent/acc_16 rising

  Data Path: rsComponent/tmp_txd to txd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.514   0.357  rsComponent/tmp_txd (rsComponent/tmp_txd)
     OBUF:I->O                 3.169          txd1_OBUF (txd1)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.58 secs
 
--> 

Total memory usage is 303484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

