#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff951f01fd0 .scope module, "PowerCalc" "PowerCalc" 2 63;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "powerSetting"
    .port_info 1 /INPUT 1 "powerMode"
    .port_info 2 /INPUT 8 "powerInput"
    .port_info 3 /OUTPUT 8 "powerOutput"
o0x1096828b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7ff951cb52b0_0 .net "powerInput", 7 0, o0x1096828b8;  0 drivers
o0x1096807b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff951cb53a0_0 .net "powerMode", 0 0, o0x1096807b8;  0 drivers
v0x7ff951cb5430_0 .net "powerOutput", 7 0, L_0x7ff951cdcf30;  1 drivers
o0x109680218 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7ff951cb5500_0 .net "powerSetting", 1 0, o0x109680218;  0 drivers
v0x7ff951cb5590_0 .net "powerUsage2", 7 0, L_0x7ff951cd84e0;  1 drivers
v0x7ff951cb56a0_0 .net "powerUsageSel", 3 0, L_0x7ff951cd74f0;  1 drivers
v0x7ff951cb5770_0 .net "powerUserCarryOut", 0 0, L_0x7ff951cdc850;  1 drivers
S_0x7ff951f02370 .scope module, "dec" "Dec2x4" 2 75, 3 18 0, S_0x7ff951f01fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 4 "out"
L_0x7ff951cd6ef0 .functor AND 1, L_0x7ff951cd6d70, L_0x7ff951cd6e50, C4<1>, C4<1>;
v0x7ff951f02550_0 .net *"_s1", 0 0, L_0x7ff951cd6d70;  1 drivers
L_0x1096b1050 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7ff951c8cca0_0 .net/2u *"_s10", 3 0, L_0x1096b1050;  1 drivers
v0x7ff951c8c980_0 .net *"_s13", 0 0, L_0x7ff951cd7100;  1 drivers
L_0x1096b1098 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7ff951c96420_0 .net/2u *"_s14", 3 0, L_0x1096b1098;  1 drivers
L_0x1096b10e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7ff951caa530_0 .net/2u *"_s16", 3 0, L_0x1096b10e0;  1 drivers
v0x7ff951c87070_0 .net *"_s18", 3 0, L_0x7ff951cd7200;  1 drivers
v0x7ff951c1e730_0 .net *"_s20", 3 0, L_0x7ff951cd7390;  1 drivers
v0x7ff951c89370_0 .net *"_s3", 0 0, L_0x7ff951cd6e50;  1 drivers
v0x7ff951c89040_0 .net *"_s4", 0 0, L_0x7ff951cd6ef0;  1 drivers
L_0x1096b1008 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7ff951c889e0_0 .net/2u *"_s6", 3 0, L_0x1096b1008;  1 drivers
v0x7ff951c8b990_0 .net *"_s9", 0 0, L_0x7ff951cd6fe0;  1 drivers
v0x7ff951c8b660_0 .net "in", 1 0, o0x109680218;  alias, 0 drivers
v0x7ff951c8b330_0 .net "out", 3 0, L_0x7ff951cd74f0;  alias, 1 drivers
L_0x7ff951cd6d70 .part o0x109680218, 0, 1;
L_0x7ff951cd6e50 .part o0x109680218, 1, 1;
L_0x7ff951cd6fe0 .part o0x109680218, 1, 1;
L_0x7ff951cd7100 .part o0x109680218, 0, 1;
L_0x7ff951cd7200 .functor MUXZ 4, L_0x1096b10e0, L_0x1096b1098, L_0x7ff951cd7100, C4<>;
L_0x7ff951cd7390 .functor MUXZ 4, L_0x7ff951cd7200, L_0x1096b1050, L_0x7ff951cd6fe0, C4<>;
L_0x7ff951cd74f0 .functor MUXZ 4, L_0x7ff951cd7390, L_0x1096b1008, L_0x7ff951cd6ef0, C4<>;
S_0x7ff951cad3a0 .scope module, "powerUsage" "Mux4_8bit" 2 76, 3 57 0, S_0x7ff951f01fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a3"
    .port_info 1 /INPUT 8 "a2"
    .port_info 2 /INPUT 8 "a1"
    .port_info 3 /INPUT 8 "a0"
    .port_info 4 /INPUT 4 "s"
    .port_info 5 /OUTPUT 8 "b"
P_0x7ff951c89280 .param/l "k" 0 3 58, +C4<00000000000000000000000000001000>;
L_0x1096b1128 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
L_0x7ff951cd79e0 .functor AND 8, L_0x7ff951cd7770, L_0x1096b1128, C4<11111111>, C4<11111111>;
L_0x1096b1170 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
L_0x7ff951cd7d50 .functor AND 8, L_0x7ff951cd7af0, L_0x1096b1170, C4<11111111>, C4<11111111>;
L_0x7ff951cd7bd0 .functor OR 8, L_0x7ff951cd79e0, L_0x7ff951cd7d50, C4<00000000>, C4<00000000>;
L_0x1096b11b8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
L_0x7ff951cd81c0 .functor AND 8, L_0x7ff951cd7f10, L_0x1096b11b8, C4<11111111>, C4<11111111>;
L_0x7ff951cd8040 .functor OR 8, L_0x7ff951cd7bd0, L_0x7ff951cd81c0, C4<00000000>, C4<00000000>;
L_0x1096b1200 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x7ff951cd8660 .functor AND 8, L_0x7ff951cd83b0, L_0x1096b1200, C4<11111111>, C4<11111111>;
L_0x7ff951cd84e0 .functor OR 8, L_0x7ff951cd8040, L_0x7ff951cd8660, C4<00000000>, C4<00000000>;
v0x7ff951c8d930_0 .net *"_s1", 0 0, L_0x7ff951cd7650;  1 drivers
v0x7ff951c8d600_0 .net *"_s10", 7 0, L_0x7ff951cd7d50;  1 drivers
v0x7ff951caa710_0 .net *"_s12", 7 0, L_0x7ff951cd7bd0;  1 drivers
v0x7ff951c87250_0 .net *"_s15", 0 0, L_0x7ff951cd7e40;  1 drivers
v0x7ff951cb2d00_0 .net *"_s16", 7 0, L_0x7ff951cd7f10;  1 drivers
v0x7ff951cb2d90_0 .net *"_s18", 7 0, L_0x7ff951cd81c0;  1 drivers
v0x7ff951c4d640_0 .net *"_s2", 7 0, L_0x7ff951cd7770;  1 drivers
v0x7ff951c4d6d0_0 .net *"_s20", 7 0, L_0x7ff951cd8040;  1 drivers
v0x7ff951c87890_0 .net *"_s23", 0 0, L_0x7ff951cd82d0;  1 drivers
v0x7ff951c87920_0 .net *"_s24", 7 0, L_0x7ff951cd83b0;  1 drivers
v0x7ff951c9d8b0_0 .net *"_s26", 7 0, L_0x7ff951cd8660;  1 drivers
v0x7ff951c9d940_0 .net *"_s4", 7 0, L_0x7ff951cd79e0;  1 drivers
v0x7ff951c9d5f0_0 .net *"_s7", 0 0, L_0x7ff951cd7a50;  1 drivers
v0x7ff951c9d680_0 .net *"_s8", 7 0, L_0x7ff951cd7af0;  1 drivers
v0x7ff951ca5ae0_0 .net "a0", 7 0, L_0x1096b1200;  1 drivers
v0x7ff951ca5b80_0 .net "a1", 7 0, L_0x1096b11b8;  1 drivers
v0x7ff951ca7ca0_0 .net "a2", 7 0, L_0x1096b1170;  1 drivers
v0x7ff951ca7d30_0 .net "a3", 7 0, L_0x1096b1128;  1 drivers
v0x7ff951ca8dc0_0 .net "b", 7 0, L_0x7ff951cd84e0;  alias, 1 drivers
v0x7ff951ca8e50_0 .net "s", 3 0, L_0x7ff951cd74f0;  alias, 1 drivers
L_0x7ff951cd7650 .part L_0x7ff951cd74f0, 3, 1;
LS_0x7ff951cd7770_0_0 .concat [ 1 1 1 1], L_0x7ff951cd7650, L_0x7ff951cd7650, L_0x7ff951cd7650, L_0x7ff951cd7650;
LS_0x7ff951cd7770_0_4 .concat [ 1 1 1 1], L_0x7ff951cd7650, L_0x7ff951cd7650, L_0x7ff951cd7650, L_0x7ff951cd7650;
L_0x7ff951cd7770 .concat [ 4 4 0 0], LS_0x7ff951cd7770_0_0, LS_0x7ff951cd7770_0_4;
L_0x7ff951cd7a50 .part L_0x7ff951cd74f0, 2, 1;
LS_0x7ff951cd7af0_0_0 .concat [ 1 1 1 1], L_0x7ff951cd7a50, L_0x7ff951cd7a50, L_0x7ff951cd7a50, L_0x7ff951cd7a50;
LS_0x7ff951cd7af0_0_4 .concat [ 1 1 1 1], L_0x7ff951cd7a50, L_0x7ff951cd7a50, L_0x7ff951cd7a50, L_0x7ff951cd7a50;
L_0x7ff951cd7af0 .concat [ 4 4 0 0], LS_0x7ff951cd7af0_0_0, LS_0x7ff951cd7af0_0_4;
L_0x7ff951cd7e40 .part L_0x7ff951cd74f0, 1, 1;
LS_0x7ff951cd7f10_0_0 .concat [ 1 1 1 1], L_0x7ff951cd7e40, L_0x7ff951cd7e40, L_0x7ff951cd7e40, L_0x7ff951cd7e40;
LS_0x7ff951cd7f10_0_4 .concat [ 1 1 1 1], L_0x7ff951cd7e40, L_0x7ff951cd7e40, L_0x7ff951cd7e40, L_0x7ff951cd7e40;
L_0x7ff951cd7f10 .concat [ 4 4 0 0], LS_0x7ff951cd7f10_0_0, LS_0x7ff951cd7f10_0_4;
L_0x7ff951cd82d0 .part L_0x7ff951cd74f0, 0, 1;
LS_0x7ff951cd83b0_0_0 .concat [ 1 1 1 1], L_0x7ff951cd82d0, L_0x7ff951cd82d0, L_0x7ff951cd82d0, L_0x7ff951cd82d0;
LS_0x7ff951cd83b0_0_4 .concat [ 1 1 1 1], L_0x7ff951cd82d0, L_0x7ff951cd82d0, L_0x7ff951cd82d0, L_0x7ff951cd82d0;
L_0x7ff951cd83b0 .concat [ 4 4 0 0], LS_0x7ff951cd83b0_0_0, LS_0x7ff951cd83b0_0_4;
S_0x7ff951c9db30 .scope module, "powerUser" "Add_Sub_8_bit" 2 77, 3 109 0, S_0x7ff951f01fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "m"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 8 "sum_out"
L_0x7ff951cd88b0 .functor XOR 1, o0x1096807b8, L_0x7ff951cd8920, C4<0>, C4<0>;
L_0x7ff951cd8a80 .functor XOR 1, o0x1096807b8, L_0x7ff951cd8af0, C4<0>, C4<0>;
L_0x7ff951cd8b90 .functor XOR 1, o0x1096807b8, L_0x7ff951cd8d20, C4<0>, C4<0>;
L_0x7ff951cd8dc0 .functor XOR 1, o0x1096807b8, L_0x7ff951cd8e70, C4<0>, C4<0>;
L_0x7ff951cd8f50 .functor XOR 1, o0x1096807b8, L_0x7ff951cd9030, C4<0>, C4<0>;
L_0x7ff951cd8a00 .functor XOR 1, o0x1096807b8, L_0x7ff951cd9240, C4<0>, C4<0>;
L_0x7ff951cd9320 .functor XOR 1, o0x1096807b8, L_0x7ff951cd9410, C4<0>, C4<0>;
L_0x7ff951cd8fc0 .functor XOR 1, o0x1096807b8, L_0x7ff951cd9860, C4<0>, C4<0>;
v0x7ff951cb4260_0 .net *"_s0", 0 0, L_0x7ff951cd88b0;  1 drivers
v0x7ff951cb4300_0 .net *"_s11", 0 0, L_0x7ff951cd8d20;  1 drivers
v0x7ff951cb43a0_0 .net *"_s12", 0 0, L_0x7ff951cd8dc0;  1 drivers
v0x7ff951cb4440_0 .net *"_s15", 0 0, L_0x7ff951cd8e70;  1 drivers
v0x7ff951cb44f0_0 .net *"_s16", 0 0, L_0x7ff951cd8f50;  1 drivers
v0x7ff951cb45e0_0 .net *"_s19", 0 0, L_0x7ff951cd9030;  1 drivers
v0x7ff951cb4690_0 .net *"_s20", 0 0, L_0x7ff951cd8a00;  1 drivers
v0x7ff951cb4740_0 .net *"_s23", 0 0, L_0x7ff951cd9240;  1 drivers
v0x7ff951cb47f0_0 .net *"_s24", 0 0, L_0x7ff951cd9320;  1 drivers
v0x7ff951cb4900_0 .net *"_s27", 0 0, L_0x7ff951cd9410;  1 drivers
v0x7ff951cb49b0_0 .net *"_s28", 0 0, L_0x7ff951cd8fc0;  1 drivers
v0x7ff951cb4a60_0 .net *"_s3", 0 0, L_0x7ff951cd8920;  1 drivers
v0x7ff951cb4b10_0 .net *"_s32", 0 0, L_0x7ff951cd9860;  1 drivers
v0x7ff951cb4bc0_0 .net *"_s4", 0 0, L_0x7ff951cd8a80;  1 drivers
v0x7ff951cb4c70_0 .net *"_s7", 0 0, L_0x7ff951cd8af0;  1 drivers
v0x7ff951cb4d20_0 .net *"_s8", 0 0, L_0x7ff951cd8b90;  1 drivers
v0x7ff951cb4dd0_0 .net "a", 7 0, o0x1096828b8;  alias, 0 drivers
v0x7ff951cb4f60_0 .net "b", 7 0, L_0x7ff951cd84e0;  alias, 1 drivers
v0x7ff951cb4ff0_0 .net "bx", 7 0, L_0x7ff951cd9530;  1 drivers
v0x7ff951cb5080_0 .net "c_out", 0 0, L_0x7ff951cdc850;  alias, 1 drivers
v0x7ff951cb5110_0 .net "m", 0 0, o0x1096807b8;  alias, 0 drivers
v0x7ff951cb5220_0 .net "sum_out", 7 0, L_0x7ff951cdcf30;  alias, 1 drivers
L_0x7ff951cd8920 .part L_0x7ff951cd84e0, 0, 1;
L_0x7ff951cd8af0 .part L_0x7ff951cd84e0, 1, 1;
L_0x7ff951cd8d20 .part L_0x7ff951cd84e0, 2, 1;
L_0x7ff951cd8e70 .part L_0x7ff951cd84e0, 3, 1;
L_0x7ff951cd9030 .part L_0x7ff951cd84e0, 4, 1;
L_0x7ff951cd9240 .part L_0x7ff951cd84e0, 5, 1;
L_0x7ff951cd9410 .part L_0x7ff951cd84e0, 6, 1;
LS_0x7ff951cd9530_0_0 .concat8 [ 1 1 1 1], L_0x7ff951cd88b0, L_0x7ff951cd8a80, L_0x7ff951cd8b90, L_0x7ff951cd8dc0;
LS_0x7ff951cd9530_0_4 .concat8 [ 1 1 1 1], L_0x7ff951cd8f50, L_0x7ff951cd8a00, L_0x7ff951cd9320, L_0x7ff951cd8fc0;
L_0x7ff951cd9530 .concat8 [ 4 4 0 0], LS_0x7ff951cd9530_0_0, LS_0x7ff951cd9530_0_4;
L_0x7ff951cd9860 .part L_0x7ff951cd84e0, 7, 1;
S_0x7ff951c9d310 .scope module, "add" "Add_rca_8" 3 128, 3 103 0, S_0x7ff951c9db30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 8 "sum"
v0x7ff951cb3dd0_0 .net "a", 7 0, o0x1096828b8;  alias, 0 drivers
v0x7ff951cb3e90_0 .net "b", 7 0, L_0x7ff951cd9530;  alias, 1 drivers
v0x7ff951cb3f30_0 .net "c_in", 0 0, o0x1096807b8;  alias, 0 drivers
v0x7ff951cb3fc0_0 .net "c_in4", 0 0, L_0x7ff951cdade0;  1 drivers
v0x7ff951cb4050_0 .net "c_out", 0 0, L_0x7ff951cdc850;  alias, 1 drivers
v0x7ff951cb4160_0 .net "sum", 7 0, L_0x7ff951cdcf30;  alias, 1 drivers
L_0x7ff951cdb280 .part o0x1096828b8, 0, 4;
L_0x7ff951cdb320 .part L_0x7ff951cd9530, 0, 4;
L_0x7ff951cdccf0 .part o0x1096828b8, 4, 4;
L_0x7ff951cdce10 .part L_0x7ff951cd9530, 4, 4;
L_0x7ff951cdcf30 .concat8 [ 4 4 0 0], L_0x7ff951cdb190, L_0x7ff951cdcc00;
S_0x7ff951cacfa0 .scope module, "M0" "Add_rca_4" 3 105, 3 95 0, S_0x7ff951c9d310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 4 "sum"
v0x7ff951c839e0_0 .net "a", 3 0, L_0x7ff951cdb280;  1 drivers
v0x7ff951c83a70_0 .net "b", 3 0, L_0x7ff951cdb320;  1 drivers
v0x7ff951c83b00_0 .net "c_in", 0 0, o0x1096807b8;  alias, 0 drivers
v0x7ff951c86d90_0 .net "c_in1", 0 0, L_0x7ff951cd9c50;  1 drivers
v0x7ff951c86e20_0 .net "c_in2", 0 0, L_0x7ff951cda200;  1 drivers
v0x7ff951c86eb0_0 .net "c_in3", 0 0, L_0x7ff951cda830;  1 drivers
v0x7ff951c86f40_0 .net "c_out", 0 0, L_0x7ff951cdade0;  alias, 1 drivers
v0x7ff951c85c60_0 .net "sum", 3 0, L_0x7ff951cdb190;  1 drivers
L_0x7ff951cd9d40 .part L_0x7ff951cdb280, 0, 1;
L_0x7ff951cd9e60 .part L_0x7ff951cdb320, 0, 1;
L_0x7ff951cda2f0 .part L_0x7ff951cdb280, 1, 1;
L_0x7ff951cda410 .part L_0x7ff951cdb320, 1, 1;
L_0x7ff951cda920 .part L_0x7ff951cdb280, 2, 1;
L_0x7ff951cdaa40 .part L_0x7ff951cdb320, 2, 1;
L_0x7ff951cdae50 .part L_0x7ff951cdb280, 3, 1;
L_0x7ff951cdaff0 .part L_0x7ff951cdb320, 3, 1;
L_0x7ff951cdb190 .concat8 [ 1 1 1 1], L_0x7ff951cd9ab0, L_0x7ff951cda060, L_0x7ff951cda690, L_0x7ff951cdac40;
S_0x7ff951c9cee0 .scope module, "M0" "Add_full" 3 97, 3 88 0, S_0x7ff951cacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951cd9c50 .functor OR 1, L_0x7ff951cd9a00, L_0x7ff951cd9be0, C4<0>, C4<0>;
v0x7ff951c82660_0 .net "a", 0 0, L_0x7ff951cd9d40;  1 drivers
v0x7ff951c847d0_0 .net "b", 0 0, L_0x7ff951cd9e60;  1 drivers
v0x7ff951c84860_0 .net "c_in", 0 0, o0x1096807b8;  alias, 0 drivers
v0x7ff951c86a30_0 .net "c_out", 0 0, L_0x7ff951cd9c50;  alias, 1 drivers
v0x7ff951c86ac0_0 .net "sum", 0 0, L_0x7ff951cd9ab0;  1 drivers
v0x7ff951c85940_0 .net "w1", 0 0, L_0x7ff951cd9a00;  1 drivers
v0x7ff951c83660_0 .net "w2", 0 0, L_0x7ff951cd9990;  1 drivers
v0x7ff951c836f0_0 .net "w3", 0 0, L_0x7ff951cd9be0;  1 drivers
S_0x7ff951cb2170 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951c9cee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cd9ab0 .functor XOR 1, L_0x7ff951cd9990, o0x1096807b8, C4<0>, C4<0>;
L_0x7ff951cd9be0 .functor AND 1, L_0x7ff951cd9990, o0x1096807b8, C4<1>, C4<1>;
v0x7ff951cab250_0 .net "a", 0 0, L_0x7ff951cd9990;  alias, 1 drivers
v0x7ff951cab2e0_0 .net "b", 0 0, o0x1096807b8;  alias, 0 drivers
v0x7ff951c95ce0_0 .net "c_out", 0 0, L_0x7ff951cd9be0;  alias, 1 drivers
v0x7ff951c95d70_0 .net "sum", 0 0, L_0x7ff951cd9ab0;  alias, 1 drivers
S_0x7ff951c99170 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951c9cee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cd9990 .functor XOR 1, L_0x7ff951cd9d40, L_0x7ff951cd9e60, C4<0>, C4<0>;
L_0x7ff951cd9a00 .functor AND 1, L_0x7ff951cd9d40, L_0x7ff951cd9e60, C4<1>, C4<1>;
v0x7ff951c7a3f0_0 .net "a", 0 0, L_0x7ff951cd9d40;  alias, 1 drivers
v0x7ff951c7a480_0 .net "b", 0 0, L_0x7ff951cd9e60;  alias, 1 drivers
v0x7ff951c7a130_0 .net "c_out", 0 0, L_0x7ff951cd9a00;  alias, 1 drivers
v0x7ff951c7a1c0_0 .net "sum", 0 0, L_0x7ff951cd9990;  alias, 1 drivers
S_0x7ff951c95a20 .scope module, "M1" "Add_full" 3 98, 3 88 0, S_0x7ff951cacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951cda200 .functor OR 1, L_0x7ff951cd9ff0, L_0x7ff951cda190, C4<0>, C4<0>;
v0x7ff951c79ee0_0 .net "a", 0 0, L_0x7ff951cda2f0;  1 drivers
v0x7ff951c79a20_0 .net "b", 0 0, L_0x7ff951cda410;  1 drivers
v0x7ff951c79ab0_0 .net "c_in", 0 0, L_0x7ff951cd9c50;  alias, 1 drivers
v0x7ff951c75cb0_0 .net "c_out", 0 0, L_0x7ff951cda200;  alias, 1 drivers
v0x7ff951c75d40_0 .net "sum", 0 0, L_0x7ff951cda060;  1 drivers
v0x7ff951c4e160_0 .net "w1", 0 0, L_0x7ff951cd9ff0;  1 drivers
v0x7ff951c4e1f0_0 .net "w2", 0 0, L_0x7ff951cd9f80;  1 drivers
v0x7ff951c4cf70_0 .net "w3", 0 0, L_0x7ff951cda190;  1 drivers
S_0x7ff951c954d0 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951c95a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cda060 .functor XOR 1, L_0x7ff951cd9f80, L_0x7ff951cd9c50, C4<0>, C4<0>;
L_0x7ff951cda190 .functor AND 1, L_0x7ff951cd9f80, L_0x7ff951cd9c50, C4<1>, C4<1>;
v0x7ff951c81e60_0 .net "a", 0 0, L_0x7ff951cd9f80;  alias, 1 drivers
v0x7ff951c80cd0_0 .net "b", 0 0, L_0x7ff951cd9c50;  alias, 1 drivers
v0x7ff951c80d60_0 .net "c_out", 0 0, L_0x7ff951cda190;  alias, 1 drivers
v0x7ff951cb17d0_0 .net "sum", 0 0, L_0x7ff951cda060;  alias, 1 drivers
S_0x7ff951c950d0 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951c95a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cd9f80 .functor XOR 1, L_0x7ff951cda2f0, L_0x7ff951cda410, C4<0>, C4<0>;
L_0x7ff951cd9ff0 .functor AND 1, L_0x7ff951cda2f0, L_0x7ff951cda410, C4<1>, C4<1>;
v0x7ff951c916c0_0 .net "a", 0 0, L_0x7ff951cda2f0;  alias, 1 drivers
v0x7ff951c7a670_0 .net "b", 0 0, L_0x7ff951cda410;  alias, 1 drivers
v0x7ff951c7a700_0 .net "c_out", 0 0, L_0x7ff951cd9ff0;  alias, 1 drivers
v0x7ff951c79e50_0 .net "sum", 0 0, L_0x7ff951cd9f80;  alias, 1 drivers
S_0x7ff951ca1eb0 .scope module, "M2" "Add_full" 3 99, 3 88 0, S_0x7ff951cacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951cda830 .functor OR 1, L_0x7ff951cda5e0, L_0x7ff951cda7c0, C4<0>, C4<0>;
v0x7ff951caedc0_0 .net "a", 0 0, L_0x7ff951cda920;  1 drivers
v0x7ff951caee50_0 .net "b", 0 0, L_0x7ff951cdaa40;  1 drivers
v0x7ff951caa8e0_0 .net "c_in", 0 0, L_0x7ff951cda200;  alias, 1 drivers
v0x7ff951caa970_0 .net "c_out", 0 0, L_0x7ff951cda830;  alias, 1 drivers
v0x7ff951caaa00_0 .net "sum", 0 0, L_0x7ff951cda690;  1 drivers
v0x7ff951ca5d30_0 .net "w1", 0 0, L_0x7ff951cda5e0;  1 drivers
v0x7ff951ca5dc0_0 .net "w2", 0 0, L_0x7ff951cda530;  1 drivers
v0x7ff951ca5e90_0 .net "w3", 0 0, L_0x7ff951cda7c0;  1 drivers
S_0x7ff951c7e9f0 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951ca1eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cda690 .functor XOR 1, L_0x7ff951cda530, L_0x7ff951cda200, C4<0>, C4<0>;
L_0x7ff951cda7c0 .functor AND 1, L_0x7ff951cda530, L_0x7ff951cda200, C4<1>, C4<1>;
v0x7ff951c64d60_0 .net "a", 0 0, L_0x7ff951cda530;  alias, 1 drivers
v0x7ff951c64df0_0 .net "b", 0 0, L_0x7ff951cda200;  alias, 1 drivers
v0x7ff951c5d1d0_0 .net "c_out", 0 0, L_0x7ff951cda7c0;  alias, 1 drivers
v0x7ff951c5d260_0 .net "sum", 0 0, L_0x7ff951cda690;  alias, 1 drivers
S_0x7ff951c44840 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951ca1eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cda530 .functor XOR 1, L_0x7ff951cda920, L_0x7ff951cdaa40, C4<0>, C4<0>;
L_0x7ff951cda5e0 .functor AND 1, L_0x7ff951cda920, L_0x7ff951cdaa40, C4<1>, C4<1>;
v0x7ff951c4e300_0 .net "a", 0 0, L_0x7ff951cda920;  alias, 1 drivers
v0x7ff951c4e390_0 .net "b", 0 0, L_0x7ff951cdaa40;  alias, 1 drivers
v0x7ff951cb0820_0 .net "c_out", 0 0, L_0x7ff951cda5e0;  alias, 1 drivers
v0x7ff951cb08b0_0 .net "sum", 0 0, L_0x7ff951cda530;  alias, 1 drivers
S_0x7ff951c87420 .scope module, "M3" "Add_full" 3 100, 3 88 0, S_0x7ff951cacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951cdade0 .functor OR 1, L_0x7ff951cdabd0, L_0x7ff951cdad70, C4<0>, C4<0>;
v0x7ff951ca9200_0 .net "a", 0 0, L_0x7ff951cdae50;  1 drivers
v0x7ff951ca92a0_0 .net "b", 0 0, L_0x7ff951cdaff0;  1 drivers
v0x7ff951ca5620_0 .net "c_in", 0 0, L_0x7ff951cda830;  alias, 1 drivers
v0x7ff951ca56f0_0 .net "c_out", 0 0, L_0x7ff951cdade0;  alias, 1 drivers
v0x7ff951ca5780_0 .net "sum", 0 0, L_0x7ff951cdac40;  1 drivers
v0x7ff951c84b30_0 .net "w1", 0 0, L_0x7ff951cdabd0;  1 drivers
v0x7ff951c84bc0_0 .net "w2", 0 0, L_0x7ff951cdab60;  1 drivers
v0x7ff951c84c90_0 .net "w3", 0 0, L_0x7ff951cdad70;  1 drivers
S_0x7ff951c828f0 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951c87420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cdac40 .functor XOR 1, L_0x7ff951cdab60, L_0x7ff951cda830, C4<0>, C4<0>;
L_0x7ff951cdad70 .functor AND 1, L_0x7ff951cdab60, L_0x7ff951cda830, C4<1>, C4<1>;
v0x7ff951ca8050_0 .net "a", 0 0, L_0x7ff951cdab60;  alias, 1 drivers
v0x7ff951ca80e0_0 .net "b", 0 0, L_0x7ff951cda830;  alias, 1 drivers
v0x7ff951ca8170_0 .net "c_out", 0 0, L_0x7ff951cdad70;  alias, 1 drivers
v0x7ff951ca6ea0_0 .net "sum", 0 0, L_0x7ff951cdac40;  alias, 1 drivers
S_0x7ff951ca6f30 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951c87420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cdab60 .functor XOR 1, L_0x7ff951cdae50, L_0x7ff951cdaff0, C4<0>, C4<0>;
L_0x7ff951cdabd0 .functor AND 1, L_0x7ff951cdae50, L_0x7ff951cdaff0, C4<1>, C4<1>;
v0x7ff951caa2b0_0 .net "a", 0 0, L_0x7ff951cdae50;  alias, 1 drivers
v0x7ff951caa340_0 .net "b", 0 0, L_0x7ff951cdaff0;  alias, 1 drivers
v0x7ff951caa3d0_0 .net "c_out", 0 0, L_0x7ff951cdabd0;  alias, 1 drivers
v0x7ff951ca9120_0 .net "sum", 0 0, L_0x7ff951cdab60;  alias, 1 drivers
S_0x7ff951c85d20 .scope module, "M1" "Add_rca_4" 3 106, 3 95 0, S_0x7ff951c9d310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 4 "sum"
v0x7ff951cb3810_0 .net "a", 3 0, L_0x7ff951cdccf0;  1 drivers
v0x7ff951cb38d0_0 .net "b", 3 0, L_0x7ff951cdce10;  1 drivers
v0x7ff951cb3970_0 .net "c_in", 0 0, L_0x7ff951cdade0;  alias, 1 drivers
v0x7ff951cb3a80_0 .net "c_in1", 0 0, L_0x7ff951cdb700;  1 drivers
v0x7ff951cb3b10_0 .net "c_in2", 0 0, L_0x7ff951cdbc30;  1 drivers
v0x7ff951cb3ba0_0 .net "c_in3", 0 0, L_0x7ff951cdc260;  1 drivers
v0x7ff951cb3c30_0 .net "c_out", 0 0, L_0x7ff951cdc850;  alias, 1 drivers
v0x7ff951cb3cc0_0 .net "sum", 3 0, L_0x7ff951cdcc00;  1 drivers
L_0x7ff951cdb770 .part L_0x7ff951cdccf0, 0, 1;
L_0x7ff951cdb890 .part L_0x7ff951cdce10, 0, 1;
L_0x7ff951cdbd20 .part L_0x7ff951cdccf0, 1, 1;
L_0x7ff951cdbe40 .part L_0x7ff951cdce10, 1, 1;
L_0x7ff951cdc350 .part L_0x7ff951cdccf0, 2, 1;
L_0x7ff951cdc470 .part L_0x7ff951cdce10, 2, 1;
L_0x7ff951cdc8c0 .part L_0x7ff951cdccf0, 3, 1;
L_0x7ff951cdca60 .part L_0x7ff951cdce10, 3, 1;
L_0x7ff951cdcc00 .concat8 [ 1 1 1 1], L_0x7ff951cdb4a0, L_0x7ff951cdba90, L_0x7ff951cdc0c0, L_0x7ff951cdc6b0;
S_0x7ff951c82230 .scope module, "M0" "Add_full" 3 97, 3 88 0, S_0x7ff951c85d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951cdb700 .functor OR 1, L_0x7ff951cdb430, L_0x7ff951cdb590, C4<0>, C4<0>;
v0x7ff951c80060_0 .net "a", 0 0, L_0x7ff951cdb770;  1 drivers
v0x7ff951c7ed60_0 .net "b", 0 0, L_0x7ff951cdb890;  1 drivers
v0x7ff951c7edf0_0 .net "c_in", 0 0, L_0x7ff951cdade0;  alias, 1 drivers
v0x7ff951c7ee80_0 .net "c_out", 0 0, L_0x7ff951cdb700;  alias, 1 drivers
v0x7ff951c7ef10_0 .net "sum", 0 0, L_0x7ff951cdb4a0;  1 drivers
v0x7ff951c4cb60_0 .net "w1", 0 0, L_0x7ff951cdb430;  1 drivers
v0x7ff951c4cbf0_0 .net "w2", 0 0, L_0x7ff951cdb3c0;  1 drivers
v0x7ff951c4ccc0_0 .net "w3", 0 0, L_0x7ff951cdb590;  1 drivers
S_0x7ff951c81100 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951c82230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cdb4a0 .functor XOR 1, L_0x7ff951cdb3c0, L_0x7ff951cdade0, C4<0>, C4<0>;
L_0x7ff951cdb590 .functor AND 1, L_0x7ff951cdb3c0, L_0x7ff951cdade0, C4<1>, C4<1>;
v0x7ff951ca45a0_0 .net "a", 0 0, L_0x7ff951cdb3c0;  alias, 1 drivers
v0x7ff951ca4640_0 .net "b", 0 0, L_0x7ff951cdade0;  alias, 1 drivers
v0x7ff951ca33c0_0 .net "c_out", 0 0, L_0x7ff951cdb590;  alias, 1 drivers
v0x7ff951ca3450_0 .net "sum", 0 0, L_0x7ff951cdb4a0;  alias, 1 drivers
S_0x7ff951ca2220 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951c82230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cdb3c0 .functor XOR 1, L_0x7ff951cdb770, L_0x7ff951cdb890, C4<0>, C4<0>;
L_0x7ff951cdb430 .functor AND 1, L_0x7ff951cdb770, L_0x7ff951cdb890, C4<1>, C4<1>;
v0x7ff951ca3510_0 .net "a", 0 0, L_0x7ff951cdb770;  alias, 1 drivers
v0x7ff951ca35a0_0 .net "b", 0 0, L_0x7ff951cdb890;  alias, 1 drivers
v0x7ff951c7ff00_0 .net "c_out", 0 0, L_0x7ff951cdb430;  alias, 1 drivers
v0x7ff951c7ff90_0 .net "sum", 0 0, L_0x7ff951cdb3c0;  alias, 1 drivers
S_0x7ff951c1e890 .scope module, "M1" "Add_full" 3 98, 3 88 0, S_0x7ff951c85d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951cdbc30 .functor OR 1, L_0x7ff951cdba20, L_0x7ff951cdbbc0, C4<0>, C4<0>;
v0x7ff951c05ad0_0 .net "a", 0 0, L_0x7ff951cdbd20;  1 drivers
v0x7ff951c09660_0 .net "b", 0 0, L_0x7ff951cdbe40;  1 drivers
v0x7ff951c096f0_0 .net "c_in", 0 0, L_0x7ff951cdb700;  alias, 1 drivers
v0x7ff951c097c0_0 .net "c_out", 0 0, L_0x7ff951cdbc30;  alias, 1 drivers
v0x7ff951c09850_0 .net "sum", 0 0, L_0x7ff951cdba90;  1 drivers
v0x7ff951c1df00_0 .net "w1", 0 0, L_0x7ff951cdba20;  1 drivers
v0x7ff951c1df90_0 .net "w2", 0 0, L_0x7ff951cdb9b0;  1 drivers
v0x7ff951c1e060_0 .net "w3", 0 0, L_0x7ff951cdbbc0;  1 drivers
S_0x7ff951c1b090 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951c1e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cdba90 .functor XOR 1, L_0x7ff951cdb9b0, L_0x7ff951cdb700, C4<0>, C4<0>;
L_0x7ff951cdbbc0 .functor AND 1, L_0x7ff951cdb9b0, L_0x7ff951cdb700, C4<1>, C4<1>;
v0x7ff951c1b1f0_0 .net "a", 0 0, L_0x7ff951cdb9b0;  alias, 1 drivers
v0x7ff951c1b290_0 .net "b", 0 0, L_0x7ff951cdb700;  alias, 1 drivers
v0x7ff951c16f90_0 .net "c_out", 0 0, L_0x7ff951cdbbc0;  alias, 1 drivers
v0x7ff951c17040_0 .net "sum", 0 0, L_0x7ff951cdba90;  alias, 1 drivers
S_0x7ff951c077b0 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951c1e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cdb9b0 .functor XOR 1, L_0x7ff951cdbd20, L_0x7ff951cdbe40, C4<0>, C4<0>;
L_0x7ff951cdba20 .functor AND 1, L_0x7ff951cdbd20, L_0x7ff951cdbe40, C4<1>, C4<1>;
v0x7ff951c07910_0 .net "a", 0 0, L_0x7ff951cdbd20;  alias, 1 drivers
v0x7ff951c079a0_0 .net "b", 0 0, L_0x7ff951cdbe40;  alias, 1 drivers
v0x7ff951c05920_0 .net "c_out", 0 0, L_0x7ff951cdba20;  alias, 1 drivers
v0x7ff951c059d0_0 .net "sum", 0 0, L_0x7ff951cdb9b0;  alias, 1 drivers
S_0x7ff951c1ca60 .scope module, "M2" "Add_full" 3 99, 3 88 0, S_0x7ff951c85d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951cdc260 .functor OR 1, L_0x7ff951cdc010, L_0x7ff951cdc1f0, C4<0>, C4<0>;
v0x7ff951c035e0_0 .net "a", 0 0, L_0x7ff951cdc350;  1 drivers
v0x7ff951c03670_0 .net "b", 0 0, L_0x7ff951cdc470;  1 drivers
v0x7ff951c03700_0 .net "c_in", 0 0, L_0x7ff951cdbc30;  alias, 1 drivers
v0x7ff951c037d0_0 .net "c_out", 0 0, L_0x7ff951cdc260;  alias, 1 drivers
v0x7ff951c0f580_0 .net "sum", 0 0, L_0x7ff951cdc0c0;  1 drivers
v0x7ff951c0f650_0 .net "w1", 0 0, L_0x7ff951cdc010;  1 drivers
v0x7ff951c0f6e0_0 .net "w2", 0 0, L_0x7ff951cdbf60;  1 drivers
v0x7ff951c0d000_0 .net "w3", 0 0, L_0x7ff951cdc1f0;  1 drivers
S_0x7ff951c13d60 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951c1ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cdc0c0 .functor XOR 1, L_0x7ff951cdbf60, L_0x7ff951cdbc30, C4<0>, C4<0>;
L_0x7ff951cdc1f0 .functor AND 1, L_0x7ff951cdbf60, L_0x7ff951cdbc30, C4<1>, C4<1>;
v0x7ff951c13f40_0 .net "a", 0 0, L_0x7ff951cdbf60;  alias, 1 drivers
v0x7ff951c15960_0 .net "b", 0 0, L_0x7ff951cdbc30;  alias, 1 drivers
v0x7ff951c159f0_0 .net "c_out", 0 0, L_0x7ff951cdc1f0;  alias, 1 drivers
v0x7ff951c15aa0_0 .net "sum", 0 0, L_0x7ff951cdc0c0;  alias, 1 drivers
S_0x7ff951c04090 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951c1ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cdbf60 .functor XOR 1, L_0x7ff951cdc350, L_0x7ff951cdc470, C4<0>, C4<0>;
L_0x7ff951cdc010 .functor AND 1, L_0x7ff951cdc350, L_0x7ff951cdc470, C4<1>, C4<1>;
v0x7ff951c04250_0 .net "a", 0 0, L_0x7ff951cdc350;  alias, 1 drivers
v0x7ff951c04fb0_0 .net "b", 0 0, L_0x7ff951cdc470;  alias, 1 drivers
v0x7ff951c05040_0 .net "c_out", 0 0, L_0x7ff951cdc010;  alias, 1 drivers
v0x7ff951c050d0_0 .net "sum", 0 0, L_0x7ff951cdbf60;  alias, 1 drivers
S_0x7ff951c0d090 .scope module, "M3" "Add_full" 3 100, 3 88 0, S_0x7ff951c85d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951cdc850 .functor OR 1, L_0x7ff951cdc600, L_0x7ff951cdc7e0, C4<0>, C4<0>;
v0x7ff951cb3250_0 .net "a", 0 0, L_0x7ff951cdc8c0;  1 drivers
v0x7ff951cb32f0_0 .net "b", 0 0, L_0x7ff951cdca60;  1 drivers
v0x7ff951cb33a0_0 .net "c_in", 0 0, L_0x7ff951cdc260;  alias, 1 drivers
v0x7ff951cb3490_0 .net "c_out", 0 0, L_0x7ff951cdc850;  alias, 1 drivers
v0x7ff951cb3520_0 .net "sum", 0 0, L_0x7ff951cdc6b0;  1 drivers
v0x7ff951cb35f0_0 .net "w1", 0 0, L_0x7ff951cdc600;  1 drivers
v0x7ff951cb3680_0 .net "w2", 0 0, L_0x7ff951cdc590;  1 drivers
v0x7ff951cb3750_0 .net "w3", 0 0, L_0x7ff951cdc7e0;  1 drivers
S_0x7ff951c0ab80 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951c0d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cdc6b0 .functor XOR 1, L_0x7ff951cdc590, L_0x7ff951cdc260, C4<0>, C4<0>;
L_0x7ff951cdc7e0 .functor AND 1, L_0x7ff951cdc590, L_0x7ff951cdc260, C4<1>, C4<1>;
v0x7ff951c0ba10_0 .net "a", 0 0, L_0x7ff951cdc590;  alias, 1 drivers
v0x7ff951c0baa0_0 .net "b", 0 0, L_0x7ff951cdc260;  alias, 1 drivers
v0x7ff951c0bb30_0 .net "c_out", 0 0, L_0x7ff951cdc7e0;  alias, 1 drivers
v0x7ff951c0bbc0_0 .net "sum", 0 0, L_0x7ff951cdc6b0;  alias, 1 drivers
S_0x7ff951c10ff0 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951c0d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951cdc590 .functor XOR 1, L_0x7ff951cdc8c0, L_0x7ff951cdca60, C4<0>, C4<0>;
L_0x7ff951cdc600 .functor AND 1, L_0x7ff951cdc8c0, L_0x7ff951cdca60, C4<1>, C4<1>;
v0x7ff951cb2ff0_0 .net "a", 0 0, L_0x7ff951cdc8c0;  alias, 1 drivers
v0x7ff951cb3080_0 .net "b", 0 0, L_0x7ff951cdca60;  alias, 1 drivers
v0x7ff951cb3110_0 .net "c_out", 0 0, L_0x7ff951cdc600;  alias, 1 drivers
v0x7ff951cb31a0_0 .net "sum", 0 0, L_0x7ff951cdc590;  alias, 1 drivers
S_0x7ff951f02190 .scope module, "Test_FSM" "Test_FSM" 4 15;
 .timescale 0 0;
P_0x7ff951f022f0 .param/l "k" 0 4 16, +C4<00000000000000000000000000000101>;
L_0x7ff951cdcfd0 .functor AND 1, v0x7ff951cc2430_0, v0x7ff951cd65d0_0, C4<1>, C4<1>;
v0x7ff951cd5e70_0 .var "Bi", 7 0;
v0x7ff951cd5f20_0 .net "Bo", 7 0, L_0x7ff951cde640;  1 drivers
v0x7ff951cd5fb0_0 .var "Deci", 5 0;
v0x7ff951cd6080_0 .net "Deco", 5 0, L_0x7ff951ce8e30;  1 drivers
v0x7ff951cd6130_0 .var "Gi", 7 0;
v0x7ff951cd6200_0 .net "Go", 7 0, L_0x7ff951cde190;  1 drivers
v0x7ff951cd62b0_0 .var "Ini", 1 0;
v0x7ff951cd6360_0 .net "Ino", 1 0, L_0x7ff951ce8810;  1 drivers
v0x7ff951cd6410_0 .var "Ri", 7 0;
v0x7ff951cd6540_0 .net "Ro", 7 0, L_0x7ff951cdd700;  1 drivers
v0x7ff951cd65d0_0 .var "clk", 0 0;
v0x7ff951cd6660_0 .net "configOut", 1 0, L_0x7ff951ce0520;  1 drivers
v0x7ff951cd66f0_0 .var "configSet", 1 0;
v0x7ff951cd67c0_0 .net "controlledClk", 0 0, L_0x7ff951cdcfd0;  1 drivers
v0x7ff951cd6850_0 .var "oni", 0 0;
v0x7ff951cd6920_0 .net "ono", 0 0, v0x7ff951cc2430_0;  1 drivers
v0x7ff951cd69f0_0 .var "powerMode", 0 0;
v0x7ff951cd6b80_0 .net "powerOut", 7 0, L_0x7ff951ce8630;  1 drivers
v0x7ff951cd6c10_0 .var "powerUse", 1 0;
v0x7ff951cd6ca0_0 .var "rst", 0 0;
S_0x7ff951cb5880 .scope module, "LSBCT" "LightSaberBladeConfig" 4 57, 5 5 0, S_0x7ff951f02190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "Set"
    .port_info 2 /OUTPUT 2 "Out"
v0x7ff951cb8160_0 .net "Out", 1 0, L_0x7ff951ce0520;  alias, 1 drivers
v0x7ff951cb8220_0 .net "Set", 1 0, v0x7ff951cd66f0_0;  1 drivers
v0x7ff951cb82c0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  1 drivers
v0x7ff951cb83b0_0 .net "decOut", 3 0, L_0x7ff951cdf310;  1 drivers
v0x7ff951cb8480_0 .net "transfer", 1 0, L_0x7ff951ce00f0;  1 drivers
L_0x7ff951ce0360 .part L_0x7ff951ce00f0, 0, 1;
L_0x7ff951ce0400 .part L_0x7ff951ce00f0, 1, 1;
L_0x7ff951ce0520 .concat [ 1 1 0 0], v0x7ff951cb5e80_0, v0x7ff951cb62a0_0;
S_0x7ff951cb5aa0 .scope module, "conf[0]" "DFF" 5 15, 3 4 0, S_0x7ff951cb5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cb5d30_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cb5de0_0 .net "in", 0 0, L_0x7ff951ce0360;  1 drivers
v0x7ff951cb5e80_0 .var "out", 0 0;
E_0x7ff951cb5ce0 .event posedge, v0x7ff951cb5d30_0;
S_0x7ff951cb5f40 .scope module, "conf[1]" "DFF" 5 15, 3 4 0, S_0x7ff951cb5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cb6160_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cb6210_0 .net "in", 0 0, L_0x7ff951ce0400;  1 drivers
v0x7ff951cb62a0_0 .var "out", 0 0;
S_0x7ff951cb63a0 .scope module, "dec" "Dec2x4" 5 13, 3 18 0, S_0x7ff951cb5880;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 4 "out"
L_0x7ff951cded10 .functor AND 1, L_0x7ff951cdebd0, L_0x7ff951cde8c0, C4<1>, C4<1>;
v0x7ff951cb6580_0 .net *"_s1", 0 0, L_0x7ff951cdebd0;  1 drivers
L_0x1096b1290 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7ff951cb6640_0 .net/2u *"_s10", 3 0, L_0x1096b1290;  1 drivers
v0x7ff951cb66f0_0 .net *"_s13", 0 0, L_0x7ff951cdef20;  1 drivers
L_0x1096b12d8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7ff951cb67b0_0 .net/2u *"_s14", 3 0, L_0x1096b12d8;  1 drivers
L_0x1096b1320 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7ff951cb6860_0 .net/2u *"_s16", 3 0, L_0x1096b1320;  1 drivers
v0x7ff951cb6950_0 .net *"_s18", 3 0, L_0x7ff951cdf020;  1 drivers
v0x7ff951cb6a00_0 .net *"_s20", 3 0, L_0x7ff951cdf1b0;  1 drivers
v0x7ff951cb6ab0_0 .net *"_s3", 0 0, L_0x7ff951cde8c0;  1 drivers
v0x7ff951cb6b60_0 .net *"_s4", 0 0, L_0x7ff951cded10;  1 drivers
L_0x1096b1248 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7ff951cb6c70_0 .net/2u *"_s6", 3 0, L_0x1096b1248;  1 drivers
v0x7ff951cb6d10_0 .net *"_s9", 0 0, L_0x7ff951cdee80;  1 drivers
v0x7ff951cb6dc0_0 .net "in", 1 0, v0x7ff951cd66f0_0;  alias, 1 drivers
v0x7ff951cb6e70_0 .net "out", 3 0, L_0x7ff951cdf310;  alias, 1 drivers
L_0x7ff951cdebd0 .part v0x7ff951cd66f0_0, 0, 1;
L_0x7ff951cde8c0 .part v0x7ff951cd66f0_0, 1, 1;
L_0x7ff951cdee80 .part v0x7ff951cd66f0_0, 1, 1;
L_0x7ff951cdef20 .part v0x7ff951cd66f0_0, 0, 1;
L_0x7ff951cdf020 .functor MUXZ 4, L_0x1096b1320, L_0x1096b12d8, L_0x7ff951cdef20, C4<>;
L_0x7ff951cdf1b0 .functor MUXZ 4, L_0x7ff951cdf020, L_0x1096b1290, L_0x7ff951cdee80, C4<>;
L_0x7ff951cdf310 .functor MUXZ 4, L_0x7ff951cdf1b0, L_0x1096b1248, L_0x7ff951cded10, C4<>;
S_0x7ff951cb6f50 .scope module, "sel" "Mux4" 5 14, 3 43 0, S_0x7ff951cb5880;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a3"
    .port_info 1 /INPUT 2 "a2"
    .port_info 2 /INPUT 2 "a1"
    .port_info 3 /INPUT 2 "a0"
    .port_info 4 /INPUT 4 "s"
    .port_info 5 /OUTPUT 2 "b"
P_0x7ff951cb68f0 .param/l "k" 0 3 44, +C4<00000000000000000000000000000010>;
L_0x1096b1368 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x7ff951cdf630 .functor AND 2, L_0x7ff951cdf590, L_0x1096b1368, C4<11>, C4<11>;
L_0x1096b13b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0x7ff951cdf880 .functor AND 2, L_0x7ff951cdf760, L_0x1096b13b0, C4<11>, C4<11>;
L_0x7ff951cdf950 .functor OR 2, L_0x7ff951cdf630, L_0x7ff951cdf880, C4<00>, C4<00>;
L_0x1096b13f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x7ff951cdfc50 .functor AND 2, L_0x7ff951cdfb50, L_0x1096b13f8, C4<11>, C4<11>;
L_0x7ff951cdfd20 .functor OR 2, L_0x7ff951cdf950, L_0x7ff951cdfc50, C4<00>, C4<00>;
L_0x1096b1440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x7ff951ce0040 .functor AND 2, L_0x7ff951cdff60, L_0x1096b1440, C4<11>, C4<11>;
L_0x7ff951ce00f0 .functor OR 2, L_0x7ff951cdfd20, L_0x7ff951ce0040, C4<00>, C4<00>;
v0x7ff951cb72a0_0 .net *"_s1", 0 0, L_0x7ff951cdf470;  1 drivers
v0x7ff951cb7350_0 .net *"_s10", 1 0, L_0x7ff951cdf880;  1 drivers
v0x7ff951cb73f0_0 .net *"_s12", 1 0, L_0x7ff951cdf950;  1 drivers
v0x7ff951cb7480_0 .net *"_s15", 0 0, L_0x7ff951cdfa80;  1 drivers
v0x7ff951cb7510_0 .net *"_s16", 1 0, L_0x7ff951cdfb50;  1 drivers
v0x7ff951cb75e0_0 .net *"_s18", 1 0, L_0x7ff951cdfc50;  1 drivers
v0x7ff951cb7690_0 .net *"_s2", 1 0, L_0x7ff951cdf590;  1 drivers
v0x7ff951cb7740_0 .net *"_s20", 1 0, L_0x7ff951cdfd20;  1 drivers
v0x7ff951cb77f0_0 .net *"_s23", 0 0, L_0x7ff951cdfe80;  1 drivers
v0x7ff951cb7900_0 .net *"_s24", 1 0, L_0x7ff951cdff60;  1 drivers
v0x7ff951cb79b0_0 .net *"_s26", 1 0, L_0x7ff951ce0040;  1 drivers
v0x7ff951cb7a60_0 .net *"_s4", 1 0, L_0x7ff951cdf630;  1 drivers
v0x7ff951cb7b10_0 .net *"_s7", 0 0, L_0x7ff951cdf6a0;  1 drivers
v0x7ff951cb7bc0_0 .net *"_s8", 1 0, L_0x7ff951cdf760;  1 drivers
v0x7ff951cb7c70_0 .net "a0", 1 0, L_0x1096b1440;  1 drivers
v0x7ff951cb7d20_0 .net "a1", 1 0, L_0x1096b13f8;  1 drivers
v0x7ff951cb7dd0_0 .net "a2", 1 0, L_0x1096b13b0;  1 drivers
v0x7ff951cb7f60_0 .net "a3", 1 0, L_0x1096b1368;  1 drivers
v0x7ff951cb7ff0_0 .net "b", 1 0, L_0x7ff951ce00f0;  alias, 1 drivers
v0x7ff951cb80a0_0 .net "s", 3 0, L_0x7ff951cdf310;  alias, 1 drivers
L_0x7ff951cdf470 .part L_0x7ff951cdf310, 3, 1;
L_0x7ff951cdf590 .concat [ 1 1 0 0], L_0x7ff951cdf470, L_0x7ff951cdf470;
L_0x7ff951cdf6a0 .part L_0x7ff951cdf310, 2, 1;
L_0x7ff951cdf760 .concat [ 1 1 0 0], L_0x7ff951cdf6a0, L_0x7ff951cdf6a0;
L_0x7ff951cdfa80 .part L_0x7ff951cdf310, 1, 1;
L_0x7ff951cdfb50 .concat [ 1 1 0 0], L_0x7ff951cdfa80, L_0x7ff951cdfa80;
L_0x7ff951cdfe80 .part L_0x7ff951cdf310, 0, 1;
L_0x7ff951cdff60 .concat [ 1 1 0 0], L_0x7ff951cdfe80, L_0x7ff951cdfe80;
S_0x7ff951cb8550 .scope module, "Test" "LightSaberColor" 4 56, 6 5 0, S_0x7ff951f02190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "Ri"
    .port_info 2 /INPUT 8 "Gi"
    .port_info 3 /INPUT 8 "Bi"
    .port_info 4 /OUTPUT 8 "Ro"
    .port_info 5 /OUTPUT 8 "Go"
    .port_info 6 /OUTPUT 8 "Bo"
v0x7ff951cbf220_0 .net "Bi", 7 0, v0x7ff951cd5e70_0;  1 drivers
v0x7ff951cbf2e0_0 .net "Bo", 7 0, L_0x7ff951cde640;  alias, 1 drivers
v0x7ff951cbf380_0 .net "Gi", 7 0, v0x7ff951cd6130_0;  1 drivers
v0x7ff951cbf430_0 .net "Go", 7 0, L_0x7ff951cde190;  alias, 1 drivers
v0x7ff951cbf4e0_0 .net "Ri", 7 0, v0x7ff951cd6410_0;  1 drivers
v0x7ff951cbf5d0_0 .net "Ro", 7 0, L_0x7ff951cdd700;  alias, 1 drivers
v0x7ff951cbf680_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
L_0x7ff951cdd040 .part v0x7ff951cd6410_0, 0, 1;
L_0x7ff951cdd0e0 .part v0x7ff951cd6410_0, 1, 1;
L_0x7ff951cdd180 .part v0x7ff951cd6410_0, 2, 1;
L_0x7ff951cdd2a0 .part v0x7ff951cd6410_0, 3, 1;
L_0x7ff951cdd340 .part v0x7ff951cd6410_0, 4, 1;
L_0x7ff951cdd3e0 .part v0x7ff951cd6410_0, 5, 1;
L_0x7ff951cdd480 .part v0x7ff951cd6410_0, 6, 1;
L_0x7ff951cdd640 .part v0x7ff951cd6410_0, 7, 1;
LS_0x7ff951cdd700_0_0 .concat [ 1 1 1 1], v0x7ff951cbd370_0, v0x7ff951cbd740_0, v0x7ff951cbdb90_0, v0x7ff951cbdfe0_0;
LS_0x7ff951cdd700_0_4 .concat [ 1 1 1 1], v0x7ff951cbe430_0, v0x7ff951cbe880_0, v0x7ff951cbecd0_0, v0x7ff951cbf120_0;
L_0x7ff951cdd700 .concat [ 4 4 0 0], LS_0x7ff951cdd700_0_0, LS_0x7ff951cdd700_0_4;
L_0x7ff951cdd8f0 .part v0x7ff951cd6130_0, 0, 1;
L_0x7ff951cdd9b0 .part v0x7ff951cd6130_0, 1, 1;
L_0x7ff951cddab0 .part v0x7ff951cd6130_0, 2, 1;
L_0x7ff951cddbf0 .part v0x7ff951cd6130_0, 3, 1;
L_0x7ff951cddd00 .part v0x7ff951cd6130_0, 4, 1;
L_0x7ff951cddda0 .part v0x7ff951cd6130_0, 5, 1;
L_0x7ff951cddec0 .part v0x7ff951cd6130_0, 6, 1;
L_0x7ff951cde060 .part v0x7ff951cd6130_0, 7, 1;
LS_0x7ff951cde190_0_0 .concat [ 1 1 1 1], v0x7ff951cbaf30_0, v0x7ff951cbb340_0, v0x7ff951cbb790_0, v0x7ff951cbbbe0_0;
LS_0x7ff951cde190_0_4 .concat [ 1 1 1 1], v0x7ff951cbc030_0, v0x7ff951cbc5e0_0, v0x7ff951cbc9d0_0, v0x7ff951cbce20_0;
L_0x7ff951cde190 .concat [ 4 4 0 0], LS_0x7ff951cde190_0_0, LS_0x7ff951cde190_0_4;
L_0x7ff951cde230 .part v0x7ff951cd5e70_0, 0, 1;
L_0x7ff951cde3b0 .part v0x7ff951cd5e70_0, 1, 1;
L_0x7ff951cde450 .part v0x7ff951cd5e70_0, 2, 1;
L_0x7ff951cde310 .part v0x7ff951cd5e70_0, 3, 1;
L_0x7ff951cde5a0 .part v0x7ff951cd5e70_0, 4, 1;
L_0x7ff951cde700 .part v0x7ff951cd5e70_0, 5, 1;
L_0x7ff951cde4f0 .part v0x7ff951cd5e70_0, 6, 1;
L_0x7ff951cde990 .part v0x7ff951cd5e70_0, 7, 1;
LS_0x7ff951cde640_0_0 .concat [ 1 1 1 1], v0x7ff951cb8b40_0, v0x7ff951cb9010_0, v0x7ff951cb9430_0, v0x7ff951cb9880_0;
LS_0x7ff951cde640_0_4 .concat [ 1 1 1 1], v0x7ff951cb9cf0_0, v0x7ff951cba240_0, v0x7ff951cba610_0, v0x7ff951cbaa60_0;
L_0x7ff951cde640 .concat [ 4 4 0 0], LS_0x7ff951cde640_0_0, LS_0x7ff951cde640_0_4;
S_0x7ff951cb87f0 .scope module, "blue[0]" "DFF" 6 17, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cb8a10_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cb8aa0_0 .net "in", 0 0, L_0x7ff951cde230;  1 drivers
v0x7ff951cb8b40_0 .var "out", 0 0;
S_0x7ff951cb8c40 .scope module, "blue[1]" "DFF" 6 17, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cb8e60_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cb8f70_0 .net "in", 0 0, L_0x7ff951cde3b0;  1 drivers
v0x7ff951cb9010_0 .var "out", 0 0;
S_0x7ff951cb90d0 .scope module, "blue[2]" "DFF" 6 17, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cb9300_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cb9390_0 .net "in", 0 0, L_0x7ff951cde450;  1 drivers
v0x7ff951cb9430_0 .var "out", 0 0;
S_0x7ff951cb9530 .scope module, "blue[3]" "DFF" 6 17, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cb9740_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cb97e0_0 .net "in", 0 0, L_0x7ff951cde310;  1 drivers
v0x7ff951cb9880_0 .var "out", 0 0;
S_0x7ff951cb9980 .scope module, "blue[4]" "DFF" 6 17, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cb9bd0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cb9c60_0 .net "in", 0 0, L_0x7ff951cde5a0;  1 drivers
v0x7ff951cb9cf0_0 .var "out", 0 0;
S_0x7ff951cb9df0 .scope module, "blue[5]" "DFF" 6 17, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cba000_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cba1a0_0 .net "in", 0 0, L_0x7ff951cde700;  1 drivers
v0x7ff951cba240_0 .var "out", 0 0;
S_0x7ff951cba2d0 .scope module, "blue[6]" "DFF" 6 17, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cba4d0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cba570_0 .net "in", 0 0, L_0x7ff951cde4f0;  1 drivers
v0x7ff951cba610_0 .var "out", 0 0;
S_0x7ff951cba710 .scope module, "blue[7]" "DFF" 6 17, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cba920_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cba9c0_0 .net "in", 0 0, L_0x7ff951cde990;  1 drivers
v0x7ff951cbaa60_0 .var "out", 0 0;
S_0x7ff951cbab60 .scope module, "green[0]" "DFF" 6 16, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbadf0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbae90_0 .net "in", 0 0, L_0x7ff951cdd8f0;  1 drivers
v0x7ff951cbaf30_0 .var "out", 0 0;
S_0x7ff951cbaff0 .scope module, "green[1]" "DFF" 6 16, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbb200_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbb2a0_0 .net "in", 0 0, L_0x7ff951cdd9b0;  1 drivers
v0x7ff951cbb340_0 .var "out", 0 0;
S_0x7ff951cbb440 .scope module, "green[2]" "DFF" 6 16, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbb650_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbb6f0_0 .net "in", 0 0, L_0x7ff951cddab0;  1 drivers
v0x7ff951cbb790_0 .var "out", 0 0;
S_0x7ff951cbb890 .scope module, "green[3]" "DFF" 6 16, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbbaa0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbbb40_0 .net "in", 0 0, L_0x7ff951cddbf0;  1 drivers
v0x7ff951cbbbe0_0 .var "out", 0 0;
S_0x7ff951cbbce0 .scope module, "green[4]" "DFF" 6 16, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbbef0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbbf90_0 .net "in", 0 0, L_0x7ff951cddd00;  1 drivers
v0x7ff951cbc030_0 .var "out", 0 0;
S_0x7ff951cbc130 .scope module, "green[5]" "DFF" 6 16, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbc340_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cba0a0_0 .net "in", 0 0, L_0x7ff951cddda0;  1 drivers
v0x7ff951cbc5e0_0 .var "out", 0 0;
S_0x7ff951cbc680 .scope module, "green[6]" "DFF" 6 16, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbc890_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbc930_0 .net "in", 0 0, L_0x7ff951cddec0;  1 drivers
v0x7ff951cbc9d0_0 .var "out", 0 0;
S_0x7ff951cbcad0 .scope module, "green[7]" "DFF" 6 16, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbcce0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbcd80_0 .net "in", 0 0, L_0x7ff951cde060;  1 drivers
v0x7ff951cbce20_0 .var "out", 0 0;
S_0x7ff951cbcf20 .scope module, "red[0]" "DFF" 6 15, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbd230_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbd2d0_0 .net "in", 0 0, L_0x7ff951cdd040;  1 drivers
v0x7ff951cbd370_0 .var "out", 0 0;
S_0x7ff951cbd400 .scope module, "red[1]" "DFF" 6 15, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbd600_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbd6a0_0 .net "in", 0 0, L_0x7ff951cdd0e0;  1 drivers
v0x7ff951cbd740_0 .var "out", 0 0;
S_0x7ff951cbd840 .scope module, "red[2]" "DFF" 6 15, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbda50_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbdaf0_0 .net "in", 0 0, L_0x7ff951cdd180;  1 drivers
v0x7ff951cbdb90_0 .var "out", 0 0;
S_0x7ff951cbdc90 .scope module, "red[3]" "DFF" 6 15, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbdea0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbdf40_0 .net "in", 0 0, L_0x7ff951cdd2a0;  1 drivers
v0x7ff951cbdfe0_0 .var "out", 0 0;
S_0x7ff951cbe0e0 .scope module, "red[4]" "DFF" 6 15, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbe2f0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbe390_0 .net "in", 0 0, L_0x7ff951cdd340;  1 drivers
v0x7ff951cbe430_0 .var "out", 0 0;
S_0x7ff951cbe530 .scope module, "red[5]" "DFF" 6 15, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbe740_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbe7e0_0 .net "in", 0 0, L_0x7ff951cdd3e0;  1 drivers
v0x7ff951cbe880_0 .var "out", 0 0;
S_0x7ff951cbe980 .scope module, "red[6]" "DFF" 6 15, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbeb90_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbec30_0 .net "in", 0 0, L_0x7ff951cdd480;  1 drivers
v0x7ff951cbecd0_0 .var "out", 0 0;
S_0x7ff951cbedd0 .scope module, "red[7]" "DFF" 6 15, 3 4 0, S_0x7ff951cb8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbefe0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbf080_0 .net "in", 0 0, L_0x7ff951cdd640;  1 drivers
v0x7ff951cbf120_0 .var "out", 0 0;
S_0x7ff951cbf7c0 .scope module, "lengthTest" "LightsaberLength" 4 59, 7 6 0, S_0x7ff951f02190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "Ini"
    .port_info 2 /INPUT 6 "Deci"
    .port_info 3 /OUTPUT 2 "Ino"
    .port_info 4 /OUTPUT 6 "Deco"
v0x7ff951cc1ab0_0 .net "Deci", 5 0, v0x7ff951cd5fb0_0;  1 drivers
v0x7ff951cc1b70_0 .net "Deco", 5 0, L_0x7ff951ce8e30;  alias, 1 drivers
v0x7ff951cc1c10_0 .net "Ini", 1 0, v0x7ff951cd62b0_0;  1 drivers
v0x7ff951cc1cc0_0 .net "Ino", 1 0, L_0x7ff951ce8810;  alias, 1 drivers
v0x7ff951cc1d70_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
L_0x7ff951ce86d0 .part v0x7ff951cd62b0_0, 0, 1;
L_0x7ff951ce8770 .part v0x7ff951cd62b0_0, 1, 1;
L_0x7ff951ce8810 .concat [ 1 1 0 0], v0x7ff951cc1560_0, v0x7ff951cc19b0_0;
L_0x7ff951ce88d0 .part v0x7ff951cd5fb0_0, 0, 1;
L_0x7ff951ce89d0 .part v0x7ff951cd5fb0_0, 1, 1;
L_0x7ff951ce8aa0 .part v0x7ff951cd5fb0_0, 2, 1;
L_0x7ff951ce8bc0 .part v0x7ff951cd5fb0_0, 3, 1;
L_0x7ff951ce8c80 .part v0x7ff951cd5fb0_0, 4, 1;
L_0x7ff951ce8d40 .part v0x7ff951cd5fb0_0, 5, 1;
LS_0x7ff951ce8e30_0_0 .concat [ 1 1 1 1], v0x7ff951cbfd50_0, v0x7ff951cc01a0_0, v0x7ff951cc0600_0, v0x7ff951cc0a50_0;
LS_0x7ff951ce8e30_0_4 .concat [ 1 1 0 0], v0x7ff951cbc470_0, v0x7ff951cc1110_0;
L_0x7ff951ce8e30 .concat [ 4 2 0 0], LS_0x7ff951ce8e30_0_0, LS_0x7ff951ce8e30_0_4;
S_0x7ff951cbf9f0 .scope module, "decimal[0]" "DFF" 7 15, 3 4 0, S_0x7ff951cbf7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cbfc10_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbfcb0_0 .net "in", 0 0, L_0x7ff951ce88d0;  1 drivers
v0x7ff951cbfd50_0 .var "out", 0 0;
S_0x7ff951cbfe50 .scope module, "decimal[1]" "DFF" 7 15, 3 4 0, S_0x7ff951cbf7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc0070_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc0100_0 .net "in", 0 0, L_0x7ff951ce89d0;  1 drivers
v0x7ff951cc01a0_0 .var "out", 0 0;
S_0x7ff951cc02a0 .scope module, "decimal[2]" "DFF" 7 15, 3 4 0, S_0x7ff951cbf7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc04d0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc0560_0 .net "in", 0 0, L_0x7ff951ce8aa0;  1 drivers
v0x7ff951cc0600_0 .var "out", 0 0;
S_0x7ff951cc0700 .scope module, "decimal[3]" "DFF" 7 15, 3 4 0, S_0x7ff951cbf7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc0910_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc09b0_0 .net "in", 0 0, L_0x7ff951ce8bc0;  1 drivers
v0x7ff951cc0a50_0 .var "out", 0 0;
S_0x7ff951cc0b50 .scope module, "decimal[4]" "DFF" 7 15, 3 4 0, S_0x7ff951cbf7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc0da0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cbc3e0_0 .net "in", 0 0, L_0x7ff951ce8c80;  1 drivers
v0x7ff951cbc470_0 .var "out", 0 0;
S_0x7ff951cc0e30 .scope module, "decimal[5]" "DFF" 7 15, 3 4 0, S_0x7ff951cbf7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc0fe0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc1070_0 .net "in", 0 0, L_0x7ff951ce8d40;  1 drivers
v0x7ff951cc1110_0 .var "out", 0 0;
S_0x7ff951cc1210 .scope module, "int[0]" "DFF" 7 14, 3 4 0, S_0x7ff951cbf7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc1420_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc14c0_0 .net "in", 0 0, L_0x7ff951ce86d0;  1 drivers
v0x7ff951cc1560_0 .var "out", 0 0;
S_0x7ff951cc1660 .scope module, "int[1]" "DFF" 7 14, 3 4 0, S_0x7ff951cbf7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc1870_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc1910_0 .net "in", 0 0, L_0x7ff951ce8770;  1 drivers
v0x7ff951cc19b0_0 .var "out", 0 0;
S_0x7ff951cc1ec0 .scope module, "onTest" "LightsaberOnOff" 4 60, 8 6 0, S_0x7ff951f02190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Oni"
    .port_info 2 /OUTPUT 1 "Ono"
v0x7ff951cc2500_0 .net "Oni", 0 0, v0x7ff951cd6850_0;  1 drivers
v0x7ff951cc25a0_0 .net "Ono", 0 0, v0x7ff951cc2430_0;  alias, 1 drivers
v0x7ff951cc2650_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
S_0x7ff951cc20c0 .scope module, "on" "DFF" 8 12, 3 4 0, S_0x7ff951cc1ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc22f0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc2390_0 .net "in", 0 0, v0x7ff951cd6850_0;  alias, 1 drivers
v0x7ff951cc2430_0 .var "out", 0 0;
S_0x7ff951cc2720 .scope module, "powerTest" "Power" 4 58, 2 9 0, S_0x7ff951f02190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "powerSetting"
    .port_info 3 /INPUT 1 "powerMode"
    .port_info 4 /OUTPUT 8 "powerOutput"
L_0x7ff951ce7df0 .functor AND 1, L_0x7ff951ce7650, L_0x7ff951ce7d00, C4<1>, C4<1>;
L_0x7ff951ce7ea0 .functor AND 1, L_0x7ff951ce7c20, v0x7ff951cd69f0_0, C4<1>, C4<1>;
L_0x7ff951ce7f50 .functor OR 1, L_0x7ff951ce7df0, L_0x7ff951ce7ea0, C4<0>, C4<0>;
L_0x7ff951ce8040 .functor OR 1, L_0x7ff951ce7f50, v0x7ff951cd6ca0_0, C4<0>, C4<0>;
v0x7ff951cd4500_0 .net *"_s10", 31 0, L_0x7ff951ce7200;  1 drivers
L_0x1096b17a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff951cd45c0_0 .net *"_s13", 23 0, L_0x1096b17a0;  1 drivers
L_0x1096b17e8 .functor BUFT 1, C4<00000000000000000000000010110011>, C4<0>, C4<0>, C4<0>;
v0x7ff951cd4660_0 .net/2u *"_s14", 31 0, L_0x1096b17e8;  1 drivers
v0x7ff951cd4710_0 .net *"_s16", 0 0, L_0x7ff951ce73d0;  1 drivers
L_0x1096b1830 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff951cd47b0_0 .net/2s *"_s18", 1 0, L_0x1096b1830;  1 drivers
L_0x1096b1878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff951cd48a0_0 .net/2s *"_s20", 1 0, L_0x1096b1878;  1 drivers
v0x7ff951cd4950_0 .net *"_s22", 1 0, L_0x7ff951ce74f0;  1 drivers
v0x7ff951cd4a00_0 .net *"_s26", 31 0, L_0x7ff951ce7730;  1 drivers
L_0x1096b18c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff951cd4ab0_0 .net *"_s29", 23 0, L_0x1096b18c0;  1 drivers
L_0x1096b1908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff951cd4bc0_0 .net/2u *"_s30", 31 0, L_0x1096b1908;  1 drivers
v0x7ff951cd4c70_0 .net *"_s32", 0 0, L_0x7ff951ce0830;  1 drivers
L_0x1096b1950 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff951cd4d10_0 .net/2s *"_s34", 1 0, L_0x1096b1950;  1 drivers
L_0x1096b1998 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff951cd4dc0_0 .net/2s *"_s36", 1 0, L_0x1096b1998;  1 drivers
v0x7ff951cd4e70_0 .net *"_s38", 1 0, L_0x7ff951ce7a80;  1 drivers
v0x7ff951cd4f20_0 .net *"_s43", 0 0, L_0x7ff951ce7d00;  1 drivers
v0x7ff951cd4fc0_0 .net *"_s44", 0 0, L_0x7ff951ce7df0;  1 drivers
v0x7ff951cd5070_0 .net *"_s46", 0 0, L_0x7ff951ce7ea0;  1 drivers
v0x7ff951cd5200_0 .net *"_s48", 0 0, L_0x7ff951ce7f50;  1 drivers
v0x7ff951cd5290_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cd5320_0 .net "dec2out", 1 0, L_0x7ff951f0d210;  1 drivers
v0x7ff951cd53f0_0 .net "dec2out2", 1 0, L_0x7ff951ce69b0;  1 drivers
v0x7ff951cd5480_0 .net "limMax", 0 0, L_0x7ff951ce7650;  1 drivers
v0x7ff951cd5510_0 .net "limMin", 0 0, L_0x7ff951ce7c20;  1 drivers
v0x7ff951cd55a0_0 .net "powerMode", 0 0, v0x7ff951cd69f0_0;  1 drivers
v0x7ff951cd5630_0 .net "powerOutput", 7 0, L_0x7ff951ce8630;  alias, 1 drivers
v0x7ff951cd56c0_0 .net "powerSetting", 1 0, v0x7ff951cd6c10_0;  1 drivers
v0x7ff951cd5750_0 .net "powerUsage1", 7 0, L_0x7ff951ce1dd0;  1 drivers
v0x7ff951cd5820_0 .net "powerUsageSel", 3 0, L_0x7ff951ce0d60;  1 drivers
v0x7ff951cd58f0_0 .net "powerUserCarryOut", 0 0, L_0x7ff951ce6230;  1 drivers
v0x7ff951cd5a00_0 .net "powerUserOutput", 7 0, L_0x7ff951ce6890;  1 drivers
v0x7ff951cd5a90_0 .net "rst", 0 0, v0x7ff951cd6ca0_0;  1 drivers
v0x7ff951cd5b20_0 .net "selDec", 0 0, L_0x7ff951ce8040;  1 drivers
v0x7ff951cd5bb0_0 .net "transfer", 7 0, L_0x7ff951f0d9a0;  1 drivers
v0x7ff951cd5100_0 .net "transfer2", 7 0, L_0x7ff951ce6f90;  1 drivers
L_0x7ff951ce7200 .concat [ 8 24 0 0], L_0x7ff951ce8630, L_0x1096b17a0;
L_0x7ff951ce73d0 .cmp/ge 32, L_0x7ff951ce7200, L_0x1096b17e8;
L_0x7ff951ce74f0 .functor MUXZ 2, L_0x1096b1878, L_0x1096b1830, L_0x7ff951ce73d0, C4<>;
L_0x7ff951ce7650 .part L_0x7ff951ce74f0, 0, 1;
L_0x7ff951ce7730 .concat [ 8 24 0 0], L_0x7ff951ce8630, L_0x1096b18c0;
L_0x7ff951ce0830 .cmp/ge 32, L_0x1096b1908, L_0x7ff951ce7730;
L_0x7ff951ce7a80 .functor MUXZ 2, L_0x1096b1998, L_0x1096b1950, L_0x7ff951ce0830, C4<>;
L_0x7ff951ce7c20 .part L_0x7ff951ce7a80, 0, 1;
L_0x7ff951ce7d00 .reduce/nor v0x7ff951cd69f0_0;
L_0x7ff951f0dcb0 .part L_0x7ff951f0d9a0, 0, 1;
L_0x7ff951f0dd50 .part L_0x7ff951f0d9a0, 1, 1;
L_0x7ff951f0ded0 .part L_0x7ff951f0d9a0, 2, 1;
L_0x7ff951f0df70 .part L_0x7ff951f0d9a0, 3, 1;
L_0x7ff951ce81a0 .part L_0x7ff951f0d9a0, 4, 1;
L_0x7ff951ce8240 .part L_0x7ff951f0d9a0, 5, 1;
L_0x7ff951ce8460 .part L_0x7ff951f0d9a0, 6, 1;
L_0x7ff951ce8500 .part L_0x7ff951f0d9a0, 7, 1;
LS_0x7ff951ce8630_0_0 .concat [ 1 1 1 1], v0x7ff951cc4240_0, v0x7ff951cc46b0_0, v0x7ff951cc4b00_0, v0x7ff951cc4f50_0;
LS_0x7ff951ce8630_0_4 .concat [ 1 1 1 1], v0x7ff951cc53a0_0, v0x7ff951cc5870_0, v0x7ff951cc5c80_0, v0x7ff951cc60d0_0;
L_0x7ff951ce8630 .concat [ 4 4 0 0], LS_0x7ff951ce8630_0_0, LS_0x7ff951ce8630_0_4;
S_0x7ff951cc29c0 .scope module, "dec" "Dec2x4" 2 29, 3 18 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 4 "out"
L_0x7ff951ce0780 .functor AND 1, L_0x7ff951ce05c0, L_0x7ff951ce0660, C4<1>, C4<1>;
v0x7ff951cc2ba0_0 .net *"_s1", 0 0, L_0x7ff951ce05c0;  1 drivers
L_0x1096b14d0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7ff951cc2c60_0 .net/2u *"_s10", 3 0, L_0x1096b14d0;  1 drivers
v0x7ff951cc2d00_0 .net *"_s13", 0 0, L_0x7ff951ce09d0;  1 drivers
L_0x1096b1518 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7ff951cc2db0_0 .net/2u *"_s14", 3 0, L_0x1096b1518;  1 drivers
L_0x1096b1560 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7ff951cc2e60_0 .net/2u *"_s16", 3 0, L_0x1096b1560;  1 drivers
v0x7ff951cc2f50_0 .net *"_s18", 3 0, L_0x7ff951ce0a70;  1 drivers
v0x7ff951cc3000_0 .net *"_s20", 3 0, L_0x7ff951ce0c00;  1 drivers
v0x7ff951cc30b0_0 .net *"_s3", 0 0, L_0x7ff951ce0660;  1 drivers
v0x7ff951cc3160_0 .net *"_s4", 0 0, L_0x7ff951ce0780;  1 drivers
L_0x1096b1488 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7ff951cc3270_0 .net/2u *"_s6", 3 0, L_0x1096b1488;  1 drivers
v0x7ff951cc3310_0 .net *"_s9", 0 0, L_0x7ff951ce0930;  1 drivers
v0x7ff951cc33c0_0 .net "in", 1 0, v0x7ff951cd6c10_0;  alias, 1 drivers
v0x7ff951cc3470_0 .net "out", 3 0, L_0x7ff951ce0d60;  alias, 1 drivers
L_0x7ff951ce05c0 .part v0x7ff951cd6c10_0, 0, 1;
L_0x7ff951ce0660 .part v0x7ff951cd6c10_0, 1, 1;
L_0x7ff951ce0930 .part v0x7ff951cd6c10_0, 1, 1;
L_0x7ff951ce09d0 .part v0x7ff951cd6c10_0, 0, 1;
L_0x7ff951ce0a70 .functor MUXZ 4, L_0x1096b1560, L_0x1096b1518, L_0x7ff951ce09d0, C4<>;
L_0x7ff951ce0c00 .functor MUXZ 4, L_0x7ff951ce0a70, L_0x1096b14d0, L_0x7ff951ce0930, C4<>;
L_0x7ff951ce0d60 .functor MUXZ 4, L_0x7ff951ce0c00, L_0x1096b1488, L_0x7ff951ce0780, C4<>;
S_0x7ff951cc3550 .scope module, "dec2" "Dec1x2" 2 57, 3 31 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 2 "out"
L_0x1096b19e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7ff951cc3700_0 .net/2u *"_s0", 1 0, L_0x1096b19e0;  1 drivers
L_0x1096b1a28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff951cc37b0_0 .net/2u *"_s2", 1 0, L_0x1096b1a28;  1 drivers
v0x7ff951cc3860_0 .net "in", 0 0, L_0x7ff951ce8040;  alias, 1 drivers
v0x7ff951cc3910_0 .net "out", 1 0, L_0x7ff951f0d210;  alias, 1 drivers
L_0x7ff951f0d210 .functor MUXZ 2, L_0x1096b1a28, L_0x1096b19e0, L_0x7ff951ce8040, C4<>;
S_0x7ff951cc39f0 .scope module, "dec2rst" "Dec1x2" 2 33, 3 31 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 2 "out"
L_0x1096b16c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7ff951cc3bf0_0 .net/2u *"_s0", 1 0, L_0x1096b16c8;  1 drivers
L_0x1096b1710 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff951cc3ca0_0 .net/2u *"_s2", 1 0, L_0x1096b1710;  1 drivers
v0x7ff951cc3d50_0 .net "in", 0 0, v0x7ff951cd6ca0_0;  alias, 1 drivers
v0x7ff951cc3e00_0 .net "out", 1 0, L_0x7ff951ce69b0;  alias, 1 drivers
L_0x7ff951ce69b0 .functor MUXZ 2, L_0x1096b1710, L_0x1096b16c8, v0x7ff951cd6ca0_0, C4<>;
S_0x7ff951cc3ee0 .scope module, "power[0]" "DFF" 2 59, 3 4 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc4100_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc41a0_0 .net "in", 0 0, L_0x7ff951f0dcb0;  1 drivers
v0x7ff951cc4240_0 .var "out", 0 0;
S_0x7ff951cc4340 .scope module, "power[1]" "DFF" 2 59, 3 4 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc4590_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc4620_0 .net "in", 0 0, L_0x7ff951f0dd50;  1 drivers
v0x7ff951cc46b0_0 .var "out", 0 0;
S_0x7ff951cc47b0 .scope module, "power[2]" "DFF" 2 59, 3 4 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc49c0_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc4a60_0 .net "in", 0 0, L_0x7ff951f0ded0;  1 drivers
v0x7ff951cc4b00_0 .var "out", 0 0;
S_0x7ff951cc4c00 .scope module, "power[3]" "DFF" 2 59, 3 4 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc4e10_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc4eb0_0 .net "in", 0 0, L_0x7ff951f0df70;  1 drivers
v0x7ff951cc4f50_0 .var "out", 0 0;
S_0x7ff951cc5050 .scope module, "power[4]" "DFF" 2 59, 3 4 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc5260_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc5300_0 .net "in", 0 0, L_0x7ff951ce81a0;  1 drivers
v0x7ff951cc53a0_0 .var "out", 0 0;
S_0x7ff951cc54a0 .scope module, "power[5]" "DFF" 2 59, 3 4 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc5730_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc57d0_0 .net "in", 0 0, L_0x7ff951ce8240;  1 drivers
v0x7ff951cc5870_0 .var "out", 0 0;
S_0x7ff951cc5930 .scope module, "power[6]" "DFF" 2 59, 3 4 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc5b40_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc5be0_0 .net "in", 0 0, L_0x7ff951ce8460;  1 drivers
v0x7ff951cc5c80_0 .var "out", 0 0;
S_0x7ff951cc5d80 .scope module, "power[7]" "DFF" 2 59, 3 4 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x7ff951cc5f90_0 .net "clk", 0 0, v0x7ff951cd65d0_0;  alias, 1 drivers
v0x7ff951cc6030_0 .net "in", 0 0, L_0x7ff951ce8500;  1 drivers
v0x7ff951cc60d0_0 .var "out", 0 0;
S_0x7ff951cc61d0 .scope module, "powerUsage" "Mux4_8bit" 2 30, 3 57 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a3"
    .port_info 1 /INPUT 8 "a2"
    .port_info 2 /INPUT 8 "a1"
    .port_info 3 /INPUT 8 "a0"
    .port_info 4 /INPUT 4 "s"
    .port_info 5 /OUTPUT 8 "b"
P_0x7ff951cc6380 .param/l "k" 0 3 58, +C4<00000000000000000000000000001000>;
L_0x1096b15a8 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
L_0x7ff951ce1250 .functor AND 8, L_0x7ff951ce0fe0, L_0x1096b15a8, C4<11111111>, C4<11111111>;
L_0x1096b15f0 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
L_0x7ff951ce1580 .functor AND 8, L_0x7ff951ce1360, L_0x1096b15f0, C4<11111111>, C4<11111111>;
L_0x7ff951ce15f0 .functor OR 8, L_0x7ff951ce1250, L_0x7ff951ce1580, C4<00000000>, C4<00000000>;
L_0x1096b1638 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
L_0x7ff951ce1a30 .functor AND 8, L_0x7ff951ce1780, L_0x1096b1638, C4<11111111>, C4<11111111>;
L_0x7ff951ce1aa0 .functor OR 8, L_0x7ff951ce15f0, L_0x7ff951ce1a30, C4<00000000>, C4<00000000>;
L_0x1096b1680 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x7ff951ce1f50 .functor AND 8, L_0x7ff951ce1ca0, L_0x1096b1680, C4<11111111>, C4<11111111>;
L_0x7ff951ce1dd0 .functor OR 8, L_0x7ff951ce1aa0, L_0x7ff951ce1f50, C4<00000000>, C4<00000000>;
v0x7ff951cc6540_0 .net *"_s1", 0 0, L_0x7ff951ce0ec0;  1 drivers
v0x7ff951cc6600_0 .net *"_s10", 7 0, L_0x7ff951ce1580;  1 drivers
v0x7ff951cc66a0_0 .net *"_s12", 7 0, L_0x7ff951ce15f0;  1 drivers
v0x7ff951cc6730_0 .net *"_s15", 0 0, L_0x7ff951ce16e0;  1 drivers
v0x7ff951cc67c0_0 .net *"_s16", 7 0, L_0x7ff951ce1780;  1 drivers
v0x7ff951cc6890_0 .net *"_s18", 7 0, L_0x7ff951ce1a30;  1 drivers
v0x7ff951cc6940_0 .net *"_s2", 7 0, L_0x7ff951ce0fe0;  1 drivers
v0x7ff951cc69f0_0 .net *"_s20", 7 0, L_0x7ff951ce1aa0;  1 drivers
v0x7ff951cc6aa0_0 .net *"_s23", 0 0, L_0x7ff951ce1bc0;  1 drivers
v0x7ff951cc6bb0_0 .net *"_s24", 7 0, L_0x7ff951ce1ca0;  1 drivers
v0x7ff951cc6c60_0 .net *"_s26", 7 0, L_0x7ff951ce1f50;  1 drivers
v0x7ff951cc6d10_0 .net *"_s4", 7 0, L_0x7ff951ce1250;  1 drivers
v0x7ff951cc6dc0_0 .net *"_s7", 0 0, L_0x7ff951ce12c0;  1 drivers
v0x7ff951cc6e70_0 .net *"_s8", 7 0, L_0x7ff951ce1360;  1 drivers
v0x7ff951cc6f20_0 .net "a0", 7 0, L_0x1096b1680;  1 drivers
v0x7ff951cc6fd0_0 .net "a1", 7 0, L_0x1096b1638;  1 drivers
v0x7ff951cc7080_0 .net "a2", 7 0, L_0x1096b15f0;  1 drivers
v0x7ff951cc7210_0 .net "a3", 7 0, L_0x1096b15a8;  1 drivers
v0x7ff951cc72a0_0 .net "b", 7 0, L_0x7ff951ce1dd0;  alias, 1 drivers
v0x7ff951cc7350_0 .net "s", 3 0, L_0x7ff951ce0d60;  alias, 1 drivers
L_0x7ff951ce0ec0 .part L_0x7ff951ce0d60, 3, 1;
LS_0x7ff951ce0fe0_0_0 .concat [ 1 1 1 1], L_0x7ff951ce0ec0, L_0x7ff951ce0ec0, L_0x7ff951ce0ec0, L_0x7ff951ce0ec0;
LS_0x7ff951ce0fe0_0_4 .concat [ 1 1 1 1], L_0x7ff951ce0ec0, L_0x7ff951ce0ec0, L_0x7ff951ce0ec0, L_0x7ff951ce0ec0;
L_0x7ff951ce0fe0 .concat [ 4 4 0 0], LS_0x7ff951ce0fe0_0_0, LS_0x7ff951ce0fe0_0_4;
L_0x7ff951ce12c0 .part L_0x7ff951ce0d60, 2, 1;
LS_0x7ff951ce1360_0_0 .concat [ 1 1 1 1], L_0x7ff951ce12c0, L_0x7ff951ce12c0, L_0x7ff951ce12c0, L_0x7ff951ce12c0;
LS_0x7ff951ce1360_0_4 .concat [ 1 1 1 1], L_0x7ff951ce12c0, L_0x7ff951ce12c0, L_0x7ff951ce12c0, L_0x7ff951ce12c0;
L_0x7ff951ce1360 .concat [ 4 4 0 0], LS_0x7ff951ce1360_0_0, LS_0x7ff951ce1360_0_4;
L_0x7ff951ce16e0 .part L_0x7ff951ce0d60, 1, 1;
LS_0x7ff951ce1780_0_0 .concat [ 1 1 1 1], L_0x7ff951ce16e0, L_0x7ff951ce16e0, L_0x7ff951ce16e0, L_0x7ff951ce16e0;
LS_0x7ff951ce1780_0_4 .concat [ 1 1 1 1], L_0x7ff951ce16e0, L_0x7ff951ce16e0, L_0x7ff951ce16e0, L_0x7ff951ce16e0;
L_0x7ff951ce1780 .concat [ 4 4 0 0], LS_0x7ff951ce1780_0_0, LS_0x7ff951ce1780_0_4;
L_0x7ff951ce1bc0 .part L_0x7ff951ce0d60, 0, 1;
LS_0x7ff951ce1ca0_0_0 .concat [ 1 1 1 1], L_0x7ff951ce1bc0, L_0x7ff951ce1bc0, L_0x7ff951ce1bc0, L_0x7ff951ce1bc0;
LS_0x7ff951ce1ca0_0_4 .concat [ 1 1 1 1], L_0x7ff951ce1bc0, L_0x7ff951ce1bc0, L_0x7ff951ce1bc0, L_0x7ff951ce1bc0;
L_0x7ff951ce1ca0 .concat [ 4 4 0 0], LS_0x7ff951ce1ca0_0_0, LS_0x7ff951ce1ca0_0_4;
S_0x7ff951cc7410 .scope module, "powerUser" "Add_Sub_8_bit" 2 31, 3 109 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "m"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 8 "sum_out"
L_0x7ff951ce2140 .functor XOR 1, v0x7ff951cd69f0_0, L_0x7ff951ce21b0, C4<0>, C4<0>;
L_0x7ff951ce2310 .functor XOR 1, v0x7ff951cd69f0_0, L_0x7ff951ce2480, C4<0>, C4<0>;
L_0x7ff951cd2f00 .functor XOR 1, v0x7ff951cd69f0_0, L_0x7ff951ce2540, C4<0>, C4<0>;
L_0x7ff951ce2620 .functor XOR 1, v0x7ff951cd69f0_0, L_0x7ff951ce26f0, C4<0>, C4<0>;
L_0x7ff951ce27d0 .functor XOR 1, v0x7ff951cd69f0_0, L_0x7ff951ce28b0, C4<0>, C4<0>;
L_0x7ff951ce2a90 .functor XOR 1, v0x7ff951cd69f0_0, L_0x7ff951ce2b00, C4<0>, C4<0>;
L_0x7ff951ce2ba0 .functor XOR 1, v0x7ff951cd69f0_0, L_0x7ff951ce2c70, C4<0>, C4<0>;
L_0x7ff951ce3080 .functor XOR 1, v0x7ff951cd69f0_0, L_0x7ff951ce3130, C4<0>, C4<0>;
v0x7ff951cd1fc0_0 .net *"_s0", 0 0, L_0x7ff951ce2140;  1 drivers
v0x7ff951cd2060_0 .net *"_s11", 0 0, L_0x7ff951ce2540;  1 drivers
v0x7ff951cd2100_0 .net *"_s12", 0 0, L_0x7ff951ce2620;  1 drivers
v0x7ff951cd21a0_0 .net *"_s15", 0 0, L_0x7ff951ce26f0;  1 drivers
v0x7ff951cd2250_0 .net *"_s16", 0 0, L_0x7ff951ce27d0;  1 drivers
v0x7ff951cd2340_0 .net *"_s19", 0 0, L_0x7ff951ce28b0;  1 drivers
v0x7ff951cd23f0_0 .net *"_s20", 0 0, L_0x7ff951ce2a90;  1 drivers
v0x7ff951cd24a0_0 .net *"_s23", 0 0, L_0x7ff951ce2b00;  1 drivers
v0x7ff951cd2550_0 .net *"_s24", 0 0, L_0x7ff951ce2ba0;  1 drivers
v0x7ff951cd2660_0 .net *"_s27", 0 0, L_0x7ff951ce2c70;  1 drivers
v0x7ff951cd2710_0 .net *"_s28", 0 0, L_0x7ff951ce3080;  1 drivers
v0x7ff951cd27c0_0 .net *"_s3", 0 0, L_0x7ff951ce21b0;  1 drivers
v0x7ff951cd2870_0 .net *"_s32", 0 0, L_0x7ff951ce3130;  1 drivers
v0x7ff951cd2920_0 .net *"_s4", 0 0, L_0x7ff951ce2310;  1 drivers
v0x7ff951cd29d0_0 .net *"_s7", 0 0, L_0x7ff951ce2480;  1 drivers
v0x7ff951cd2a80_0 .net *"_s8", 0 0, L_0x7ff951cd2f00;  1 drivers
v0x7ff951cd2b30_0 .net "a", 7 0, L_0x7ff951ce8630;  alias, 1 drivers
v0x7ff951cd2cc0_0 .net "b", 7 0, L_0x7ff951ce1dd0;  alias, 1 drivers
v0x7ff951cd2d50_0 .net "bx", 7 0, L_0x7ff951ce2d90;  1 drivers
v0x7ff951cd2de0_0 .net "c_out", 0 0, L_0x7ff951ce6230;  alias, 1 drivers
v0x7ff951cd2e70_0 .net "m", 0 0, v0x7ff951cd69f0_0;  alias, 1 drivers
v0x7ff951cd2f80_0 .net "sum_out", 7 0, L_0x7ff951ce6890;  alias, 1 drivers
L_0x7ff951ce21b0 .part L_0x7ff951ce1dd0, 0, 1;
L_0x7ff951ce2480 .part L_0x7ff951ce1dd0, 1, 1;
L_0x7ff951ce2540 .part L_0x7ff951ce1dd0, 2, 1;
L_0x7ff951ce26f0 .part L_0x7ff951ce1dd0, 3, 1;
L_0x7ff951ce28b0 .part L_0x7ff951ce1dd0, 4, 1;
L_0x7ff951ce2b00 .part L_0x7ff951ce1dd0, 5, 1;
L_0x7ff951ce2c70 .part L_0x7ff951ce1dd0, 6, 1;
LS_0x7ff951ce2d90_0_0 .concat8 [ 1 1 1 1], L_0x7ff951ce2140, L_0x7ff951ce2310, L_0x7ff951cd2f00, L_0x7ff951ce2620;
LS_0x7ff951ce2d90_0_4 .concat8 [ 1 1 1 1], L_0x7ff951ce27d0, L_0x7ff951ce2a90, L_0x7ff951ce2ba0, L_0x7ff951ce3080;
L_0x7ff951ce2d90 .concat8 [ 4 4 0 0], LS_0x7ff951ce2d90_0_0, LS_0x7ff951ce2d90_0_4;
L_0x7ff951ce3130 .part L_0x7ff951ce1dd0, 7, 1;
S_0x7ff951cc7640 .scope module, "add" "Add_rca_8" 3 128, 3 103 0, S_0x7ff951cc7410;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 8 "sum"
v0x7ff951cd1b30_0 .net "a", 7 0, L_0x7ff951ce8630;  alias, 1 drivers
v0x7ff951cd1bf0_0 .net "b", 7 0, L_0x7ff951ce2d90;  alias, 1 drivers
v0x7ff951cd1c90_0 .net "c_in", 0 0, v0x7ff951cd69f0_0;  alias, 1 drivers
v0x7ff951cd1d20_0 .net "c_in4", 0 0, L_0x7ff951ce4800;  1 drivers
v0x7ff951cd1db0_0 .net "c_out", 0 0, L_0x7ff951ce6230;  alias, 1 drivers
v0x7ff951cd1ec0_0 .net "sum", 7 0, L_0x7ff951ce6890;  alias, 1 drivers
L_0x7ff951ce4ca0 .part L_0x7ff951ce8630, 0, 4;
L_0x7ff951ce4d40 .part L_0x7ff951ce2d90, 0, 4;
L_0x7ff951ce66d0 .part L_0x7ff951ce8630, 4, 4;
L_0x7ff951ce6770 .part L_0x7ff951ce2d90, 4, 4;
L_0x7ff951ce6890 .concat8 [ 4 4 0 0], L_0x7ff951ce4bb0, L_0x7ff951ce65e0;
S_0x7ff951cc78b0 .scope module, "M0" "Add_rca_4" 3 105, 3 95 0, S_0x7ff951cc7640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 4 "sum"
v0x7ff951ccc460_0 .net "a", 3 0, L_0x7ff951ce4ca0;  1 drivers
v0x7ff951ccc520_0 .net "b", 3 0, L_0x7ff951ce4d40;  1 drivers
v0x7ff951ccc5c0_0 .net "c_in", 0 0, v0x7ff951cd69f0_0;  alias, 1 drivers
v0x7ff951ccc690_0 .net "c_in1", 0 0, L_0x7ff951ce2380;  1 drivers
v0x7ff951ccc720_0 .net "c_in2", 0 0, L_0x7ff951ce3c20;  1 drivers
v0x7ff951ccc7f0_0 .net "c_in3", 0 0, L_0x7ff951ce4250;  1 drivers
v0x7ff951ccc880_0 .net "c_out", 0 0, L_0x7ff951ce4800;  alias, 1 drivers
v0x7ff951ccc910_0 .net "sum", 3 0, L_0x7ff951ce4bb0;  1 drivers
L_0x7ff951ce3760 .part L_0x7ff951ce4ca0, 0, 1;
L_0x7ff951ce3880 .part L_0x7ff951ce4d40, 0, 1;
L_0x7ff951ce3d10 .part L_0x7ff951ce4ca0, 1, 1;
L_0x7ff951ce3e30 .part L_0x7ff951ce4d40, 1, 1;
L_0x7ff951ce4340 .part L_0x7ff951ce4ca0, 2, 1;
L_0x7ff951ce4460 .part L_0x7ff951ce4d40, 2, 1;
L_0x7ff951ce4870 .part L_0x7ff951ce4ca0, 3, 1;
L_0x7ff951ce4a10 .part L_0x7ff951ce4d40, 3, 1;
L_0x7ff951ce4bb0 .concat8 [ 1 1 1 1], L_0x7ff951ce33c0, L_0x7ff951ce3a80, L_0x7ff951ce40b0, L_0x7ff951ce4660;
S_0x7ff951cc7b20 .scope module, "M0" "Add_full" 3 97, 3 88 0, S_0x7ff951cc78b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951ce2380 .functor OR 1, L_0x7ff951ce3310, L_0x7ff951ce34f0, C4<0>, C4<0>;
v0x7ff951cc87e0_0 .net "a", 0 0, L_0x7ff951ce3760;  1 drivers
v0x7ff951cc8880_0 .net "b", 0 0, L_0x7ff951ce3880;  1 drivers
v0x7ff951cc8930_0 .net "c_in", 0 0, v0x7ff951cd69f0_0;  alias, 1 drivers
v0x7ff951cc8a00_0 .net "c_out", 0 0, L_0x7ff951ce2380;  alias, 1 drivers
v0x7ff951cc8a90_0 .net "sum", 0 0, L_0x7ff951ce33c0;  1 drivers
v0x7ff951cc8b60_0 .net "w1", 0 0, L_0x7ff951ce3310;  1 drivers
v0x7ff951cc8c10_0 .net "w2", 0 0, L_0x7ff951ce3260;  1 drivers
v0x7ff951cc8ce0_0 .net "w3", 0 0, L_0x7ff951ce34f0;  1 drivers
S_0x7ff951cc7d90 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951cc7b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce33c0 .functor XOR 1, L_0x7ff951ce3260, v0x7ff951cd69f0_0, C4<0>, C4<0>;
L_0x7ff951ce34f0 .functor AND 1, L_0x7ff951ce3260, v0x7ff951cd69f0_0, C4<1>, C4<1>;
v0x7ff951cc7fd0_0 .net "a", 0 0, L_0x7ff951ce3260;  alias, 1 drivers
v0x7ff951cc8080_0 .net "b", 0 0, v0x7ff951cd69f0_0;  alias, 1 drivers
v0x7ff951cc8120_0 .net "c_out", 0 0, L_0x7ff951ce34f0;  alias, 1 drivers
v0x7ff951cc81d0_0 .net "sum", 0 0, L_0x7ff951ce33c0;  alias, 1 drivers
S_0x7ff951cc82d0 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951cc7b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce3260 .functor XOR 1, L_0x7ff951ce3760, L_0x7ff951ce3880, C4<0>, C4<0>;
L_0x7ff951ce3310 .functor AND 1, L_0x7ff951ce3760, L_0x7ff951ce3880, C4<1>, C4<1>;
v0x7ff951cc84f0_0 .net "a", 0 0, L_0x7ff951ce3760;  alias, 1 drivers
v0x7ff951cc8590_0 .net "b", 0 0, L_0x7ff951ce3880;  alias, 1 drivers
v0x7ff951cc8630_0 .net "c_out", 0 0, L_0x7ff951ce3310;  alias, 1 drivers
v0x7ff951cc86e0_0 .net "sum", 0 0, L_0x7ff951ce3260;  alias, 1 drivers
S_0x7ff951cc8da0 .scope module, "M1" "Add_full" 3 98, 3 88 0, S_0x7ff951cc78b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951ce3c20 .functor OR 1, L_0x7ff951ce3a10, L_0x7ff951ce3bb0, C4<0>, C4<0>;
v0x7ff951cc9a10_0 .net "a", 0 0, L_0x7ff951ce3d10;  1 drivers
v0x7ff951cc9ab0_0 .net "b", 0 0, L_0x7ff951ce3e30;  1 drivers
v0x7ff951cc9b60_0 .net "c_in", 0 0, L_0x7ff951ce2380;  alias, 1 drivers
v0x7ff951cc9c50_0 .net "c_out", 0 0, L_0x7ff951ce3c20;  alias, 1 drivers
v0x7ff951cc9ce0_0 .net "sum", 0 0, L_0x7ff951ce3a80;  1 drivers
v0x7ff951cc9db0_0 .net "w1", 0 0, L_0x7ff951ce3a10;  1 drivers
v0x7ff951cc9e40_0 .net "w2", 0 0, L_0x7ff951ce39a0;  1 drivers
v0x7ff951cc9f10_0 .net "w3", 0 0, L_0x7ff951ce3bb0;  1 drivers
S_0x7ff951cc8fd0 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951cc8da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce3a80 .functor XOR 1, L_0x7ff951ce39a0, L_0x7ff951ce2380, C4<0>, C4<0>;
L_0x7ff951ce3bb0 .functor AND 1, L_0x7ff951ce39a0, L_0x7ff951ce2380, C4<1>, C4<1>;
v0x7ff951cc9200_0 .net "a", 0 0, L_0x7ff951ce39a0;  alias, 1 drivers
v0x7ff951cc92b0_0 .net "b", 0 0, L_0x7ff951ce2380;  alias, 1 drivers
v0x7ff951cc9370_0 .net "c_out", 0 0, L_0x7ff951ce3bb0;  alias, 1 drivers
v0x7ff951cc9420_0 .net "sum", 0 0, L_0x7ff951ce3a80;  alias, 1 drivers
S_0x7ff951cc9500 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951cc8da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce39a0 .functor XOR 1, L_0x7ff951ce3d10, L_0x7ff951ce3e30, C4<0>, C4<0>;
L_0x7ff951ce3a10 .functor AND 1, L_0x7ff951ce3d10, L_0x7ff951ce3e30, C4<1>, C4<1>;
v0x7ff951cc9720_0 .net "a", 0 0, L_0x7ff951ce3d10;  alias, 1 drivers
v0x7ff951cc97c0_0 .net "b", 0 0, L_0x7ff951ce3e30;  alias, 1 drivers
v0x7ff951cc9860_0 .net "c_out", 0 0, L_0x7ff951ce3a10;  alias, 1 drivers
v0x7ff951cc9910_0 .net "sum", 0 0, L_0x7ff951ce39a0;  alias, 1 drivers
S_0x7ff951cc9fd0 .scope module, "M2" "Add_full" 3 99, 3 88 0, S_0x7ff951cc78b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951ce4250 .functor OR 1, L_0x7ff951ce4000, L_0x7ff951ce41e0, C4<0>, C4<0>;
v0x7ff951ccac60_0 .net "a", 0 0, L_0x7ff951ce4340;  1 drivers
v0x7ff951ccad00_0 .net "b", 0 0, L_0x7ff951ce4460;  1 drivers
v0x7ff951ccadb0_0 .net "c_in", 0 0, L_0x7ff951ce3c20;  alias, 1 drivers
v0x7ff951ccaea0_0 .net "c_out", 0 0, L_0x7ff951ce4250;  alias, 1 drivers
v0x7ff951ccaf30_0 .net "sum", 0 0, L_0x7ff951ce40b0;  1 drivers
v0x7ff951ccb000_0 .net "w1", 0 0, L_0x7ff951ce4000;  1 drivers
v0x7ff951ccb090_0 .net "w2", 0 0, L_0x7ff951ce3f50;  1 drivers
v0x7ff951ccb160_0 .net "w3", 0 0, L_0x7ff951ce41e0;  1 drivers
S_0x7ff951cca220 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951cc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce40b0 .functor XOR 1, L_0x7ff951ce3f50, L_0x7ff951ce3c20, C4<0>, C4<0>;
L_0x7ff951ce41e0 .functor AND 1, L_0x7ff951ce3f50, L_0x7ff951ce3c20, C4<1>, C4<1>;
v0x7ff951cca450_0 .net "a", 0 0, L_0x7ff951ce3f50;  alias, 1 drivers
v0x7ff951cca500_0 .net "b", 0 0, L_0x7ff951ce3c20;  alias, 1 drivers
v0x7ff951cca5c0_0 .net "c_out", 0 0, L_0x7ff951ce41e0;  alias, 1 drivers
v0x7ff951cca670_0 .net "sum", 0 0, L_0x7ff951ce40b0;  alias, 1 drivers
S_0x7ff951cca750 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951cc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce3f50 .functor XOR 1, L_0x7ff951ce4340, L_0x7ff951ce4460, C4<0>, C4<0>;
L_0x7ff951ce4000 .functor AND 1, L_0x7ff951ce4340, L_0x7ff951ce4460, C4<1>, C4<1>;
v0x7ff951cca970_0 .net "a", 0 0, L_0x7ff951ce4340;  alias, 1 drivers
v0x7ff951ccaa10_0 .net "b", 0 0, L_0x7ff951ce4460;  alias, 1 drivers
v0x7ff951ccaab0_0 .net "c_out", 0 0, L_0x7ff951ce4000;  alias, 1 drivers
v0x7ff951ccab60_0 .net "sum", 0 0, L_0x7ff951ce3f50;  alias, 1 drivers
S_0x7ff951ccb220 .scope module, "M3" "Add_full" 3 100, 3 88 0, S_0x7ff951cc78b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951ce4800 .functor OR 1, L_0x7ff951ce45f0, L_0x7ff951ce4790, C4<0>, C4<0>;
v0x7ff951ccbea0_0 .net "a", 0 0, L_0x7ff951ce4870;  1 drivers
v0x7ff951ccbf40_0 .net "b", 0 0, L_0x7ff951ce4a10;  1 drivers
v0x7ff951ccbff0_0 .net "c_in", 0 0, L_0x7ff951ce4250;  alias, 1 drivers
v0x7ff951ccc0e0_0 .net "c_out", 0 0, L_0x7ff951ce4800;  alias, 1 drivers
v0x7ff951ccc170_0 .net "sum", 0 0, L_0x7ff951ce4660;  1 drivers
v0x7ff951ccc240_0 .net "w1", 0 0, L_0x7ff951ce45f0;  1 drivers
v0x7ff951ccc2d0_0 .net "w2", 0 0, L_0x7ff951ce4580;  1 drivers
v0x7ff951ccc3a0_0 .net "w3", 0 0, L_0x7ff951ce4790;  1 drivers
S_0x7ff951ccb450 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951ccb220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce4660 .functor XOR 1, L_0x7ff951ce4580, L_0x7ff951ce4250, C4<0>, C4<0>;
L_0x7ff951ce4790 .functor AND 1, L_0x7ff951ce4580, L_0x7ff951ce4250, C4<1>, C4<1>;
v0x7ff951ccb690_0 .net "a", 0 0, L_0x7ff951ce4580;  alias, 1 drivers
v0x7ff951ccb740_0 .net "b", 0 0, L_0x7ff951ce4250;  alias, 1 drivers
v0x7ff951ccb800_0 .net "c_out", 0 0, L_0x7ff951ce4790;  alias, 1 drivers
v0x7ff951ccb8b0_0 .net "sum", 0 0, L_0x7ff951ce4660;  alias, 1 drivers
S_0x7ff951ccb990 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951ccb220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce4580 .functor XOR 1, L_0x7ff951ce4870, L_0x7ff951ce4a10, C4<0>, C4<0>;
L_0x7ff951ce45f0 .functor AND 1, L_0x7ff951ce4870, L_0x7ff951ce4a10, C4<1>, C4<1>;
v0x7ff951ccbbb0_0 .net "a", 0 0, L_0x7ff951ce4870;  alias, 1 drivers
v0x7ff951ccbc50_0 .net "b", 0 0, L_0x7ff951ce4a10;  alias, 1 drivers
v0x7ff951ccbcf0_0 .net "c_out", 0 0, L_0x7ff951ce45f0;  alias, 1 drivers
v0x7ff951ccbda0_0 .net "sum", 0 0, L_0x7ff951ce4580;  alias, 1 drivers
S_0x7ff951ccca00 .scope module, "M1" "Add_rca_4" 3 106, 3 95 0, S_0x7ff951cc7640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 4 "sum"
v0x7ff951cd1570_0 .net "a", 3 0, L_0x7ff951ce66d0;  1 drivers
v0x7ff951cd1630_0 .net "b", 3 0, L_0x7ff951ce6770;  1 drivers
v0x7ff951cd16d0_0 .net "c_in", 0 0, L_0x7ff951ce4800;  alias, 1 drivers
v0x7ff951cd17e0_0 .net "c_in1", 0 0, L_0x7ff951ce5120;  1 drivers
v0x7ff951cd1870_0 .net "c_in2", 0 0, L_0x7ff951ce5650;  1 drivers
v0x7ff951cd1900_0 .net "c_in3", 0 0, L_0x7ff951ce5c80;  1 drivers
v0x7ff951cd1990_0 .net "c_out", 0 0, L_0x7ff951ce6230;  alias, 1 drivers
v0x7ff951cd1a20_0 .net "sum", 3 0, L_0x7ff951ce65e0;  1 drivers
L_0x7ff951ce5190 .part L_0x7ff951ce66d0, 0, 1;
L_0x7ff951ce52b0 .part L_0x7ff951ce6770, 0, 1;
L_0x7ff951ce5740 .part L_0x7ff951ce66d0, 1, 1;
L_0x7ff951ce5860 .part L_0x7ff951ce6770, 1, 1;
L_0x7ff951ce5d70 .part L_0x7ff951ce66d0, 2, 1;
L_0x7ff951ce5e90 .part L_0x7ff951ce6770, 2, 1;
L_0x7ff951ce62a0 .part L_0x7ff951ce66d0, 3, 1;
L_0x7ff951ce6440 .part L_0x7ff951ce6770, 3, 1;
L_0x7ff951ce65e0 .concat8 [ 1 1 1 1], L_0x7ff951ce4ec0, L_0x7ff951ce54b0, L_0x7ff951ce5ae0, L_0x7ff951ce6090;
S_0x7ff951cccc40 .scope module, "M0" "Add_full" 3 97, 3 88 0, S_0x7ff951ccca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951ce5120 .functor OR 1, L_0x7ff951ce4e50, L_0x7ff951ce4fb0, C4<0>, C4<0>;
v0x7ff951ccd900_0 .net "a", 0 0, L_0x7ff951ce5190;  1 drivers
v0x7ff951ccd9a0_0 .net "b", 0 0, L_0x7ff951ce52b0;  1 drivers
v0x7ff951ccda50_0 .net "c_in", 0 0, L_0x7ff951ce4800;  alias, 1 drivers
v0x7ff951ccdb00_0 .net "c_out", 0 0, L_0x7ff951ce5120;  alias, 1 drivers
v0x7ff951ccdb90_0 .net "sum", 0 0, L_0x7ff951ce4ec0;  1 drivers
v0x7ff951ccdc60_0 .net "w1", 0 0, L_0x7ff951ce4e50;  1 drivers
v0x7ff951ccdd10_0 .net "w2", 0 0, L_0x7ff951ce4de0;  1 drivers
v0x7ff951ccdde0_0 .net "w3", 0 0, L_0x7ff951ce4fb0;  1 drivers
S_0x7ff951cccea0 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951cccc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce4ec0 .functor XOR 1, L_0x7ff951ce4de0, L_0x7ff951ce4800, C4<0>, C4<0>;
L_0x7ff951ce4fb0 .functor AND 1, L_0x7ff951ce4de0, L_0x7ff951ce4800, C4<1>, C4<1>;
v0x7ff951ccd0e0_0 .net "a", 0 0, L_0x7ff951ce4de0;  alias, 1 drivers
v0x7ff951ccd190_0 .net "b", 0 0, L_0x7ff951ce4800;  alias, 1 drivers
v0x7ff951ccd270_0 .net "c_out", 0 0, L_0x7ff951ce4fb0;  alias, 1 drivers
v0x7ff951ccd300_0 .net "sum", 0 0, L_0x7ff951ce4ec0;  alias, 1 drivers
S_0x7ff951ccd3f0 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951cccc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce4de0 .functor XOR 1, L_0x7ff951ce5190, L_0x7ff951ce52b0, C4<0>, C4<0>;
L_0x7ff951ce4e50 .functor AND 1, L_0x7ff951ce5190, L_0x7ff951ce52b0, C4<1>, C4<1>;
v0x7ff951ccd610_0 .net "a", 0 0, L_0x7ff951ce5190;  alias, 1 drivers
v0x7ff951ccd6b0_0 .net "b", 0 0, L_0x7ff951ce52b0;  alias, 1 drivers
v0x7ff951ccd750_0 .net "c_out", 0 0, L_0x7ff951ce4e50;  alias, 1 drivers
v0x7ff951ccd800_0 .net "sum", 0 0, L_0x7ff951ce4de0;  alias, 1 drivers
S_0x7ff951ccdea0 .scope module, "M1" "Add_full" 3 98, 3 88 0, S_0x7ff951ccca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951ce5650 .functor OR 1, L_0x7ff951ce5440, L_0x7ff951ce55e0, C4<0>, C4<0>;
v0x7ff951cceb20_0 .net "a", 0 0, L_0x7ff951ce5740;  1 drivers
v0x7ff951ccebc0_0 .net "b", 0 0, L_0x7ff951ce5860;  1 drivers
v0x7ff951ccec70_0 .net "c_in", 0 0, L_0x7ff951ce5120;  alias, 1 drivers
v0x7ff951cced60_0 .net "c_out", 0 0, L_0x7ff951ce5650;  alias, 1 drivers
v0x7ff951ccedf0_0 .net "sum", 0 0, L_0x7ff951ce54b0;  1 drivers
v0x7ff951cceec0_0 .net "w1", 0 0, L_0x7ff951ce5440;  1 drivers
v0x7ff951ccef50_0 .net "w2", 0 0, L_0x7ff951ce53d0;  1 drivers
v0x7ff951ccf020_0 .net "w3", 0 0, L_0x7ff951ce55e0;  1 drivers
S_0x7ff951cce0e0 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951ccdea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce54b0 .functor XOR 1, L_0x7ff951ce53d0, L_0x7ff951ce5120, C4<0>, C4<0>;
L_0x7ff951ce55e0 .functor AND 1, L_0x7ff951ce53d0, L_0x7ff951ce5120, C4<1>, C4<1>;
v0x7ff951cce310_0 .net "a", 0 0, L_0x7ff951ce53d0;  alias, 1 drivers
v0x7ff951cce3c0_0 .net "b", 0 0, L_0x7ff951ce5120;  alias, 1 drivers
v0x7ff951cce480_0 .net "c_out", 0 0, L_0x7ff951ce55e0;  alias, 1 drivers
v0x7ff951cce530_0 .net "sum", 0 0, L_0x7ff951ce54b0;  alias, 1 drivers
S_0x7ff951cce610 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951ccdea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce53d0 .functor XOR 1, L_0x7ff951ce5740, L_0x7ff951ce5860, C4<0>, C4<0>;
L_0x7ff951ce5440 .functor AND 1, L_0x7ff951ce5740, L_0x7ff951ce5860, C4<1>, C4<1>;
v0x7ff951cce830_0 .net "a", 0 0, L_0x7ff951ce5740;  alias, 1 drivers
v0x7ff951cce8d0_0 .net "b", 0 0, L_0x7ff951ce5860;  alias, 1 drivers
v0x7ff951cce970_0 .net "c_out", 0 0, L_0x7ff951ce5440;  alias, 1 drivers
v0x7ff951ccea20_0 .net "sum", 0 0, L_0x7ff951ce53d0;  alias, 1 drivers
S_0x7ff951ccf0e0 .scope module, "M2" "Add_full" 3 99, 3 88 0, S_0x7ff951ccca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951ce5c80 .functor OR 1, L_0x7ff951ce5a30, L_0x7ff951ce5c10, C4<0>, C4<0>;
v0x7ff951ccfd70_0 .net "a", 0 0, L_0x7ff951ce5d70;  1 drivers
v0x7ff951ccfe10_0 .net "b", 0 0, L_0x7ff951ce5e90;  1 drivers
v0x7ff951ccfec0_0 .net "c_in", 0 0, L_0x7ff951ce5650;  alias, 1 drivers
v0x7ff951ccffb0_0 .net "c_out", 0 0, L_0x7ff951ce5c80;  alias, 1 drivers
v0x7ff951cd0040_0 .net "sum", 0 0, L_0x7ff951ce5ae0;  1 drivers
v0x7ff951cd0110_0 .net "w1", 0 0, L_0x7ff951ce5a30;  1 drivers
v0x7ff951cd01a0_0 .net "w2", 0 0, L_0x7ff951ce5980;  1 drivers
v0x7ff951cd0270_0 .net "w3", 0 0, L_0x7ff951ce5c10;  1 drivers
S_0x7ff951ccf330 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951ccf0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce5ae0 .functor XOR 1, L_0x7ff951ce5980, L_0x7ff951ce5650, C4<0>, C4<0>;
L_0x7ff951ce5c10 .functor AND 1, L_0x7ff951ce5980, L_0x7ff951ce5650, C4<1>, C4<1>;
v0x7ff951ccf560_0 .net "a", 0 0, L_0x7ff951ce5980;  alias, 1 drivers
v0x7ff951ccf610_0 .net "b", 0 0, L_0x7ff951ce5650;  alias, 1 drivers
v0x7ff951ccf6d0_0 .net "c_out", 0 0, L_0x7ff951ce5c10;  alias, 1 drivers
v0x7ff951ccf780_0 .net "sum", 0 0, L_0x7ff951ce5ae0;  alias, 1 drivers
S_0x7ff951ccf860 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951ccf0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce5980 .functor XOR 1, L_0x7ff951ce5d70, L_0x7ff951ce5e90, C4<0>, C4<0>;
L_0x7ff951ce5a30 .functor AND 1, L_0x7ff951ce5d70, L_0x7ff951ce5e90, C4<1>, C4<1>;
v0x7ff951ccfa80_0 .net "a", 0 0, L_0x7ff951ce5d70;  alias, 1 drivers
v0x7ff951ccfb20_0 .net "b", 0 0, L_0x7ff951ce5e90;  alias, 1 drivers
v0x7ff951ccfbc0_0 .net "c_out", 0 0, L_0x7ff951ce5a30;  alias, 1 drivers
v0x7ff951ccfc70_0 .net "sum", 0 0, L_0x7ff951ce5980;  alias, 1 drivers
S_0x7ff951cd0330 .scope module, "M3" "Add_full" 3 100, 3 88 0, S_0x7ff951ccca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "c_out"
    .port_info 4 /OUTPUT 1 "sum"
L_0x7ff951ce6230 .functor OR 1, L_0x7ff951ce6020, L_0x7ff951ce61c0, C4<0>, C4<0>;
v0x7ff951cd0fb0_0 .net "a", 0 0, L_0x7ff951ce62a0;  1 drivers
v0x7ff951cd1050_0 .net "b", 0 0, L_0x7ff951ce6440;  1 drivers
v0x7ff951cd1100_0 .net "c_in", 0 0, L_0x7ff951ce5c80;  alias, 1 drivers
v0x7ff951cd11f0_0 .net "c_out", 0 0, L_0x7ff951ce6230;  alias, 1 drivers
v0x7ff951cd1280_0 .net "sum", 0 0, L_0x7ff951ce6090;  1 drivers
v0x7ff951cd1350_0 .net "w1", 0 0, L_0x7ff951ce6020;  1 drivers
v0x7ff951cd13e0_0 .net "w2", 0 0, L_0x7ff951ce5fb0;  1 drivers
v0x7ff951cd14b0_0 .net "w3", 0 0, L_0x7ff951ce61c0;  1 drivers
S_0x7ff951cd0560 .scope module, "M0" "Add_half" 3 91, 3 83 0, S_0x7ff951cd0330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce6090 .functor XOR 1, L_0x7ff951ce5fb0, L_0x7ff951ce5c80, C4<0>, C4<0>;
L_0x7ff951ce61c0 .functor AND 1, L_0x7ff951ce5fb0, L_0x7ff951ce5c80, C4<1>, C4<1>;
v0x7ff951cd07a0_0 .net "a", 0 0, L_0x7ff951ce5fb0;  alias, 1 drivers
v0x7ff951cd0850_0 .net "b", 0 0, L_0x7ff951ce5c80;  alias, 1 drivers
v0x7ff951cd0910_0 .net "c_out", 0 0, L_0x7ff951ce61c0;  alias, 1 drivers
v0x7ff951cd09c0_0 .net "sum", 0 0, L_0x7ff951ce6090;  alias, 1 drivers
S_0x7ff951cd0aa0 .scope module, "M1" "Add_half" 3 90, 3 83 0, S_0x7ff951cd0330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sum"
L_0x7ff951ce5fb0 .functor XOR 1, L_0x7ff951ce62a0, L_0x7ff951ce6440, C4<0>, C4<0>;
L_0x7ff951ce6020 .functor AND 1, L_0x7ff951ce62a0, L_0x7ff951ce6440, C4<1>, C4<1>;
v0x7ff951cd0cc0_0 .net "a", 0 0, L_0x7ff951ce62a0;  alias, 1 drivers
v0x7ff951cd0d60_0 .net "b", 0 0, L_0x7ff951ce6440;  alias, 1 drivers
v0x7ff951cd0e00_0 .net "c_out", 0 0, L_0x7ff951ce6020;  alias, 1 drivers
v0x7ff951cd0eb0_0 .net "sum", 0 0, L_0x7ff951ce5fb0;  alias, 1 drivers
S_0x7ff951cd3010 .scope module, "resetSel" "Mux2_8bit" 2 34, 3 72 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a1"
    .port_info 1 /INPUT 8 "a0"
    .port_info 2 /INPUT 2 "s"
    .port_info 3 /OUTPUT 8 "b"
P_0x7ff951cd31c0 .param/l "k" 0 3 73, +C4<00000000000000000000000000001000>;
L_0x1096b1758 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x7ff951ce6de0 .functor AND 8, L_0x7ff951ce6b70, L_0x1096b1758, C4<11111111>, C4<11111111>;
L_0x7ff951ce7110 .functor AND 8, L_0x7ff951ce6ef0, L_0x7ff951ce8630, C4<11111111>, C4<11111111>;
L_0x7ff951ce6f90 .functor OR 8, L_0x7ff951ce6de0, L_0x7ff951ce7110, C4<00000000>, C4<00000000>;
v0x7ff951cd3340_0 .net *"_s1", 0 0, L_0x7ff951ce6a50;  1 drivers
v0x7ff951cd33f0_0 .net *"_s10", 7 0, L_0x7ff951ce7110;  1 drivers
v0x7ff951cd3490_0 .net *"_s2", 7 0, L_0x7ff951ce6b70;  1 drivers
v0x7ff951cd3520_0 .net *"_s4", 7 0, L_0x7ff951ce6de0;  1 drivers
v0x7ff951cd35b0_0 .net *"_s7", 0 0, L_0x7ff951ce6e50;  1 drivers
v0x7ff951cd3680_0 .net *"_s8", 7 0, L_0x7ff951ce6ef0;  1 drivers
v0x7ff951cd3730_0 .net "a0", 7 0, L_0x7ff951ce8630;  alias, 1 drivers
v0x7ff951cd3810_0 .net "a1", 7 0, L_0x1096b1758;  1 drivers
v0x7ff951cd38a0_0 .net "b", 7 0, L_0x7ff951ce6f90;  alias, 1 drivers
v0x7ff951cd39b0_0 .net "s", 1 0, L_0x7ff951ce69b0;  alias, 1 drivers
L_0x7ff951ce6a50 .part L_0x7ff951ce69b0, 1, 1;
LS_0x7ff951ce6b70_0_0 .concat [ 1 1 1 1], L_0x7ff951ce6a50, L_0x7ff951ce6a50, L_0x7ff951ce6a50, L_0x7ff951ce6a50;
LS_0x7ff951ce6b70_0_4 .concat [ 1 1 1 1], L_0x7ff951ce6a50, L_0x7ff951ce6a50, L_0x7ff951ce6a50, L_0x7ff951ce6a50;
L_0x7ff951ce6b70 .concat [ 4 4 0 0], LS_0x7ff951ce6b70_0_0, LS_0x7ff951ce6b70_0_4;
L_0x7ff951ce6e50 .part L_0x7ff951ce69b0, 0, 1;
LS_0x7ff951ce6ef0_0_0 .concat [ 1 1 1 1], L_0x7ff951ce6e50, L_0x7ff951ce6e50, L_0x7ff951ce6e50, L_0x7ff951ce6e50;
LS_0x7ff951ce6ef0_0_4 .concat [ 1 1 1 1], L_0x7ff951ce6e50, L_0x7ff951ce6e50, L_0x7ff951ce6e50, L_0x7ff951ce6e50;
L_0x7ff951ce6ef0 .concat [ 4 4 0 0], LS_0x7ff951ce6ef0_0_0, LS_0x7ff951ce6ef0_0_4;
S_0x7ff951cd3a80 .scope module, "sel" "Mux2_8bit" 2 58, 3 72 0, S_0x7ff951cc2720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a1"
    .port_info 1 /INPUT 8 "a0"
    .port_info 2 /INPUT 2 "s"
    .port_info 3 /OUTPUT 8 "b"
P_0x7ff951cd3c30 .param/l "k" 0 3 73, +C4<00000000000000000000000000001000>;
L_0x7ff951f0d700 .functor AND 8, L_0x7ff951f0d450, L_0x7ff951ce6f90, C4<11111111>, C4<11111111>;
L_0x7ff951f0db40 .functor AND 8, L_0x7ff951f0d870, L_0x7ff951ce6890, C4<11111111>, C4<11111111>;
L_0x7ff951f0d9a0 .functor OR 8, L_0x7ff951f0d700, L_0x7ff951f0db40, C4<00000000>, C4<00000000>;
v0x7ff951cd3db0_0 .net *"_s1", 0 0, L_0x7ff951f0d330;  1 drivers
v0x7ff951cd3e70_0 .net *"_s10", 7 0, L_0x7ff951f0db40;  1 drivers
v0x7ff951cd3f10_0 .net *"_s2", 7 0, L_0x7ff951f0d450;  1 drivers
v0x7ff951cd3fa0_0 .net *"_s4", 7 0, L_0x7ff951f0d700;  1 drivers
v0x7ff951cd4030_0 .net *"_s7", 0 0, L_0x7ff951f0d7b0;  1 drivers
v0x7ff951cd4100_0 .net *"_s8", 7 0, L_0x7ff951f0d870;  1 drivers
v0x7ff951cd41b0_0 .net "a0", 7 0, L_0x7ff951ce6890;  alias, 1 drivers
v0x7ff951cd4290_0 .net "a1", 7 0, L_0x7ff951ce6f90;  alias, 1 drivers
v0x7ff951cd4320_0 .net "b", 7 0, L_0x7ff951f0d9a0;  alias, 1 drivers
v0x7ff951cd4430_0 .net "s", 1 0, L_0x7ff951f0d210;  alias, 1 drivers
L_0x7ff951f0d330 .part L_0x7ff951f0d210, 1, 1;
LS_0x7ff951f0d450_0_0 .concat [ 1 1 1 1], L_0x7ff951f0d330, L_0x7ff951f0d330, L_0x7ff951f0d330, L_0x7ff951f0d330;
LS_0x7ff951f0d450_0_4 .concat [ 1 1 1 1], L_0x7ff951f0d330, L_0x7ff951f0d330, L_0x7ff951f0d330, L_0x7ff951f0d330;
L_0x7ff951f0d450 .concat [ 4 4 0 0], LS_0x7ff951f0d450_0_0, LS_0x7ff951f0d450_0_4;
L_0x7ff951f0d7b0 .part L_0x7ff951f0d210, 0, 1;
LS_0x7ff951f0d870_0_0 .concat [ 1 1 1 1], L_0x7ff951f0d7b0, L_0x7ff951f0d7b0, L_0x7ff951f0d7b0, L_0x7ff951f0d7b0;
LS_0x7ff951f0d870_0_4 .concat [ 1 1 1 1], L_0x7ff951f0d7b0, L_0x7ff951f0d7b0, L_0x7ff951f0d7b0, L_0x7ff951f0d7b0;
L_0x7ff951f0d870 .concat [ 4 4 0 0], LS_0x7ff951f0d870_0_0, LS_0x7ff951f0d870_0_4;
    .scope S_0x7ff951cbcf20;
T_0 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbd2d0_0;
    %store/vec4 v0x7ff951cbd370_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff951cbd400;
T_1 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbd6a0_0;
    %store/vec4 v0x7ff951cbd740_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff951cbd840;
T_2 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbdaf0_0;
    %store/vec4 v0x7ff951cbdb90_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff951cbdc90;
T_3 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbdf40_0;
    %store/vec4 v0x7ff951cbdfe0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff951cbe0e0;
T_4 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbe390_0;
    %store/vec4 v0x7ff951cbe430_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff951cbe530;
T_5 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbe7e0_0;
    %store/vec4 v0x7ff951cbe880_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff951cbe980;
T_6 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbec30_0;
    %store/vec4 v0x7ff951cbecd0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff951cbedd0;
T_7 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbf080_0;
    %store/vec4 v0x7ff951cbf120_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ff951cbab60;
T_8 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbae90_0;
    %store/vec4 v0x7ff951cbaf30_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ff951cbaff0;
T_9 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbb2a0_0;
    %store/vec4 v0x7ff951cbb340_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ff951cbb440;
T_10 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbb6f0_0;
    %store/vec4 v0x7ff951cbb790_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff951cbb890;
T_11 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbbb40_0;
    %store/vec4 v0x7ff951cbbbe0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7ff951cbbce0;
T_12 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbbf90_0;
    %store/vec4 v0x7ff951cbc030_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ff951cbc130;
T_13 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cba0a0_0;
    %store/vec4 v0x7ff951cbc5e0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ff951cbc680;
T_14 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbc930_0;
    %store/vec4 v0x7ff951cbc9d0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ff951cbcad0;
T_15 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbcd80_0;
    %store/vec4 v0x7ff951cbce20_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ff951cb87f0;
T_16 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cb8aa0_0;
    %store/vec4 v0x7ff951cb8b40_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7ff951cb8c40;
T_17 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cb8f70_0;
    %store/vec4 v0x7ff951cb9010_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7ff951cb90d0;
T_18 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cb9390_0;
    %store/vec4 v0x7ff951cb9430_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7ff951cb9530;
T_19 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cb97e0_0;
    %store/vec4 v0x7ff951cb9880_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7ff951cb9980;
T_20 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cb9c60_0;
    %store/vec4 v0x7ff951cb9cf0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7ff951cb9df0;
T_21 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cba1a0_0;
    %store/vec4 v0x7ff951cba240_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7ff951cba2d0;
T_22 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cba570_0;
    %store/vec4 v0x7ff951cba610_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7ff951cba710;
T_23 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cba9c0_0;
    %store/vec4 v0x7ff951cbaa60_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7ff951cb5aa0;
T_24 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cb5de0_0;
    %store/vec4 v0x7ff951cb5e80_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7ff951cb5f40;
T_25 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cb6210_0;
    %store/vec4 v0x7ff951cb62a0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7ff951cc3ee0;
T_26 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc41a0_0;
    %store/vec4 v0x7ff951cc4240_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7ff951cc4340;
T_27 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc4620_0;
    %store/vec4 v0x7ff951cc46b0_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7ff951cc47b0;
T_28 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc4a60_0;
    %store/vec4 v0x7ff951cc4b00_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7ff951cc4c00;
T_29 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc4eb0_0;
    %store/vec4 v0x7ff951cc4f50_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7ff951cc5050;
T_30 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc5300_0;
    %store/vec4 v0x7ff951cc53a0_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7ff951cc54a0;
T_31 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc57d0_0;
    %store/vec4 v0x7ff951cc5870_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7ff951cc5930;
T_32 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc5be0_0;
    %store/vec4 v0x7ff951cc5c80_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7ff951cc5d80;
T_33 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc6030_0;
    %store/vec4 v0x7ff951cc60d0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7ff951cc1210;
T_34 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc14c0_0;
    %store/vec4 v0x7ff951cc1560_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7ff951cc1660;
T_35 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc1910_0;
    %store/vec4 v0x7ff951cc19b0_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7ff951cbf9f0;
T_36 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbfcb0_0;
    %store/vec4 v0x7ff951cbfd50_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7ff951cbfe50;
T_37 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc0100_0;
    %store/vec4 v0x7ff951cc01a0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7ff951cc02a0;
T_38 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc0560_0;
    %store/vec4 v0x7ff951cc0600_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7ff951cc0700;
T_39 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc09b0_0;
    %store/vec4 v0x7ff951cc0a50_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7ff951cc0b50;
T_40 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cbc3e0_0;
    %store/vec4 v0x7ff951cbc470_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7ff951cc0e30;
T_41 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc1070_0;
    %store/vec4 v0x7ff951cc1110_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7ff951cc20c0;
T_42 ;
    %wait E_0x7ff951cb5ce0;
    %load/vec4 v0x7ff951cc2390_0;
    %store/vec4 v0x7ff951cc2430_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7ff951f02190;
T_43 ;
T_43.0 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff951cd65d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff951cd65d0_0, 0, 1;
    %jmp T_43.0;
    %end;
    .thread T_43;
    .scope S_0x7ff951f02190;
T_44 ;
    %delay 1, 0;
    %vpi_call 4 112 "$display", "CLK| Rin      | Gin      | Bin      | Rout     | Gout     | Bout     | BC | POUT     | Length" {0 0 0};
    %vpi_call 4 113 "$display", "---+----------+----------+----------+----------+----------+----------+----+----------+-----" {0 0 0};
T_44.0 ;
    %delay 10, 0;
    %vpi_call 4 117 "$display", " %b | %b | %b | %b | %b | %b | %b | %b | %d | %b %b | %d.%d", v0x7ff951cd65d0_0, v0x7ff951cd6410_0, v0x7ff951cd6130_0, v0x7ff951cd5e70_0, v0x7ff951cd6540_0, v0x7ff951cd6200_0, v0x7ff951cd5f20_0, v0x7ff951cd6660_0, v0x7ff951cd6b80_0, v0x7ff951cd5b20_0, v0x7ff951cd5510_0, v0x7ff951cd6360_0, v0x7ff951cd6080_0 {0 0 0};
    %jmp T_44.0;
    %end;
    .thread T_44;
    .scope S_0x7ff951f02190;
T_45 ;
    %delay 2, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff951cd6ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff951cd6850_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff951cd6ca0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7ff951cd6410_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7ff951cd6130_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7ff951cd5e70_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff951cd62b0_0, 0, 2;
    %pushi/vec4 50, 0, 6;
    %store/vec4 v0x7ff951cd5fb0_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff951cd66f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff951cd6c10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff951cd69f0_0, 0, 1;
    %delay 1900, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff951cd6850_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x7ff951cd6410_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff951cd6130_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x7ff951cd5e70_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff951cd62b0_0, 0, 2;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x7ff951cd5fb0_0, 0, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff951cd66f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff951cd6c10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff951cd69f0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff951cd6c10_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 4 153 "$finish" {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./power.v";
    "./util.v";
    "main.v";
    "./configReg.v";
    "./colorRegs.v";
    "./lengthRegs.v";
    "./onOffReg.v";
