// Seed: 1484766537
module module_0 (
    input tri0 id_0,
    input supply0 id_1
);
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    input tri1 id_4
    , id_22,
    input tri id_5,
    input uwire id_6,
    input wand id_7,
    input wor id_8,
    input wor id_9,
    input wire id_10,
    input tri0 id_11,
    output tri id_12,
    input wand id_13,
    input wand id_14,
    output uwire id_15
    , id_23,
    output tri0 id_16,
    input supply1 id_17,
    input uwire id_18,
    output wand id_19,
    input tri1 id_20
);
  assign id_12 = id_4;
  module_0(
      id_20, id_11
  );
endmodule
