acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Error: COMP96_0078: TestBench/register_file_TB.vhd : (80, 9): Unknown identifier "r_addr1".
# Error: COMP96_0133: TestBench/register_file_TB.vhd : (80, 9): Cannot find object declaration.
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+register_file_tb register_file_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  6:56 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/register_file_test.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/register_file_test.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  6:57 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
run 1500ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 1500 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  6:57 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  6:58 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
run 1500ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 1500 ns
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 1500ns
# KERNEL: stopped at time: 3 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  6:59 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:01 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7104 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:04 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7104 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:04 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7104 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:05 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:05 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:06 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:06 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7104 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:10 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7104 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:16 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7104 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:21 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7104 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:22 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7104 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:27 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /register_file_tb/DEBUG not found in c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7104 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:40 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7104 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:42 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Error: COMP96_0019: TestBench/register_file_TB.vhd : (103, 1): Keyword 'when' expected.
# Error: COMP96_0015: TestBench/register_file_TB.vhd : (103, 1): ';' expected.
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile failure 2 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7104 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  7:47 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Error: COMP96_0078: TestBench/register_file_TB.vhd : (52, 9): Unknown identifier "w_loopback".
# Error: COMP96_0133: TestBench/register_file_TB.vhd : (52, 9): Cannot find object declaration.
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/register_file_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5674 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  8:35 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /register_file_tb/w_loopback not found in c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb.
run 400ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__62.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /register_file_tb/UUT,  Process: line__63.
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/cpu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# ELBREAD: Elaboration process.
# ULM: Warning: ULM_0021 Architecture `structural' of entity `microcontroller.synchronous_ram' is not up-to-date. Please recompile file `c:\My_Aldec_Designs\test_workspace\Microcontroller\graphics\synchronous_ram.bde'.
# ELBREAD: Warning: ELBREAD_0081 cpu.vhd (85): Design unit synchronous_ram instantiated in microcontroller.cpu(rtl) not found in searched libraries: microcontroller.
# ELBREAD: Error: The contents of entity 'microcontroller.alu' instantiated in architecture 'rtl:cpu' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd $dsn/src/alu.vhd $dsn/src/register_file.vhd $dsn/src/cpu.vhd $dsn/graphics/ALU.bde $dsn/src/cpu.bde $dsn/graphics/register_file.bde $dsn/graphics/synchronous_ram.bde $dsn/src/graphics.bde $dsn/src/TestBench/synchronous_ram_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/cpu_TB.vhd
# DRC: Checking file 'c:\My_Aldec_Designs\test_workspace\Microcontroller\src\graphics.bde'.
# DRC: Error: graphics.bde - 1 error(s), 4 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: .\..\compile\ALU.vhd
# Compile Entity "ALU"
# Warning: COMP96_0994: Multiple entity "ALU" found in ".\..\compile\ALU.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd".
# Compile Architecture "behavioral" of Entity "ALU"
# Warning: COMP96_0994: Multiple architecture "behavioral" of entity "ALU" found in ".\..\compile\ALU.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd".
# File: .\..\compile\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Warning: COMP96_0994: Multiple architecture "rtl" of entity "cpu" found in ".\..\compile\cpu.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd".
# Error: COMP96_0078: ../compile/cpu.vhd : (72, 33): Unknown identifier "ctrl_state".
# Error: COMP96_0133: ../compile/cpu.vhd : (72, 33): Cannot find object declaration.
# Error: COMP96_0124: ../compile/cpu.vhd : (72, 43): Illegal prefix for attribute 'range.
# Error: COMP96_0064: ../compile/cpu.vhd : (72, 24): Unknown type.
# Error: COMP96_0078: ../compile/cpu.vhd : (72, 68): Unknown identifier "ctrl_state".
# Error: COMP96_0133: ../compile/cpu.vhd : (72, 68): Cannot find object declaration.
# Error: COMP96_0124: ../compile/cpu.vhd : (72, 78): Illegal prefix for attribute 'left.
# Error: COMP96_0077: ../compile/cpu.vhd : (128, 32): Undefined type of expression. Expected type 'BOOLEAN'.
# File: .\..\compile\register_file.vhd
# Compile Entity "register_file"
# Warning: COMP96_0994: Multiple entity "register_file" found in ".\..\compile\register_file.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd".
# Compile Architecture "behavioral" of Entity "register_file"
# Warning: COMP96_0994: Multiple architecture "behavioral" of entity "register_file" found in ".\..\compile\register_file.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd".
# File: .\..\compile\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Warning: COMP96_0994: Multiple entity "synchronous_ram" found in ".\..\compile\synchronous_ram.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd".
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0994: Multiple architecture "structural" of entity "synchronous_ram" found in ".\..\compile\synchronous_ram.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd".
# Error: COMP96_0669: ../compile/synchronous_ram.vhd : (44, 17): Type for "w_data" is not fully constrained. (IEEE 1076-2008, 5.3.2.2)
# Error: COMP96_0356: ../compile/synchronous_ram.vhd : (45, 21): Index constraint cannot be applied to constrained type.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\synchronous_ram_TB.vhd
# Compile Entity "synchronous_ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "synchronous_ram_tb"
# Compile Configuration "TESTBENCH_FOR_synchronous_ram"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile failure 10 Errors 7 Warnings  Analysis time :  0.8 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd $dsn/src/alu.vhd $dsn/src/register_file.vhd $dsn/src/cpu.vhd $dsn/src/TestBench/synchronous_ram_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/cpu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\synchronous_ram_TB.vhd
# Compile Entity "synchronous_ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "synchronous_ram_tb"
# Compile Configuration "TESTBENCH_FOR_synchronous_ram"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+cpu_tb cpu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7244 kB (elbread=1280 elab2=5814 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  8:46 PM, Wednesday, September 5, 2018
#  Simulation has been initialized
# 5 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 1500 ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_SRAM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 10 ns,  Iteration: 2,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: stopped at time: 1500 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Error: COMP96_0055: synchronous_ram.vhd : (7, 10): Cannot find referenced context element "IEEE.textio".
# Compile Architecture "structural" of Entity "synchronous_ram"
# Compile failure 1 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Error: COMP96_0019: synchronous_ram.vhd : (28, 5): Keyword 'end' expected.
# Error: COMP96_0016: synchronous_ram.vhd : (28, 12): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Error: COMP96_0016: synchronous_ram.vhd : (11, 1): Design unit declaration expected.
# Error: COMP96_0016: synchronous_ram.vhd : (11, 8): Design unit declaration expected.
# Compile Entity "synchronous_ram"
# Error: COMP96_0078: synchronous_ram.vhd : (28, 20): Unknown identifier "STD_LOGIC".
# Error: COMP96_0064: synchronous_ram.vhd : (28, 20): Unknown type.
# Error: COMP96_0078: synchronous_ram.vhd : (29, 24): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: synchronous_ram.vhd : (29, 24): Unknown type.
# Error: COMP96_0078: synchronous_ram.vhd : (30, 19): Unknown identifier "STD_LOGIC".
# Error: COMP96_0064: synchronous_ram.vhd : (30, 19): Unknown type.
# Error: COMP96_0078: synchronous_ram.vhd : (31, 25): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: synchronous_ram.vhd : (31, 25): Unknown type.
# Compile Architecture "structural" of Entity "synchronous_ram"
# Error: COMP96_0078: synchronous_ram.vhd : (37, 29): Unknown identifier "sram_readMemFile".
# Error: COMP96_0133: synchronous_ram.vhd : (37, 29): Cannot find object declaration.
# Error: COMP96_0289: synchronous_ram.vhd : (37, 29): Prefix of index must be an array.
# Error: COMP96_0077: synchronous_ram.vhd : (37, 29): Undefined type of expression. Expected type 'SRAM_T'.
# Compile failure 14 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Error: COMP96_0019: synchronous_ram.vhd : (35, 12): Keyword 'loop' expected.
# Warning: COMP96_0048: synchronous_ram.vhd : (36, 5): This function may complete without return statement.
# Compile failure 1 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (36, 5): This function may complete without return statement.
# Error: COMP96_0078: synchronous_ram.vhd : (26, 53): Unknown identifier "div_ceil".
# Error: COMP96_0078: synchronous_ram.vhd : (26, 62): Unknown identifier "word_size".
# Error: COMP96_0133: synchronous_ram.vhd : (26, 62): Cannot find object declaration.
# Error: COMP96_0133: synchronous_ram.vhd : (26, 53): Cannot find object declaration.
# Error: COMP96_0289: synchronous_ram.vhd : (26, 53): Prefix of index must be an array.
# Error: COMP96_0094: synchronous_ram.vhd : (26, 52): Locally static expression is required in the range definition.
# Error: COMP96_0078: synchronous_ram.vhd : (34, 13): Unknown identifier "sram".
# Error: COMP96_0133: synchronous_ram.vhd : (34, 13): Cannot find object declaration.
# Error: COMP96_0078: synchronous_ram.vhd : (34, 42): Unknown identifier "word_size".
# Compile failure 9 Errors 1 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Error: COMP96_0059: synchronous_ram.vhd : (9, 1): Library "PoC" not found.
# Error: COMP96_0078: synchronous_ram.vhd : (10, 5): Unknown identifier "PoC".
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (38, 5): This function may complete without return statement.
# Error: COMP96_0078: synchronous_ram.vhd : (28, 53): Unknown identifier "div_ceil".
# Error: COMP96_0078: synchronous_ram.vhd : (28, 62): Unknown identifier "word_size".
# Error: COMP96_0133: synchronous_ram.vhd : (28, 62): Cannot find object declaration.
# Error: COMP96_0133: synchronous_ram.vhd : (28, 53): Cannot find object declaration.
# Error: COMP96_0289: synchronous_ram.vhd : (28, 53): Prefix of index must be an array.
# Error: COMP96_0094: synchronous_ram.vhd : (28, 52): Locally static expression is required in the range definition.
# Error: COMP96_0078: synchronous_ram.vhd : (36, 13): Unknown identifier "sram".
# Error: COMP96_0133: synchronous_ram.vhd : (36, 13): Cannot find object declaration.
# Error: COMP96_0078: synchronous_ram.vhd : (36, 42): Unknown identifier "word_size".
# Compile failure 11 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Error: COMP96_0059: synchronous_ram.vhd : (9, 1): Library "PoC" not found.
# Error: COMP96_0078: synchronous_ram.vhd : (10, 5): Unknown identifier "PoC".
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (38, 5): This function may complete without return statement.
# Error: COMP96_0078: synchronous_ram.vhd : (28, 53): Unknown identifier "div_ceil".
# Error: COMP96_0078: synchronous_ram.vhd : (28, 62): Unknown identifier "word_size".
# Error: COMP96_0133: synchronous_ram.vhd : (28, 62): Cannot find object declaration.
# Error: COMP96_0133: synchronous_ram.vhd : (28, 53): Cannot find object declaration.
# Error: COMP96_0289: synchronous_ram.vhd : (28, 53): Prefix of index must be an array.
# Error: COMP96_0094: synchronous_ram.vhd : (28, 52): Locally static expression is required in the range definition.
# Error: COMP96_0078: synchronous_ram.vhd : (36, 13): Unknown identifier "sram".
# Error: COMP96_0133: synchronous_ram.vhd : (36, 13): Cannot find object declaration.
# Error: COMP96_0078: synchronous_ram.vhd : (36, 42): Unknown identifier "word_size".
# Compile failure 11 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (37, 5): This function may complete without return statement.
# Error: COMP96_0078: synchronous_ram.vhd : (27, 63): Unknown identifier "word_size".
# Error: COMP96_0133: synchronous_ram.vhd : (27, 63): Cannot find object declaration.
# Error: COMP96_0149: synchronous_ram.vhd : (27, 63): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0071: synchronous_ram.vhd : (27, 76): Operator "/" is not defined for such operands.
# Error: COMP96_0104: synchronous_ram.vhd : (27, 58): Undefined type of expression.
# Error: COMP96_0071: synchronous_ram.vhd : (27, 80): Operator "*" is not defined for such operands.
# Error: COMP96_0094: synchronous_ram.vhd : (27, 52): Locally static expression is required in the range definition.
# Error: COMP96_0078: synchronous_ram.vhd : (35, 13): Unknown identifier "sram".
# Error: COMP96_0133: synchronous_ram.vhd : (35, 13): Cannot find object declaration.
# Error: COMP96_0078: synchronous_ram.vhd : (35, 42): Unknown identifier "word_size".
# Compile failure 10 Errors 1 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (38, 5): This function may complete without return statement.
# Error: COMP96_0071: synchronous_ram.vhd : (28, 86): Operator "*" is not defined for such operands.
# Error: COMP96_0094: synchronous_ram.vhd : (28, 52): Locally static expression is required in the range definition.
# Error: COMP96_0078: synchronous_ram.vhd : (36, 13): Unknown identifier "sram".
# Error: COMP96_0133: synchronous_ram.vhd : (36, 13): Cannot find object declaration.
# Compile failure 4 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (38, 5): This function may complete without return statement.
# Error: COMP96_0071: synchronous_ram.vhd : (28, 94): Operator "*" is not defined for such operands.
# Error: COMP96_0149: synchronous_ram.vhd : (28, 61): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: synchronous_ram.vhd : (36, 13): Unknown identifier "sram".
# Error: COMP96_0133: synchronous_ram.vhd : (36, 13): Cannot find object declaration.
# Compile failure 4 Errors 1 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (38, 5): This function may complete without return statement.
# Error: COMP96_0071: synchronous_ram.vhd : (28, 94): Operator "*" is not defined for such operands.
# Error: COMP96_0149: synchronous_ram.vhd : (28, 61): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: synchronous_ram.vhd : (36, 13): Unknown identifier "sram".
# Error: COMP96_0133: synchronous_ram.vhd : (36, 13): Cannot find object declaration.
# Compile failure 4 Errors 1 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (38, 5): This function may complete without return statement.
# Error: COMP96_0071: synchronous_ram.vhd : (28, 94): Operator "*" is not defined for such operands.
# Error: COMP96_0149: synchronous_ram.vhd : (28, 61): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: synchronous_ram.vhd : (36, 13): Unknown identifier "sram".
# Error: COMP96_0133: synchronous_ram.vhd : (36, 13): Cannot find object declaration.
# Compile failure 4 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (38, 5): This function may complete without return statement.
# Error: COMP96_0071: synchronous_ram.vhd : (28, 93): Operator "*" is not defined for such operands.
# Error: COMP96_0149: synchronous_ram.vhd : (28, 60): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0121: synchronous_ram.vhd : (28, 52): The type bounds of this range are not compatible.
# Error: COMP96_0064: synchronous_ram.vhd : (28, 35): Unknown type.
# Error: COMP96_0273: synchronous_ram.vhd : (35, 13): Cannot find procedure "hread" for these actuals.
# Error: COMP96_0078: synchronous_ram.vhd : (36, 13): Unknown identifier "sram".
# Error: COMP96_0133: synchronous_ram.vhd : (36, 13): Cannot find object declaration.
# Compile failure 7 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Error: COMP96_0015: synchronous_ram.vhd : (29, 27): ')' expected.
# Error: COMP96_0015: synchronous_ram.vhd : (29, 29): ';' expected.
# Warning: COMP96_0048: synchronous_ram.vhd : (38, 5): This function may complete without return statement.
# Compile failure 2 Errors 1 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Error: COMP96_0015: synchronous_ram.vhd : (29, 28): ')' expected.
# Error: COMP96_0015: synchronous_ram.vhd : (29, 30): ')' expected.
# Error: COMP96_0015: synchronous_ram.vhd : (29, 31): ';' expected.
# Warning: COMP96_0048: synchronous_ram.vhd : (38, 5): This function may complete without return statement.
# Compile failure 3 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (38, 5): This function may complete without return statement.
# Error: COMP96_0078: synchronous_ram.vhd : (35, 33): Unknown identifier "temp_word".
# Error: COMP96_0133: synchronous_ram.vhd : (35, 33): Cannot find object declaration.
# Error: COMP96_0273: synchronous_ram.vhd : (35, 13): Cannot find procedure "hread" for these actuals.
# Error: COMP96_0078: synchronous_ram.vhd : (36, 13): Unknown identifier "sram".
# Error: COMP96_0133: synchronous_ram.vhd : (36, 13): Cannot find object declaration.
# Error: COMP96_0078: synchronous_ram.vhd : (36, 31): Unknown identifier "temp_word".
# Error: COMP96_0133: synchronous_ram.vhd : (36, 31): Cannot find object declaration.
# Compile failure 7 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (37, 5): This function may complete without return statement.
# Error: COMP96_0078: synchronous_ram.vhd : (35, 33): Unknown identifier "sram".
# Error: COMP96_0133: synchronous_ram.vhd : (35, 33): Cannot find object declaration.
# Error: COMP96_0289: synchronous_ram.vhd : (35, 33): Prefix of index must be an array.
# Error: COMP96_0273: synchronous_ram.vhd : (35, 13): Cannot find procedure "hread" for these actuals.
# Compile failure 4 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Warning: COMP96_0048: synchronous_ram.vhd : (37, 5): This function may complete without return statement.
# Compile success 0 Errors 1 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/SRAM_test.asdb'.
# ELBREAD: Elaboration process.
# ELBREAD: Error: The contents of entity 'microcontroller.synchronous_ram' instantiated in architecture 'TB_ARCHITECTURE:synchronous_ram_tb' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/synchronous_ram.vhd $dsn/src/alu.vhd $dsn/src/register_file.vhd $dsn/src/cpu.vhd $dsn/src/TestBench/synchronous_ram_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/cpu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\synchronous_ram.vhd
# Compile Entity "synchronous_ram"
# Compile Architecture "structural" of Entity "synchronous_ram"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\synchronous_ram_TB.vhd
# Compile Entity "synchronous_ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "synchronous_ram_tb"
# Compile Configuration "TESTBENCH_FOR_synchronous_ram"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+synchronous_ram_tb synchronous_ram_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7112 kB (elbread=1280 elab2=5680 kernel=152 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  9:36 PM, Thursday, September 6, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 100ns
# KERNEL: stopped at time: 100 ns
# 5 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7112 kB (elbread=1280 elab2=5680 kernel=152 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  9:38 PM, Thursday, September 6, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc'