onerror {resume}

# Comment the following line to disable floating point waves
#set fp_enable 1

quietly WaveActivateNextPane {} 0
add wave -noupdate -radix hexadecimal /tb_combined/clk_i
add wave -noupdate -radix hexadecimal /tb_combined/rst_n_i
add wave -noupdate -radix hexadecimal /tb_combined/flush_i
add wave -noupdate -group HL -radix hexadecimal /tb_combined/l2arb_l2c_req_o
add wave -noupdate -group HL -radix hexadecimal /tb_combined/l2c_l2arb_req_rdy_i
add wave -noupdate -group HL -radix hexadecimal /tb_combined/l2c_l2arb_ans_i
add wave -noupdate -group HL -radix hexadecimal /tb_combined/l2arb_l2c_ans_rdy_o
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/clk_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/rst_n_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/flush_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/l2arb_l2c_req_o
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/l2c_l2arb_req_rdy_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/l2c_l2arb_ans_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/l2arb_l2c_ans_rdy_o
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/flush_it
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/vm_mode_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/main_cu_stall_o
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/ins_in
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/stall
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/stall1
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/stall2
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/branch_type_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/ldst_type_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/data_ready_o
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/except_raised_o
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/except_code_o
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/abort_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/clr_l1tlb_mshr_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/clr_l2tlb_mshr_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/clear_dmshr_dregs_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/synch_l1dc_l2c_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/l2c_update_done_o
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/vmem_on_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/sum_bit_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/mxr_bit_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/priv_mode_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/priv_mode_ls_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/base_asid_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/csr_root_ppn_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/L1TLB_flush_type_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/L2TLB_flush_type_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/flush_asid_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/flush_page_i
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/dtlb_lsq_req_rdy_o
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/l1dc_lsq_req_rdy_o
add wave -noupdate -group CU_DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/rob_head_idx_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/clk_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/rst_n_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/flush_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/ins_in
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/vm_mode_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/main_cu_stall_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/branch_type_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/ldst_type_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/data_ready_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/except_raised_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/except_code_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/rob_head_idx_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/abort_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/clr_l1tlb_mshr_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/clr_l2tlb_mshr_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/clear_dmshr_dregs_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/synch_l1dc_l2c_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/l2c_update_done_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/vmem_on_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/sum_bit_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/mxr_bit_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/priv_mode_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/priv_mode_ls_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/base_asid_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/csr_root_ppn_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/L1TLB_flush_type_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/L2TLB_flush_type_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/flush_asid_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/flush_page_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/dtlb_lsq_req_rdy_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/l1dc_lsq_req_rdy_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/l2arb_l2c_req_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/l2c_l2arb_req_rdy_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/l2c_l2arb_ans_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/l2arb_l2c_ans_rdy_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/frontend_icache_req_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/icache_frontend_rdy_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/icache_frontend_ans_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/data_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/lsq_dtlb_req_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/dtlb_lsq_ans_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/dtlb_lsq_wup_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/lsq_l1dc_req_i
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/l1dc_lsq_ans_o
add wave -noupdate -group DP_MEM -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/l1dc_lsq_wup_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/clk_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/rst_n_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/flush_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/ins_in
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/vm_mode_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/main_cu_stall_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/branch_type_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/ldst_type_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/addr_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/addr_valid_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/addr_ready_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/data_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/data_valid_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/data_ready_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/icache_frontend_ans_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/except_raised_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/except_code_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/rob_head_idx_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/dtlb_ans_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/dtlb_wup_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/dtlb_ready_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/dtlb_req_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/dcache_ans_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/dcache_wup_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/dcache_ready_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/dcache_req_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/issue_ready_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/issue_valid_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/instruction_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/pred_o
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/res_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/except_tp
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/except_code_tp
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/except_i
add wave -noupdate -group DP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/except_pc_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/pc_o
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/pred_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/fetch_ready_o
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/except_pc_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/except_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/except_code_o
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/except_o
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/icache_frontend_ans_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/res_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/pred_o
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/instruction_o
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/issue_valid_o
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/issue_ready_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/data_ready_o
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/data_valid_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/data_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/addr_ready_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/addr_valid_o
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/addr_o
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/flush_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/rst_n_i
add wave -noupdate -group FE_TOP -group FE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/clk_i
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/clk_i
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/rst_n_i
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/flush_i
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/pc_i
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/fetch_ready_o
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/addr_o
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/addr_valid_o
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/addr_ready_i
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/data_i
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/data_valid_i
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/data_ready_o
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/issue_ready_i
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/issue_valid_o
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/instruction_o
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/pred_o
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/icache_frontend_ans_i
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/except_o
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/except_code_o
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/res_i
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/read_req
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/read_done
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/bpu_flush
add wave -noupdate -group FE_TOP -group FE_FS /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/cache_out
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/clk_i
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/rst_n_i
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/flush_i
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/pc_i
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/read_req_i
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/cache_out_o
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/read_done_o
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/addr_o
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/addr_valid_o
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/addr_ready_i
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/data_i
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/data_valid_i
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/data_ready_o
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/saved_pc
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/addr_sel
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/present_state
add wave -noupdate -group FE_TOP -group FE_IFC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_icache_ifc/next_state
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/clk_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/rst_n_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/flush_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/pc_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/fetch_ready_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/cache_out_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/read_done_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/read_req_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/icache_frontend_ans_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/except_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/except_code_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/issue_ready_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/issue_valid_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/instruction_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/line_reg
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/line_bak
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/fetch_ready
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/except_temp
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/here
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/will_be_here
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/line_valid
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/pc_sel
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/line_sel
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/prev_pc_d
add wave -noupdate -group FE_TOP -group FE_FS_IFU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/prev_pc_q
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/clk_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/rst_n_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/flush_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/here_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/will_be_here_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/issue_ready_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/read_done_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/fetch_ready_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/read_req_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/issue_valid_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/pc_sel_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/line_sel_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/present_state
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/next_state
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/clk_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/rst_n_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/flush_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/here_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/will_be_here_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/issue_ready_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/read_done_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/fetch_ready_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/read_req_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/issue_valid_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/pc_sel_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/line_sel_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/present_state
add wave -noupdate -group FE_TOP -group FE_FS_IFU_FC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_fetch_controller/next_state
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/pc_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/prev_pc_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/line_pc_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/line_valid_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/here_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/will_be_here_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/pc_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/prev_pc_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/line_pc_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/line_valid_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/here_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_PC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_presence_check/will_be_here_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_IS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_instr_sel/cache_out_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_IS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_instr_sel/line_reg_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_IS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_instr_sel/line_bak_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_IS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_instr_sel/pc_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_IS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_instr_sel/prev_pc_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_IS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_instr_sel/pc_sel_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_IS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_instr_sel/line_sel_i
add wave -noupdate -group FE_TOP -group FE_FS_IFU_IS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_instr_sel/instruction_o
add wave -noupdate -group FE_TOP -group FE_FS_IFU_IS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_instr_sel/selected_pc
add wave -noupdate -group FE_TOP -group FE_FS_IFU_IS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_ifu/u_instr_sel/selected_line
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/clk_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/rst_n_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/flush_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/pc_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/res_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/pred_o
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/btb_res_valid
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/btb_hit
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/btb_update
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/btb_del_entry
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/gshare_taken
add wave -noupdate -group FE_TOP -group FE_FS_BPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/btb_target
add wave -noupdate -group FE_TOP -group FE_FS_BPU_g -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_gshare/clk_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_g -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_gshare/rst_n_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_g -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_gshare/flush_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_g -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_gshare/pc_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_g -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_gshare/res_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_g -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_gshare/taken_o
add wave -noupdate -group FE_TOP -group FE_FS_BPU_g -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_gshare/history
add wave -noupdate -group FE_TOP -group FE_FS_BPU_g -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_gshare/index_r
add wave -noupdate -group FE_TOP -group FE_FS_BPU_g -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_gshare/index_w
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/clk_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/rst_n_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/flush_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/pc_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/valid_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/del_entry_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/res_i
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/hit_o
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/target_o
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/addr_r
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/addr_w
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/tag_r
add wave -noupdate -group FE_TOP -group FE_FS_BPU_BTB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_fetch_stage/u_bpu/u_btb/tag_w
add wave -noupdate -group FE_TOP -group FE_PC_GEN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_pc_gen_stage/clk_i
add wave -noupdate -group FE_TOP -group FE_PC_GEN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_pc_gen_stage/rst_n_i
add wave -noupdate -group FE_TOP -group FE_PC_GEN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_pc_gen_stage/except_i
add wave -noupdate -group FE_TOP -group FE_PC_GEN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_pc_gen_stage/except_pc_i
add wave -noupdate -group FE_TOP -group FE_PC_GEN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_pc_gen_stage/res_i
add wave -noupdate -group FE_TOP -group FE_PC_GEN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_pc_gen_stage/pred_i
add wave -noupdate -group FE_TOP -group FE_PC_GEN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_pc_gen_stage/fetch_ready_i
add wave -noupdate -group FE_TOP -group FE_PC_GEN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_pc_gen_stage/pc_o
add wave -noupdate -group FE_TOP -group FE_PC_GEN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_pc_gen_stage/next_pc
add wave -noupdate -group FE_TOP -group FE_PC_GEN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_pc_gen_stage/add_pc
add wave -noupdate -group FE_TOP -group FE_PC_GEN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Front_end_F/u_pc_gen_stage/adder_out
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/clk_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rst_n_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/flush_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/vm_mode_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fetch_valid_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fetch_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/curr_pc_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/instruction_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/pred_target_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/pred_taken_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/except_raised_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/except_code_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/main_cu_stall_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/branch_type_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ldst_type_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/res_pc_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/res_target_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/res_taken_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/res_mispredict_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/except_raised_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/except_code_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/except_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/except_pc_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_head_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/dtlb_ans_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/dtlb_wup_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/dtlb_ready_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/dtlb_req_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/dcache_ans_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/dcache_wup_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/dcache_ready_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/dcache_req_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/int_regstat_ready_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/int_regstat_valid_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/int_regstat_rs1_busy_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/int_regstat_rs1_rob_idx_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/int_regstat_rs2_busy_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/int_regstat_rs2_rob_idx_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/int_regstat_rd_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/int_regstat_rob_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/int_regstat_rs1_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/int_regstat_rs2_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_regstat_ready_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_regstat_valid_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_regstat_rs1_busy_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_regstat_rs1_rob_idx_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_regstat_rs2_busy_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_regstat_rs2_rob_idx_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_regstat_rd_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_regstat_rob_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_regstat_rs1_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_regstat_rs2_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/intrf_rs1_value_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/intrf_rs2_value_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/intrf_rs1_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/intrf_rs2_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fprf_rs1_value_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fprf_rs2_value_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fprf_rs1_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fprf_rs2_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_ready_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_valid_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_eu_ctl_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_rs1_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_rs1_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_rs1_value_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_rs2_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_rs2_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_rs2_value_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_imm_value_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_rob_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_pred_pc_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_pred_target_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/ex_pred_taken_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_ready_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_valid_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_rs1_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_rs1_value_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_rs2_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_rs2_value_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_tail_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_rs1_idx_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_rs2_idx_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_instr_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_rd_idx_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_except_raised_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_except_code_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_except_aux_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_res_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/comm_valid_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/comm_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_comm_valid_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_comm_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/comm_rd_idx_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/comm_rd_value_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_comm_rd_idx_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_comm_rd_value_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rf_comm_valid_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rf_comm_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rf_fp_comm_valid_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rf_fp_comm_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/cdb_ready_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/cdb_valid_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_head_idx_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_store_committing_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/comm_valid_ROB_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/comm_ready_ROB_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_instr_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_pc_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_rd_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_value_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_rob_rd_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/fp_rob_value_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_except_raised_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_except_code_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_cdb_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/rob_cdb_valid_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/cdb_data_in
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/sb_head_idx_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/cdb_valid_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/cdb_ready_o
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/cdb_except_raised_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/cdb_value_i
add wave -noupdate -expand -group BE -group BE_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/cdb_rob_idx_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/clk_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rst_n_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/flush_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fetch_valid_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fetch_ready_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/curr_pc_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/instruction_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/pred_target_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/pred_taken_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/except_raised_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/except_code_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/main_cu_stall_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/int_regstat_ready_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/int_regstat_valid_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/int_regstat_rs1_busy_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/int_regstat_rs1_rob_idx_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/int_regstat_rs2_busy_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/int_regstat_rs2_rob_idx_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/int_regstat_rd_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/int_regstat_rob_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/int_regstat_rs1_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/int_regstat_rs2_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fp_regstat_ready_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fp_regstat_valid_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fp_regstat_rs1_busy_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fp_regstat_rs1_rob_idx_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fp_regstat_rs2_busy_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fp_regstat_rs2_rob_idx_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fp_regstat_rd_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fp_regstat_rob_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fp_regstat_rs1_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fp_regstat_rs2_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/intrf_rs1_value_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/intrf_rs2_value_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/intrf_rs1_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/intrf_rs2_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fprf_rs1_value_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fprf_rs2_value_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fprf_rs1_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/fprf_rs2_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_ready_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_valid_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_eu_ctl_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_rs1_ready_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_rs1_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_rs1_value_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_rs2_ready_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_rs2_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_rs2_value_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_imm_value_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_rob_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_pred_pc_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_pred_target_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/ex_pred_taken_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/cdb_valid_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/cdb_ready_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/cdb_except_raised_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/cdb_value_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/cdb_rob_idx_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_ready_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_valid_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_rs1_ready_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_rs1_value_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_rs2_ready_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_rs2_value_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_tail_idx_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_rs1_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_rs2_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_instr_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_rd_idx_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_except_raised_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_except_code_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_except_aux_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/rob_res_ready_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/issue_ready_i
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/issue_valid_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/curr_pc_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/instruction_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/pred_target_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/pred_taken_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/except_raised_o
add wave -noupdate -expand -group BE -group IQL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/except_code_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/clk_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/rst_n_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/flush_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/fetch_valid_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/fetch_ready_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/curr_pc_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/instruction_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/pred_target_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/pred_taken_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/except_raised_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/except_code_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/issue_ready_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/issue_valid_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/curr_pc_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/instruction_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/pred_target_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/pred_taken_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/except_raised_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/except_code_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/head_idx
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/tail_idx
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/new_entry
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/issued_instr
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/head_cnt_en
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/tail_cnt_en
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/head_cnt_clr
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/tail_cnt_clr
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/head_counter/clk_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/head_counter/rst_n_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/head_counter/en_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/head_counter/clr_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/head_counter/count_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/head_counter/tc_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/tail_counter/clk_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/tail_counter/rst_n_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/tail_counter/en_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/tail_counter/clr_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/tail_counter/count_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/tail_counter/tc_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/clk_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/rst_n_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/flush_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/fetch_valid_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/fetch_ready_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/issue_ready_i
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/issue_valid_o
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/new_entry
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/issued_instr
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/head_idx
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/tail_idx
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/head_cnt_en
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/tail_cnt_en
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/head_cnt_clr
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/tail_cnt_clr
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/fifo_push
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/fifo_pop
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/fifo_full
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/valid_a
add wave -noupdate -expand -group BE -group IQL_IQ -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_queue/u_issue_queue_fifo/iq_fifo
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/main_cu_stall_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_valid_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_ready_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_curr_pc_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal -childformat {{/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r -radix hexadecimal -childformat {{/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.funct7 -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.rs2 -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.rs1 -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.funct3 -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.rd -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.opcode -radix hexadecimal}}} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r4 -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.i -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.s -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.b -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.u -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.j -radix hexadecimal}} -subitemconfig {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r {-height 16 -radix hexadecimal -childformat {{/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.funct7 -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.rs2 -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.rs1 -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.funct3 -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.rd -radix hexadecimal} {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.opcode -radix hexadecimal}} -expand} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.funct7 {-height 16 -radix hexadecimal} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.rs2 {-height 16 -radix hexadecimal} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.rs1 {-height 16 -radix hexadecimal} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.funct3 {-height 16 -radix hexadecimal} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.rd {-height 16 -radix hexadecimal} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r.opcode {-height 16 -radix hexadecimal} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.r4 {-height 16 -radix hexadecimal} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.i {-height 16 -radix hexadecimal} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.s {-height 16 -radix hexadecimal} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.b {-height 16 -radix hexadecimal} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.u {-height 16 -radix hexadecimal} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i.j {-height 16 -radix hexadecimal}} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_instruction_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_pred_target_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_pred_taken_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_except_raised_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/iq_except_code_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/int_regstat_ready_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/int_regstat_valid_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/int_regstat_rs1_busy_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/int_regstat_rs1_rob_idx_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/int_regstat_rs2_busy_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/int_regstat_rs2_rob_idx_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/int_regstat_rd_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/int_regstat_rob_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/int_regstat_rs1_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/int_regstat_rs2_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fp_regstat_ready_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fp_regstat_valid_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fp_regstat_rs1_busy_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fp_regstat_rs1_rob_idx_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fp_regstat_rs2_busy_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fp_regstat_rs2_rob_idx_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fp_regstat_rd_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fp_regstat_rob_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fp_regstat_rs1_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fp_regstat_rs2_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/intrf_rs1_value_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/intrf_rs2_value_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/intrf_rs1_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/intrf_rs2_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fprf_rs1_value_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fprf_rs2_value_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fprf_rs1_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/fprf_rs2_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_ready_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_valid_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_eu_ctl_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_rs1_ready_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_rs1_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_rs1_value_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_rs2_ready_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_rs2_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_rs2_value_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_imm_value_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_rob_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_pred_pc_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_pred_target_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/ex_pred_taken_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/cdb_ready_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/cdb_except_raised_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/cdb_value_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/cdb_rob_idx_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_ready_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_valid_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_rs1_ready_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_rs1_value_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_rs2_ready_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_rs2_value_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_tail_idx_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_rs1_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_rs2_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_instr_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_rd_idx_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_except_raised_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_except_code_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_except_aux_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_res_ready_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/instr_rs1_idx
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/instr_rs2_idx
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/instr_rd_idx
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/instr_imm_i_value
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/instr_imm_s_value
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/instr_imm_b_value
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/instr_imm_u_value
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/instr_imm_j_value
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_tail_idx
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/regstat_ready
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_rs1_idx
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rob_rs2_idx
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rs1_ready
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rs2_ready
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rs1_value
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/rs2_value
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_except_raised
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_except_code
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_res_ready
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_stall_possible
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_assigned_eu
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_eu_ctl
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_fp_rs
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_rs1_req
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_rs2_req
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_imm_req
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_imm_format
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/id_regstat_upd
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/eh_stall_possible
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/eh_except_raised
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/eh_except_code
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/eh_except_aux
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_instruction_i
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_except_raised_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_except_code_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_res_ready_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_stall_possible_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_eu_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_eu_ctl_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_fp_rs_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_rs1_req_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_rs2_req_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_imm_req_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_imm_format_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/issue_regstat_upd_o
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/except_raised
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/except_code
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/res_ready
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/stall_possible
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/assigned_eu
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/eu_ctl
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/rs_fp
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/rs1_req
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/rs2_req
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/imm_req
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/imm_format
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/regstat_upd
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/instr_opcode
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/instr_funct3
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/instr_funct7
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/instr_rs1
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/instr_rs2
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/instr_rd
add wave -noupdate -expand -group BE -expand -group IQL_IL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_issue_q_l/u_issue_logic/u_issue_decoder/instr_imm
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/clk_i
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/rst_n_i
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/flush_i
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/issuel_valid_i
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/issuel_ready_o
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/issue_rd_idx_i
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/issue_rob_idx_i
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/issue_rs1_idx_i
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/issue_rs2_idx_i
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/issue_rs1_busy_o
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/issue_rs1_rob_idx_o
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/issue_rs2_busy_o
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/issue_rs2_rob_idx_o
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/comm_valid_i
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/comm_ready_o
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/comm_rd_idx_i
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/comm_head_idx_i
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/regstat_issue_upd
add wave -noupdate -expand -group BE -group RS_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/regstat_comm_upd
add wave -noupdate -expand -group BE -group RS_int /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_int/regstat_data
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/clk_i
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/rst_n_i
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/flush_i
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/issuel_valid_i
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/issuel_ready_o
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/issue_rd_idx_i
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/issue_rob_idx_i
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/issue_rs1_idx_i
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/issue_rs2_idx_i
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/issue_rs1_busy_o
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/issue_rs1_rob_idx_o
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/issue_rs2_busy_o
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/issue_rs2_rob_idx_o
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/comm_valid_i
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/comm_ready_o
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/comm_rd_idx_i
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/comm_head_idx_i
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/regstat_issue_upd
add wave -noupdate -expand -group BE -group RS_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/regstat_comm_upd
add wave -noupdate -expand -group BE -group RS_fp /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_reg_status_fp/regstat_data
add wave -noupdate -expand -group BE -group RF_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_int_rf/clk_i
add wave -noupdate -expand -group BE -group RF_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_int_rf/rst_n_i
add wave -noupdate -expand -group BE -group RF_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_int_rf/comm_valid_i
add wave -noupdate -expand -group BE -group RF_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_int_rf/comm_ready_o
add wave -noupdate -expand -group BE -group RF_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_int_rf/comm_rd_idx_i
add wave -noupdate -expand -group BE -group RF_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_int_rf/comm_rd_value_i
add wave -noupdate -expand -group BE -group RF_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_int_rf/issue_rs1_idx_i
add wave -noupdate -expand -group BE -group RF_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_int_rf/issue_rs2_idx_i
add wave -noupdate -expand -group BE -group RF_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_int_rf/issue_rs1_value_o
add wave -noupdate -expand -group BE -group RF_int -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_int_rf/issue_rs2_value_o
add wave -noupdate -expand -group BE -group RF_int /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_int_rf/rf_data
add wave -noupdate -expand -group BE -group RF_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_fp_rf/clk_i
add wave -noupdate -expand -group BE -group RF_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_fp_rf/rst_n_i
add wave -noupdate -expand -group BE -group RF_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_fp_rf/comm_valid_i
add wave -noupdate -expand -group BE -group RF_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_fp_rf/comm_ready_o
add wave -noupdate -expand -group BE -group RF_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_fp_rf/comm_rd_idx_i
add wave -noupdate -expand -group BE -group RF_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_fp_rf/comm_rd_value_i
add wave -noupdate -expand -group BE -group RF_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_fp_rf/issue_rs1_idx_i
add wave -noupdate -expand -group BE -group RF_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_fp_rf/issue_rs2_idx_i
add wave -noupdate -expand -group BE -group RF_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_fp_rf/issue_rs1_value_o
add wave -noupdate -expand -group BE -group RF_fp -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_fp_rf/issue_rs2_value_o
add wave -noupdate -expand -group BE -group RF_fp /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_fp_rf/rf_data
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/vm_mode_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_eu_ctl_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_imm_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_rob_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_pred_pc_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_pred_target_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ex_pred_taken_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/branch_type_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/ldst_type_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/res_pc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/res_target_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/res_taken_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/res_mispredict_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/dtlb_ans_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/dtlb_wup_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/dtlb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/dtlb_req_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/dcache_ans_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/dcache_wup_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/dcache_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/dcache_req_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/rob_head_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/rob_store_committing_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/arbiter_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/arbiter_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_ctl_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/cdb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/cdb_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/cdb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/cdb_except_raised_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/cdb_except_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/eu_entry_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/arbiter_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/arbiter_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_ctl_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/eu_entry_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_except_raised_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_except_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/new_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/ex_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/new_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/ex_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/valid_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/busy_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/ex_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/res_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/rs_insert
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/rs_ex
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/rs_pop
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/rs_wr_res
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/new_entry_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/new_entry_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/new_entry_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/ex_sel_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/ex_sel_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/ex_sel_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_sel_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_sel_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu_generic_rs/cdb_sel_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_ALU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_alu_rs/u_alu/eu_entry_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/arbiter_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/arbiter_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_ctl_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/cdb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/cdb_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/cdb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/cdb_except_raised_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/cdb_except_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/eu_entry_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/arbiter_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/arbiter_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_ctl_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/eu_entry_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_except_raised_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_except_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/new_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/ex_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/new_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/ex_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/valid_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/busy_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/ex_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/res_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/rs_insert
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/rs_ex
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/rs_pop
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/rs_wr_res
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/new_entry_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/new_entry_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/new_entry_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/ex_sel_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/ex_sel_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/ex_sel_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_sel_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_sel_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult_generic_rs/cdb_sel_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_MUL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_mult_rs/u_mult/eu_entry_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/arbiter_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/arbiter_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_ctl_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/cdb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/cdb_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/cdb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/cdb_except_raised_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/cdb_except_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/eu_entry_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/arbiter_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/arbiter_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_ctl_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/eu_entry_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_except_raised_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_except_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/new_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/ex_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/new_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/ex_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/valid_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/busy_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/ex_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/res_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/rs_insert
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/rs_ex
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/rs_pop
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/rs_wr_res
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/new_entry_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/new_entry_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/new_entry_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/ex_sel_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/ex_sel_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/ex_sel_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_sel_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_sel_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div_generic_rs/cdb_sel_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_DIV -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_div_rs/u_div/eu_entry_idx_o

if {[info exists fp_enable]}
{
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/arbiter_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/arbiter_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_ctl_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/cdb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/cdb_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/cdb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/cdb_except_raised_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/cdb_except_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/eu_entry_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/arbiter_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/arbiter_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_ctl_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/eu_entry_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_except_raised_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_except_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/new_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/ex_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/new_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/ex_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/valid_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/busy_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/ex_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/res_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/rs_insert
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/rs_ex
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/rs_pop
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/rs_wr_res
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/new_entry_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/new_entry_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/new_entry_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/ex_sel_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/ex_sel_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/ex_sel_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_sel_prio_enc/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_sel_prio_enc/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu_generic_rs/cdb_sel_prio_enc/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_entry_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_result_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_except_code_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_ctl_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_FPU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_fpu_rs/u_fpu/eu_entry_idx_o
}

add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/arbiter_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/arbiter_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/branch_type_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/imm_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/pred_pc_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/pred_target_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/pred_taken_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/res_pc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/res_target_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/res_taken_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/res_mispredict_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/mispredict_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/bu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/bu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/bu_imm_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/bu_pred_pc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/bu_pred_target_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/bu_pred_taken_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/bu_branch_type_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/bu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/bu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/bu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/bu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/arbiter_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/arbiter_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/branch_type_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/imm_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/pred_pc_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/pred_target_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/pred_taken_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/bu_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/bu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/bu_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/bu_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/mispredict_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/bu_rs1_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/bu_rs2_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/bu_imm_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/bu_pred_pc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/bu_pred_target_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/bu_pred_taken_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/bu_branch_type_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/tail_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/ex_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/head_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/wr_res_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/head_cnt_en
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/head_cnt_clr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/ex_cnt_en
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/ex_cnt_clr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/tail_cnt_en
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/tail_cnt_clr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/wr_res_cnt_en
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/wr_res_cnt_clr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/rs_push
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/rs_ex
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/rs_pop
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/rs_wr_res
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/head_counter/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/head_counter/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/head_counter/en_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/head_counter/clr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/head_counter/count_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/head_counter/tc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/ex_counter/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/ex_counter/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/ex_counter/en_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/ex_counter/clr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/ex_counter/count_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/ex_counter/tc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/tail_counter/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/tail_counter/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/tail_counter/en_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/tail_counter/clr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/tail_counter/count_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/tail_counter/tc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/wr_res_counter/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/wr_res_counter/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/wr_res_counter/en_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/wr_res_counter/clr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/wr_res_counter/count_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B_RS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch_generic_rs/wr_res_counter/tc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/rs1_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/rs2_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/imm_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/ops_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/pred_pc_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/pred_target_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/pred_taken_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/type_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/ops_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/res_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/res_pc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/res_target_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/res_taken_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/res_mispredict_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/taken
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/wrong_taken
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/wrong_target
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_B -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/target
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/ops_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/taken_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/wrong_taken_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/wrong_target_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/ops_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/res_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/res_taken_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/res_mispredict_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/present_state
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_BU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_branch_rs/u_branch/u_branch_unit_cu/next_state
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vm_mode_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/issue_lb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/issue_sb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_issue_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_issue_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/ldst_type_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/imm_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_ans_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_wup_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_req_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_ans_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_wup_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_req_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/rob_head_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/rob_store_committing_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/cdb_lb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/cdb_sb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/cdb_lb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/cdb_sb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/cdb_lsb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vfwd_vaddr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/pfwd_paddr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vfwd_ldtype
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/pfwd_ldtype
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vfwd_older_stores
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/pfwd_older_stores
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/inflight_store_cnt
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_store_committing
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vfwd_hit
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vfwd_depfree
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/pfwd_hit
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/pfwd_depfree
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vfwd_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/pfwd_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_vadderarb_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_vadderarb_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadderarb_vadder_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_vadderarb_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadderarb_lb_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadderarb_sb_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_vaddermux_isstore
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_vaddermux_rs1_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_vaddermux_imm_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_vaddermux_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_vaddermux_ldtype
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_vaddermux_isstore
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_vaddermux_rs1_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_vaddermux_imm_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_vaddermux_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_vaddermux_sttype
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vaddermux_vadder_is_store
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vaddermux_vadder_rs1_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vaddermux_vadder_imm_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vaddermux_vadder_lsb_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vaddermux_vadder_ldst_type
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_vadderdec_is_store
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_vadderdec_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadderdec_lb_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadderdec_sb_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_vadderdec_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_vadderdec_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadderdec_vadder_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vaddermux_sel
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_lsb_vaddr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_lsb_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_lsb_except
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_dtlbarb_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dtlbarb_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlbarb_dtlb_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_dtlbarb_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlbarb_lb_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlbarb_sb_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_dtlbmux_isstore
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_dtlbmux_vaddr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_dtlbmux_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dtlbmux_isstore
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dtlbmux_vaddr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dtlbmux_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlbmux_dtlb_isstore
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlbmux_dtlb_vaddr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlbmux_dtlb_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_dtlbdec_is_store
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_dtlbdec_ans_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_dtlbdec_wup_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlbdec_lb_ans_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlbdec_sb_ans_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlbdec_lsb_wup_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_dtlbdec_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dtlbdec_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlbdec_dtlb_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_lsb_vaddr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_lsb_ppn
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_lsb_except
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_lsb_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlbmux_sel
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_dcachearb_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dcachearb_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachearb_dcache_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_dcachearb_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachearb_lb_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachearb_sb_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_dcachemux_isstore
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_dcachemux_paddr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_dcachemux_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dcachemux_isstore
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dcachemux_paddr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dcachemux_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dcachemux_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dcachemux_sttype
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachemux_dcache_isstore
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachemux_dcache_paddr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachemux_dcache_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachemux_dcache_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachemux_dcache_sttype
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_dcachedec_is_store
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_dcachedec_ans_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_dcachedec_wup_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachedec_lb_ans_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachedec_lb_wup_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachedec_sb_ans_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachedec_sb_wup_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/lb_dcachedec_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/sb_dcachedec_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachedec_dcache_ready
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_lsb_paddr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_lsb_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_lsb_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcachemux_sel
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vm_mode_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/issue_logic_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/issue_logic_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/load_type_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -expand -subitemconfig {{/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_data[3]} -expand} /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_data
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/imm_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_vaddr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_except_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_isstore_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/rs1_value_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/imm_value_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_ldtype_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_wu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_ans_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_vaddr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_ppn_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_except_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_isstore_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_vaddr_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_wu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_ans_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_lineaddr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_isstore_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_paddr_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/inflight_store_cnt_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/store_committing_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vfwd_hit_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vfwd_depfree_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_hit_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_depfree_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vfwd_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vfwd_vaddr_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_paddr_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vfwd_ldtype_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_ldtype_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vfwd_older_stores_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_older_stores_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_except_raised_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_except_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/new_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_req_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_req_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_req_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_req_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/new_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vadder_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vfwd_idx_reg_en
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vfwd_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_insert
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_vadder_req
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_vadder_ans
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_dtlb_req
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_dtlb_wu
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_dtlb_ans
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_dcache_req
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_dcache_wu
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_dcache_ans
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/lb_pop
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vfwd_req
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_req
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/valid_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/busy_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/store_dep_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_attempted_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/no_older_stores_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/rs1_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vaddr_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/paddr_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/except_raised_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/completed_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/new_entry_selector/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/new_entry_selector/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/new_entry_selector/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vaddr_req_selector/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vaddr_req_selector/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/vaddr_req_selector/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_req_selector/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_req_selector/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dtlb_req_selector/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_req_selector/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_req_selector/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/pfwd_req_selector/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_req_selector/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_req_selector/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_req_selector/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_req_selector/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_req_selector/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/cdb_req_selector/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_byte_selector/type_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_byte_selector/byte_off
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_byte_selector/line_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_byte_selector/line_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_byte_selector/selected_w
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_byte_selector/selected_h
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_LB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_load_buffer/dcache_byte_selector/selected_b
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vm_mode_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/issue_logic_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/issue_logic_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/store_type_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_data
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/rs1_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/rs1_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/rs2_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/rs2_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/rs2_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/imm_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dest_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_vaddr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_except_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_isstore_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/rs1_value_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/imm_value_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_sttype_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_wu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_ans_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_vaddr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_ppn_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_except_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_isstore_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_vaddr_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_wu_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_ans_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_lineaddr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_isstore_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_paddr_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_value_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dcache_sttype_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vfwd_vaddr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/pfwd_paddr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vfwd_ldtype_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/pfwd_ldtype_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vfwd_older_stores_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/pfwd_older_stores_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/inflight_store_cnt_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/lb_store_committing_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vfwd_hit_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vfwd_depfree_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/pfwd_hit_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/pfwd_depfree_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vfwd_value_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/pfwd_value_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/rob_head_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/rob_store_committing_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_data_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_except_raised_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_data_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_except_raised_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_except_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_head_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_tail_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_req_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_req_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_req_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vadder_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_idx_valid
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/head_cnt_en
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/head_cnt_clr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/tail_cnt_en
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/tail_cnt_clr
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/inflight_count
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_push
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_pop
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_vadder_req
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_vadder_ans
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_dtlb_req
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_dtlb_wu
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_dtlb_ans
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_dcache_req
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_dcache_wu
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_dcache_ans
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_cdb_req
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/sb_store_committing
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/valid_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/busy_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/rs1_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vaddr_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/paddr_ready_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/except_raised_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/completed_a
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vfwd_allowed
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vfwd_hit
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vfwd_depfree
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vfwd_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/pfwd_allowed
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/pfwd_hit
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/pfwd_depfree
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/pfwd_idx
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/head_counter/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/head_counter/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/head_counter/en_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/head_counter/clr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/head_counter/count_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/head_counter/tc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/tail_counter/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/tail_counter/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/tail_counter/en_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/tail_counter/clr_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/tail_counter/count_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/tail_counter/tc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vaddr_req_selector/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vaddr_req_selector/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/vaddr_req_selector/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_req_selector/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_req_selector/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/dtlb_req_selector/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_req_selector/lines_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_req_selector/enc_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_SB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_store_buffer/cdb_req_selector/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/flush_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/vm_mode_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/lsb_valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/lsb_ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/lsb_valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/lsb_ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/is_store_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/rs1_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/imm_value_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/lsb_idx_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/ldst_type_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/is_store_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/vaddr_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/lsb_idx_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/except_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/rs1_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/sext_imm_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/imm_value
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/ldst_type
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/vm_mode
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/align_except
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VA -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/u_vaddr_adder/pfault_except
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VAARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_arbiter/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VAARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_arbiter/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VAARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_arbiter/valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VAARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_arbiter/ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VAARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_arbiter/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VAARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_arbiter/ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VAARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_arbiter/select_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_VAARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/vadder_arbiter/last_served
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DTLBARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_hs_arbiter/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DTLBARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_hs_arbiter/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DTLBARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_hs_arbiter/valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DTLBARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_hs_arbiter/ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DTLBARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_hs_arbiter/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DTLBARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_hs_arbiter/ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DTLBARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_hs_arbiter/select_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DTLBARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dtlb_hs_arbiter/last_served
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DCARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_hs_arbiter/clk_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DCARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_hs_arbiter/rst_n_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DCARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_hs_arbiter/valid_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DCARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_hs_arbiter/ready_i
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DCARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_hs_arbiter/valid_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DCARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_hs_arbiter/ready_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DCARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_hs_arbiter/select_o
add wave -noupdate -expand -group BE -expand -group EXEC -group EX_LS_DCARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_exec_unit/u_load_store_unit/dcache_hs_arbiter/last_served
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/clk_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rst_n_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rob_valid_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rob_ready_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rob_instr_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rob_pc_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rob_rd_idx_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rob_value_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/fp_rob_rd_idx_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/fp_rob_value_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rob_except_raised_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rob_except_code_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rob_head_idx_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/sb_store_committing_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rob_except_raised_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rob_except_code_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/except_new_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/except_new_pc_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/int_rs_ready_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/fp_rs_ready_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/int_rs_valid_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/fp_rs_valid_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/int_rf_ready_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/fp_rf_ready_i
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/int_rf_valid_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/fp_rf_valid_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rf_rd_idx_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/rf_value_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/fp_rd_idx_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/fp_value_o
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/cd_comm_possible
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/eh_no_except
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/instr_opcode
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/sb_store_committing_t
add wave -noupdate -expand -group BE -group CL_TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/mispredict_i
add wave -noupdate -expand -group BE -group CL_DEC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/u_comm_decoder/instruction_i
add wave -noupdate -expand -group BE -group CL_DEC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/u_comm_decoder/sb_store_committing_i
add wave -noupdate -expand -group BE -group CL_DEC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/u_comm_decoder/rob_valid_i
add wave -noupdate -expand -group BE -group CL_DEC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/u_comm_decoder/no_exception_i
add wave -noupdate -expand -group BE -group CL_DEC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/u_comm_decoder/int_rs_ready_i
add wave -noupdate -expand -group BE -group CL_DEC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/u_comm_decoder/fp_rs_ready_i
add wave -noupdate -expand -group BE -group CL_DEC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/u_comm_decoder/int_rf_ready_i
add wave -noupdate -expand -group BE -group CL_DEC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/u_comm_decoder/fp_rf_ready_i
add wave -noupdate -expand -group BE -group CL_DEC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/u_comm_decoder/mispredict_i
add wave -noupdate -expand -group BE -group CL_DEC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/u_comm_decoder/comm_possible_o
add wave -noupdate -expand -group BE -group CL_DEC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_commit_logic/u_comm_decoder/instr_opcode
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/clk_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/rst_n_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/flush_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_valid_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_ready_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_rs1_idx_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_rs2_idx_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_rs1_ready_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_rs1_value_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_rs2_ready_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_rs2_value_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_instr_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_pc_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_rd_idx_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_except_raised_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_except_code_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_except_aux_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_res_ready_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/issue_tail_idx_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/cdb_valid_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/cdb_ready_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/cdb_data_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/comm_ready_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/comm_valid_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/comm_instr_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/comm_pc_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/comm_rd_idx_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/comm_value_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/fp_comm_rd_idx_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/fp_comm_value_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/comm_except_raised_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/comm_except_code_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/comm_head_idx_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/sb_head_idx_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/rob_head_idx
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/rob_tail_idx
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/rob_head_en
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/rob_head_clr
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/rob_tail_en
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/rob_tail_clr
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/rob_push
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/rob_pop
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/rob_wr_res
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/valid_a
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/res_ready_a
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/comm_except_code_test
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/head_counter/clk_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/head_counter/rst_n_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/head_counter/en_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/head_counter/clr_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/head_counter/count_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/head_counter/tc_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/tail_counter/clk_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/tail_counter/rst_n_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/tail_counter/en_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/tail_counter/clr_i
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/tail_counter/count_o
add wave -noupdate -expand -group BE -group ROB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/tail_counter/tc_o
add wave -noupdate -expand -group BE -group ROB /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_rob/rob_data
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/clk_i
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/rst_n_i
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/flush_i
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/max_prio_valid_i
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/max_prio_ready_o
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/max_prio_data_i
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/max_prio_data_o
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/rs_valid_i
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/rs_ready_o
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/cdb_valid_i
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/cdb_ready_o
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/cdb_except_raised_i
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/cdb_value_i
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/cdb_rob_idx_i
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/rob_ready_i
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/rob_valid_o
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/rob_data_o
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/rob_valid_k
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/low_prio_mux_data
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/served_max_prio
add wave -noupdate -expand -group BE -group CDB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/served
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/clk_i
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/rst_n_i
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/flush_i
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/max_prio_valid_i
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/max_prio_ready_o
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/valid_i
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/ready_o
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/rob_ready_i
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/rob_valid_o
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/served_max_prio_o
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/served_o
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/rem_valid_a
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/msk_valid_a
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/mux_valid_a
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/enc_out
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/served_temp
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/enc_valid
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/dec_valid_a
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/vaild_prio_enc/lines_i
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/vaild_prio_enc/enc_o
add wave -noupdate -expand -group BE -group CDB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_Data_path/u_Back_end_IQL/u_cdb/u_cdb_arbiter/vaild_prio_enc/valid_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/clk_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/rst_ni
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/flush_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/abort_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/clr_l1tlb_mshr_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/clr_l2tlb_mshr_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/clear_dmshr_dregs_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/synch_l1dc_l2c_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2c_update_done_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/vmem_on_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/sum_bit_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/mxr_bit_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/priv_mode_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/priv_mode_ls_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/base_asid_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/csr_root_ppn_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/L1TLB_flush_type_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/L2TLB_flush_type_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/flush_asid_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/flush_page_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/frontend_icache_req_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/icache_frontend_rdy_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/icache_frontend_ans_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/lsq_dtlb_req_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/dtlb_lsq_req_rdy_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/dtlb_lsq_ans_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/dtlb_lsq_wup_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/lsq_l1dc_req_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l1dc_lsq_req_rdy_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l1dc_lsq_ans_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l1dc_lsq_wup_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2arb_l2c_req_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2c_l2arb_req_rdy_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2c_l2arb_ans_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2arb_l2c_ans_rdy_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/rst_l1dc_req
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/upd_l1dc_req
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/update_cnt_en
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/wbb_empty
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/icache_itlb_req
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/itlb_icache_req_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/itlb_icache_ans
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/itlb_l2tlb_req
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/itlb_l2_ans_ready
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/ptw_mmuc_flush
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/mmuc_ptw_ans
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/ptw_mmuc_req
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/ptw_mmuc_write
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/tlb_ptw_req
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/ptw_tlb_req_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/ptw_tlb_ans
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/tlb_ptw_ans_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l1tlb_l2tlb_req
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2tlb_l1tlb_req_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2tlb_l1tlb_ans_o
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2tlb_itlb_req_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2tlb_dtlb_req_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2tlb_itlb_ans
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2tlb_dtlb_ans
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/dtlb_l2tlb_req
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l1tlb_l2tlb_ans_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l1dc_l2arb_req
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2arb_l1dc_req_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2arb_l1dc_ans
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l1dc_l2c_ans_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/icache_l2arb_req
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2arb_icache_req_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2arb_icache_ans
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/icache_l2c_ans_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/ptw_l2arb_req
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2arb_ptw_req_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/l2arb_ptw_ans
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/ptw_l2c_ans_rdy
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/clk_i
add wave -noupdate -group MEM -group MEM_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/rst_ni
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l1dc_l2arb_req_i
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/icache_l2arb_req_i
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/ptw_l2arb_req_i
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l2arb_l2c_req_o
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l2c_l2arb_req_rdy_i
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l2arb_l1dc_req_rdy_o
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l2arb_icache_req_rdy_o
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l2arb_ptw_req_rdy_o
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l2c_l2arb_ans_i
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l2arb_l1dc_ans_o
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l2arb_icache_ans_o
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l2arb_ptw_ans_o
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l1dc_l2c_ans_rdy_i
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/icache_l2c_ans_rdy_i
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/ptw_l2c_ans_rdy_i
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/l2arb_l2c_ans_rdy_o
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/ans_destination
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/req_sender
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/i_d_priority
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/i_d_winner
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/i_d_winner_valid
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/cache_ptw_priority
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/cache_ptw_winner
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/i_d_tie
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/cache_ptw_tie
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/i_d_priority_update
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/cache_ptw_priority_update
add wave -noupdate -group MEM -group L2C_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2c_arbiter/paddr_zero_filling
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/clk_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/rst_ni
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/clr_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/rst_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/upd_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/en_cnt_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/wbb_empty_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/lsq_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/l1dc_lsq_req_rdy_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/l1dc_lsq_ans_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/l1dc_lsq_wup_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/l1dc_l2c_req_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/l2c_l1dc_req_rdy_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/l2c_l1dc_ans_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/l1dc_l2c_ans_rdy_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/dcache_addr
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tmem_ctrl_vec
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/dmem_ctrl_vec
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/dcache_wtvd
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/dcache_wdata
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[1]/i_tag_ssram/clk_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[1]/i_tag_ssram/cs_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[1]/i_tag_ssram/we_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[1]/i_tag_ssram/be_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[1]/i_tag_ssram/addr_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[1]/i_tag_ssram/wdata_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[1]/i_tag_ssram/rdata_o}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[0]/i_tag_ssram/clk_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[0]/i_tag_ssram/cs_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[0]/i_tag_ssram/we_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[0]/i_tag_ssram/be_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[0]/i_tag_ssram/addr_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[0]/i_tag_ssram/wdata_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/data_ssram[0]/i_tag_ssram/rdata_o}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[1]/i_tag_ssram/clk_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[1]/i_tag_ssram/cs_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[1]/i_tag_ssram/we_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[1]/i_tag_ssram/be_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[1]/i_tag_ssram/addr_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[1]/i_tag_ssram/wdata_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[1]/i_tag_ssram/rdata_o}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[0]/i_tag_ssram/clk_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[0]/i_tag_ssram/cs_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[0]/i_tag_ssram/we_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[0]/i_tag_ssram/be_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[0]/i_tag_ssram/addr_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[0]/i_tag_ssram/wdata_i}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/tag_valid_dirty_ssram[0]/i_tag_ssram/rdata_o}
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/clk_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/rst_ni
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/clr_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/rst_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/upd_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/en_cnt_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/wbb_empty_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/lsq_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/l1dc_lsq_req_rdy_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/l1dc_lsq_ans_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/l1dc_lsq_wup_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/l1dc_l2c_req_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/l2c_l1dc_req_rdy_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/l2c_l1dc_ans_i
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/l1dc_l2c_ans_rdy_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/dcache_addr_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/tmem_ctrl_vec_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/dmem_ctrl_vec_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/dcache_wtvd_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/dcache_wdata_o
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/d1_d0_req
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/d0_d1_req
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/d1_d0_req_rdy
add wave -noupdate -group MEM -group L1_sys -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/d1_d0_stalled
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/clk_i
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/rst_ni
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/clr_i
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/rst_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/upd_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/lsq_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/l1dc_lsq_req_rdy_o
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/l2c_l1dc_ans_i
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/l1dc_l2c_ans_rdy_o
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/l1dc_lsq_wup_o
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/d1_d0_req_i
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/d0_d1_req_o
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/d1_d0_req_rdy_i
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/d1_d0_stalled_i
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/dcache_addr_o
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/tmem_ctrl_vec_o
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/dmem_ctrl_vec_o
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/dcache_wtvd_o
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/dcache_wdata_o
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/cache_ctrl_vec
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/tmem_ctrl_vec
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/dmem_ctrl_vec
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/d0_d1_reg_d
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/d0_d1_reg_q
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/dcache_addr
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/dcache_wdata
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/dcache_wtvd
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/mem_out
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/reg_out_en
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/reg_out_clr
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/d0_enable
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/next_scheduled_block
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/d0_req_type
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/d1_next_req_type
add wave -noupdate -group MEM -group L1_sys_d0 -group d0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/byte_addr_in_line
add wave -noupdate -group MEM -group L1_sys_d0 -group Sch -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_scheduler/rst_val_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Sch -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_scheduler/d1_val_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Sch -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_scheduler/l2c_val_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Sch -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_scheduler/upd_val_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Sch -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_scheduler/lsq_val_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Sch -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_scheduler/winner_o
add wave -noupdate -group MEM -group L1_sys_d0 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_arbiter/winner_i
add wave -noupdate -group MEM -group L1_sys_d0 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_arbiter/d1_rdy_i
add wave -noupdate -group MEM -group L1_sys_d0 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_arbiter/d1_stalled_i
add wave -noupdate -group MEM -group L1_sys_d0 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_arbiter/l2c_rdy_o
add wave -noupdate -group MEM -group L1_sys_d0 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_arbiter/lsq_rdy_o
add wave -noupdate -group MEM -group L1_sys_d0 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_arbiter/d0_enable
add wave -noupdate -group MEM -group L1_sys_d0 -group ENC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_req_encoder/winner_i
add wave -noupdate -group MEM -group L1_sys_d0 -group ENC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_req_encoder/d1_req_type_i
add wave -noupdate -group MEM -group L1_sys_d0 -group ENC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_req_encoder/l2c_ans_type_i
add wave -noupdate -group MEM -group L1_sys_d0 -group ENC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_req_encoder/lsq_req_type_i
add wave -noupdate -group MEM -group L1_sys_d0 -group ENC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_req_encoder/d0_req_type_o
add wave -noupdate -group MEM -group L1_sys_d0 -group ENC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_req_encoder/d1_next_req_type_o
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/d0_req_type_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/d1_req_type_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/lsq_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/l2c_l1dc_ans_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/d1_d0_req_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/upd_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/rst_l1dc_req_i
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/reg_out_d_o
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/dcache_addr_o
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/dcache_wdata_o
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/dcache_wtvd_o
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/line_adapted_dw
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/line_adapted_w
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/line_adapted_hw
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/line_adapted_b
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/zero_tag
add wave -noupdate -group MEM -group L1_sys_d0 -group Data_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_data_sel_block/zero_wb
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/d0_enable_i
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/d0_req_type_i
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/store_width_i
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/byte_addr_in_line_i
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/hit_vec_i
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/replace_vec_i
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/d1_one_hot_dirty_vec_i
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/d1_stalled_i
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/d0_cache_ctrl_o
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/tvd_ctrl_vec
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/data_ctrl_vec
add wave -noupdate -group MEM -group L1_sys_d0 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d0/i_d0_cache_ctrl/store_be
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/clk_i
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/rst_ni
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/clr_i
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/d0_d1_req_i
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/d1_d0_req_rdy_o
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/d1_d0_stalled_o
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/d1_d0_req_o
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/l1dc_lsq_ans_o
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/l1dc_l2c_req_o
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/l2c_l1dc_req_rdy_i
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/l1dc_upd_cnt_en_o
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_empty_o
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/d0_reg_out_q
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mem_out
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/d0_reg_out_line_addr
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/hit_vec
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/cache_hit
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/replace_vec
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/line_to_be_replaced_dirty
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/one_hot_dirty_vec
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/l2_update_is_writing_wbb
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mshr_clr
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mshr_hit
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mshr_full
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mshr_add_data
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mshr_put_wait_read_line
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mshr_clr_hit_line
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mshr_l2c_line_addr
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mshr_req_available
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mshr_pending_req
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_line_addr_hit
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_tag_hit
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_full
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_add_data
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_clr_hit_line
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_switch_hit_line
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_wup_hit_line
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_put_wait_tag_read_line
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_input_line
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_input_line_addr
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_output_line
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_free_entries
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_req_available
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_l2c_line
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_l2c_line_addr
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_new_tag
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mshr_l2c_transaction_ok
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_l2c_transaction_ok
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/mshr_wbb_l2c_req_winner
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/at_least_one_dirty
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/d1_replaying
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/d1_stalled
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/d1_d0_req_type_from_ctrl
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/d1_d0_req_type_from_ctrl_valid
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_d0_fwd
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/lets_stall
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/lets_replay
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/lets_wait_wbb
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/wbb_will_free
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/replay_reg_d
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/replay_reg_q
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/replay_reg_en
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/update_replacement
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/cache_hit_line
add wave -noupdate -group MEM -group L1_sys_d1 -group d1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/l2_update_dirty_line_addr
add wave -noupdate -group MEM -group L1_sys_d1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_comp_block/tag_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_comp_block/tag_vec_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_comp_block/valid_vec_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_comp_block/dirty_vec_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_comp_block/replace_vec
add wave -noupdate -group MEM -group L1_sys_d1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_comp_block/hit_vec_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_comp_block/hit_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_comp_block/dirty_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_comp_block/masked_dirty_vec
add wave -noupdate -group MEM -group L1_sys_d1 -group Dirty -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_dirty_vec_one_hotter/l2_update_is_writing_wbb_i
add wave -noupdate -group MEM -group L1_sys_d1 -group Dirty -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_dirty_vec_one_hotter/mh_dirty_vec_i
add wave -noupdate -group MEM -group L1_sys_d1 -group Dirty -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_dirty_vec_one_hotter/oh_dirty_vec_o
add wave -noupdate -group MEM -group L1_sys_d1 -group Dirty -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_dirty_vec_one_hotter/at_least_one_dirty_o
add wave -noupdate -group MEM -group L1_sys_d1 -group Dirty -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_dirty_vec_one_hotter/l2_update_cnt_en_o
add wave -noupdate -group MEM -group L1_sys_d1 -group Dirty -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_dirty_vec_one_hotter/one_found
add wave -noupdate -group MEM -group L1_sys_d1 -group Dirty -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_dirty_vec_one_hotter/oh_dirty_vec
add wave -noupdate -group MEM -group L1_sys_d1 -group Dirty -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_dirty_vec_one_hotter/mh_oh_dirty_vec_xnored
add wave -noupdate -group MEM -group L1_sys_d1 -group Dirty -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_dirty_vec_one_hotter/mh_oh_equal
add wave -noupdate -group MEM -group L1_sys_d1 -group Dirty -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_dirty_vec_one_hotter/is_clean
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/clr_mshr_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/d1_req_type_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/d1_req_valid_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/cache_hit_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/mshr_hit_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/wbb_line_addr_hit_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/wbb_tag_hit_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/line_dirty_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/at_least_one_dirty_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/mshr_full_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/wbb_full_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/d1_stalled_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/replaying_i
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/d1_d0_req_type_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/d1_d0_req_valid_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/mshr_add_data_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/mshr_clr_hit_line_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/mshr_clr_all_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/wbb_add_data_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/wbb_clr_hit_line_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/wbb_switch_hit_line_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/wbb_wup_hit_line_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/lets_stall_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/lets_replay_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/lets_wait_wbb_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/wbb_will_free_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/replay_reg_en_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/d1_d0_req_type_repl_d_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/d1_lsq_ans_valid_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/d1_lsq_ans_was_store_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/l2_update_is_writing_wbb_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/wbb_d0_fwd_o
add wave -noupdate -group MEM -group L1_sys_d1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_ctrl/d1_d0_req_rdy_o
add wave -noupdate -group MEM -group L1_sys_d1 -group STALL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_stall_replay_cu/clk_i
add wave -noupdate -group MEM -group L1_sys_d1 -group STALL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_stall_replay_cu/rst_ni
add wave -noupdate -group MEM -group L1_sys_d1 -group STALL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_stall_replay_cu/lets_stall_i
add wave -noupdate -group MEM -group L1_sys_d1 -group STALL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_stall_replay_cu/lets_replay_i
add wave -noupdate -group MEM -group L1_sys_d1 -group STALL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_stall_replay_cu/lets_wait_wbb_i
add wave -noupdate -group MEM -group L1_sys_d1 -group STALL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_stall_replay_cu/wbb_will_free_i
add wave -noupdate -group MEM -group L1_sys_d1 -group STALL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_stall_replay_cu/replaying_o
add wave -noupdate -group MEM -group L1_sys_d1 -group STALL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_stall_replay_cu/d1_stalled_o
add wave -noupdate -group MEM -group L1_sys_d1 -group STALL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_stall_replay_cu/state_d
add wave -noupdate -group MEM -group L1_sys_d1 -group STALL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_stall_replay_cu/state_q
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/d1_req_type_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/d1_d0_req_type_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/d1_d0_req_valid_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/replaying_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/d0_reg_out_paddr_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/d0_reg_out_data_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/d0_reg_out_line_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/d0_reg_out_lsq_addr_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/d0_reg_out_store_width_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/dirty_line_addr_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/hit_vec_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/dirty_vec_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/replace_vec_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/wbb_d1_line_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/replay_reg_type_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/replay_reg_paddr_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/replay_reg_doubleword_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/replay_reg_lsq_addr_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/replay_reg_store_width_i
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/d1_d0_req_o
add wave -noupdate -group MEM -group L1_sys_d1 -group DATA_SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_d0_data_sel/zero_line_off_filler
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/clk_i
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/rst_ni
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/clr_all_i
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/add_line_addr_i
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/put_wait_read_line_i
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/clr_hit_line_i
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/line_addr_i
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/mshr_l2c_line_addr_o
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/hit_o
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/req_available_o
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/full_o
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/pending_req_o
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/valid_vec
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/wait_vec
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/hit_vec
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/valid_vec_n
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/val_wait_vec
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/val_wait_n_vec
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/addr_new_entry
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/addr_hit_entry
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/addr_next_req_entry
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/l1dc_mshr_free_encoder/mh_decoded_i
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/l1dc_mshr_free_encoder/oh_encoded_o
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/l1dc_mshr_read_encoder/mh_decoded_i
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/l1dc_mshr_read_encoder/oh_encoded_o
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/l1dc_mshr_hit_encoder/mh_decoded_i
add wave -noupdate -group MEM -group L1_sys_d01 -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_mshr/l1dc_mshr_hit_encoder/oh_encoded_o
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/clk_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/rst_ni
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/add_line_addr_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/put_wait_tag_read_line_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/clr_hit_line_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/switch_hit_line_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/wup_hit_line_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/new_tag_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/line_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/line_addr_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/tag_to_be_compared_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/wbb_l2c_line_o
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/wbb_l2c_line_addr_o
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/wbb_d1_line_o
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/line_hit_o
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/tag_hit_o
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/req_available_o
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/full_o
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/free_entries_o
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/valid_vec
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/wait_vec
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/line_hit_vec
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/tag_hit_vec
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/hit_vec
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/valid_vec_n
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/val_wait_n_vec
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/addr_new_entry
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/addr_hit_entry
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/addr_next_req_entry
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/l1dc_wbb_free_encoder/mh_decoded_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/l1dc_wbb_free_encoder/oh_encoded_o
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/l1dc_wbb_read_encoder/mh_decoded_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/l1dc_wbb_read_encoder/oh_encoded_o
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/l1dc_wbb_hit_encoder/mh_decoded_i
add wave -noupdate -group MEM -group L1_sys_d01 -group VB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_l1dc_wb_victim_buffer/l1dc_wbb_hit_encoder/oh_encoded_o
add wave -noupdate -group MEM -group L1_sys_d01 -group WBB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_wbb_tag_gen/clk_i
add wave -noupdate -group MEM -group L1_sys_d01 -group WBB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_wbb_tag_gen/rst_ni
add wave -noupdate -group MEM -group L1_sys_d01 -group WBB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_wbb_tag_gen/wbb_valid_transaction_i
add wave -noupdate -group MEM -group L1_sys_d01 -group WBB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_wbb_tag_gen/wbb_tag_o
add wave -noupdate -group MEM -group L1_sys_d01 -group WBB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_wbb_tag_gen/cnt
add wave -noupdate -group MEM -group L1_sys_d01 -group WBB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_wbb_tag_gen/cnt_en
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_arbiter/mshr_l2c_req_valid_i
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_arbiter/wbb_l2c_req_valid_i
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_arbiter/l2c_l1dc_req_rdy_i
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_arbiter/mshr_pending_req_i
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_arbiter/wbb_free_entries_i
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_arbiter/wbb_d0_fwd_i
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_arbiter/winner_o
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_arbiter/mshr_l2c_transaction_ok_o
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_arbiter/wbb_l2c_transaction_ok_o
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_arbiter/d1_l2c_valid_o
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_data_sel/winner_i
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_data_sel/wbb_l2c_line_i
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_data_sel/wbb_l2c_line_addr_i
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_data_sel/wbb_tag_i
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_data_sel/mshr_l2c_line_addr_i
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_data_sel/l1dc_l2c_req_line_addr_o
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_data_sel/l1dc_l2c_req_line_o
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_data_sel/l1dc_l2c_req_wbb_tag_o
add wave -noupdate -group MEM -group L1_sys_d01 -group ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_L2_req_data_sel/l1dc_l2c_req_is_store_o
add wave -noupdate -group MEM -group L1_sys_d01 -group WBB_MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_wbb_mshr_ctrl_L2_side/mshr_transaction_ok_i
add wave -noupdate -group MEM -group L1_sys_d01 -group WBB_MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_wbb_mshr_ctrl_L2_side/wbb_transaction_ok_i
add wave -noupdate -group MEM -group L1_sys_d01 -group WBB_MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_wbb_mshr_ctrl_L2_side/mshr_put_wait_read_line_o
add wave -noupdate -group MEM -group L1_sys_d01 -group WBB_MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d1_wbb_mshr_ctrl_L2_side/wbb_put_wait_tag_read_line_o
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/clk_i
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/rst_ni
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/update_i
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/idx_addr_i
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/replace_vec_o
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/decoded_idx_addr
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[255]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[255]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[255]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[255]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[255]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[255]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[254]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[254]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[254]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[254]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[254]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[254]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[253]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[253]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[253]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[253]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[253]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[253]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[252]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[252]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[252]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[252]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[252]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[252]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[251]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[251]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[251]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[251]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[251]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[251]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[250]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[250]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[250]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[250]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[250]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[250]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[249]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[249]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[249]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[249]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[249]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[249]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[248]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[248]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[248]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[248]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[248]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[248]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[247]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[247]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[247]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[247]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[247]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[247]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[246]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[246]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[246]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[246]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[246]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[246]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[245]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[245]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[245]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[245]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[245]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[245]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[244]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[244]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[244]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[244]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[244]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[244]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[243]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[243]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[243]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[243]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[243]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[243]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[242]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[242]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[242]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[242]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[242]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[242]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[241]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[241]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[241]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[241]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[241]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[241]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[240]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[240]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[240]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[240]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[240]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[240]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[239]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[239]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[239]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[239]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[239]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[239]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[238]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[238]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[238]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[238]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[238]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[238]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[237]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[237]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[237]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[237]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[237]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[237]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[236]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[236]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[236]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[236]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[236]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[236]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[235]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[235]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[235]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[235]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[235]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[235]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[234]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[234]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[234]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[234]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[234]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[234]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[233]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[233]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[233]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[233]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[233]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[233]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[232]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[232]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[232]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[232]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[232]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[232]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[231]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[231]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[231]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[231]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[231]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[231]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[230]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[230]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[230]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[230]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[230]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[230]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[229]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[229]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[229]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[229]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[229]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[229]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[228]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[228]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[228]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[228]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[228]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[228]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[227]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[227]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[227]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[227]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[227]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[227]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[226]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[226]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[226]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[226]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[226]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[226]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[225]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[225]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[225]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[225]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[225]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[225]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[224]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[224]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[224]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[224]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[224]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[224]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[223]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[223]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[223]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[223]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[223]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[223]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[222]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[222]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[222]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[222]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[222]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[222]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[221]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[221]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[221]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[221]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[221]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[221]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[220]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[220]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[220]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[220]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[220]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[220]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[219]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[219]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[219]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[219]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[219]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[219]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[218]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[218]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[218]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[218]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[218]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[218]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[217]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[217]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[217]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[217]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[217]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[217]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[216]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[216]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[216]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[216]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[216]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[216]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[215]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[215]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[215]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[215]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[215]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[215]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[214]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[214]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[214]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[214]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[214]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[214]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[213]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[213]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[213]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[213]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[213]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[213]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[212]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[212]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[212]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[212]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[212]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[212]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[211]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[211]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[211]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[211]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[211]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[211]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[210]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[210]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[210]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[210]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[210]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[210]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[209]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[209]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[209]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[209]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[209]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[209]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[208]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[208]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[208]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[208]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[208]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[208]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[207]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[207]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[207]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[207]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[207]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[207]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[206]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[206]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[206]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[206]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[206]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[206]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[205]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[205]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[205]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[205]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[205]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[205]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[204]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[204]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[204]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[204]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[204]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[204]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[203]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[203]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[203]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[203]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[203]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[203]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[202]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[202]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[202]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[202]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[202]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[202]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[201]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[201]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[201]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[201]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[201]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[201]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[200]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[200]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[200]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[200]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[200]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[200]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[199]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[199]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[199]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[199]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[199]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[199]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[198]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[198]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[198]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[198]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[198]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[198]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[197]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[197]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[197]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[197]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[197]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[197]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[196]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[196]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[196]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[196]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[196]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[196]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[195]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[195]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[195]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[195]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[195]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[195]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[194]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[194]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[194]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[194]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[194]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[194]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[193]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[193]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[193]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[193]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[193]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[193]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[192]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[192]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[192]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[192]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[192]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[192]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[191]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[191]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[191]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[191]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[191]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[191]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[190]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[190]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[190]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[190]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[190]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[190]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[189]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[189]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[189]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[189]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[189]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[189]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[188]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[188]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[188]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[188]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[188]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[188]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[187]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[187]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[187]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[187]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[187]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[187]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[186]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[186]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[186]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[186]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[186]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[186]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[185]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[185]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[185]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[185]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[185]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[185]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[184]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[184]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[184]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[184]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[184]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[184]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[183]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[183]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[183]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[183]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[183]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[183]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[182]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[182]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[182]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[182]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[182]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[182]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[181]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[181]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[181]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[181]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[181]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[181]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[180]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[180]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[180]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[180]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[180]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[180]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[179]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[179]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[179]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[179]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[179]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[179]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[178]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[178]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[178]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[178]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[178]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[178]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[177]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[177]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[177]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[177]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[177]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[177]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[176]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[176]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[176]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[176]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[176]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[176]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[175]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[175]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[175]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[175]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[175]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[175]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[174]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[174]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[174]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[174]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[174]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[174]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[173]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[173]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[173]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[173]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[173]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[173]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[172]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[172]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[172]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[172]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[172]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[172]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[171]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[171]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[171]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[171]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[171]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[171]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[170]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[170]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[170]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[170]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[170]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[170]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[169]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[169]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[169]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[169]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[169]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[169]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[168]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[168]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[168]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[168]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[168]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[168]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[167]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[167]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[167]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[167]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[167]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[167]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[166]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[166]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[166]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[166]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[166]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[166]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[165]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[165]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[165]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[165]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[165]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[165]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[164]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[164]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[164]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[164]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[164]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[164]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[163]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[163]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[163]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[163]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[163]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[163]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[162]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[162]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[162]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[162]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[162]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[162]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[161]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[161]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[161]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[161]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[161]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[161]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[160]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[160]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[160]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[160]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[160]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[160]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[159]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[159]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[159]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[159]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[159]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[159]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[158]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[158]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[158]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[158]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[158]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[158]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[157]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[157]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[157]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[157]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[157]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[157]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[156]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[156]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[156]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[156]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[156]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[156]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[155]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[155]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[155]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[155]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[155]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[155]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[154]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[154]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[154]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[154]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[154]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[154]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[153]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[153]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[153]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[153]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[153]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[153]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[152]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[152]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[152]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[152]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[152]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[152]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[151]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[151]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[151]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[151]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[151]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[151]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[150]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[150]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[150]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[150]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[150]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[150]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[149]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[149]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[149]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[149]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[149]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[149]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[148]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[148]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[148]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[148]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[148]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[148]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[147]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[147]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[147]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[147]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[147]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[147]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[146]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[146]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[146]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[146]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[146]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[146]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[145]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[145]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[145]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[145]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[145]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[145]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[144]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[144]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[144]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[144]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[144]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[144]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[143]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[143]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[143]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[143]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[143]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[143]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[142]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[142]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[142]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[142]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[142]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[142]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[141]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[141]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[141]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[141]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[141]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[141]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[140]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[140]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[140]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[140]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[140]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[140]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[139]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[139]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[139]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[139]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[139]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[139]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[138]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[138]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[138]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[138]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[138]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[138]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[137]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[137]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[137]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[137]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[137]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[137]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[136]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[136]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[136]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[136]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[136]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[136]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[135]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[135]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[135]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[135]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[135]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[135]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[134]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[134]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[134]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[134]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[134]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[134]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[133]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[133]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[133]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[133]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[133]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[133]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[132]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[132]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[132]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[132]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[132]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[132]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[131]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[131]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[131]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[131]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[131]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[131]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[130]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[130]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[130]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[130]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[130]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[130]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[129]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[129]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[129]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[129]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[129]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[129]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[128]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[128]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[128]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[128]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[128]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[128]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[127]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[127]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[127]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[127]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[127]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[127]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[126]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[126]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[126]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[126]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[126]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[126]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[125]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[125]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[125]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[125]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[125]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[125]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[124]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[124]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[124]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[124]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[124]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[124]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[123]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[123]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[123]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[123]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[123]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[123]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[122]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[122]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[122]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[122]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[122]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[122]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[121]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[121]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[121]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[121]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[121]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[121]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[120]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[120]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[120]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[120]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[120]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[120]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[119]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[119]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[119]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[119]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[119]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[119]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[118]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[118]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[118]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[118]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[118]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[118]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[117]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[117]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[117]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[117]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[117]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[117]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[116]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[116]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[116]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[116]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[116]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[116]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[115]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[115]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[115]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[115]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[115]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[115]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[114]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[114]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[114]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[114]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[114]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[114]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[113]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[113]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[113]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[113]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[113]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[113]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[112]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[112]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[112]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[112]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[112]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[112]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[111]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[111]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[111]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[111]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[111]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[111]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[110]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[110]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[110]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[110]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[110]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[110]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[109]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[109]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[109]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[109]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[109]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[109]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[108]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[108]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[108]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[108]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[108]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[108]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[107]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[107]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[107]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[107]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[107]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[107]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[106]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[106]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[106]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[106]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[106]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[106]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[105]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[105]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[105]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[105]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[105]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[105]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[104]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[104]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[104]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[104]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[104]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[104]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[103]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[103]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[103]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[103]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[103]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[103]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[102]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[102]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[102]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[102]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[102]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[102]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[101]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[101]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[101]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[101]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[101]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[101]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[100]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[100]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[100]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[100]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[100]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[100]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[99]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[99]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[99]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[99]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[99]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[99]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[98]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[98]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[98]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[98]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[98]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[98]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[97]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[97]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[97]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[97]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[97]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[97]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[96]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[96]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[96]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[96]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[96]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[96]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[95]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[95]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[95]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[95]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[95]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[95]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[94]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[94]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[94]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[94]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[94]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[94]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[93]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[93]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[93]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[93]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[93]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[93]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[92]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[92]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[92]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[92]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[92]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[92]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[91]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[91]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[91]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[91]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[91]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[91]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[90]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[90]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[90]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[90]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[90]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[90]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[89]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[89]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[89]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[89]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[89]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[89]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[88]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[88]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[88]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[88]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[88]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[88]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[87]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[87]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[87]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[87]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[87]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[87]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[86]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[86]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[86]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[86]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[86]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[86]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[85]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[85]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[85]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[85]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[85]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[85]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[84]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[84]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[84]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[84]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[84]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[84]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[83]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[83]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[83]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[83]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[83]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[83]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[82]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[82]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[82]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[82]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[82]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[82]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[81]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[81]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[81]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[81]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[81]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[81]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[80]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[80]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[80]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[80]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[80]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[80]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[79]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[79]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[79]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[79]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[79]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[79]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[78]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[78]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[78]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[78]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[78]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[78]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[77]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[77]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[77]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[77]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[77]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[77]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[76]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[76]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[76]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[76]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[76]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[76]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[75]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[75]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[75]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[75]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[75]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[75]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[74]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[74]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[74]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[74]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[74]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[74]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[73]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[73]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[73]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[73]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[73]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[73]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[72]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[72]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[72]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[72]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[72]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[72]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[71]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[71]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[71]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[71]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[71]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[71]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[70]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[70]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[70]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[70]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[70]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[70]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[69]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[69]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[69]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[69]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[69]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[69]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[68]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[68]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[68]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[68]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[68]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[68]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[67]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[67]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[67]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[67]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[67]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[67]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[66]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[66]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[66]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[66]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[66]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[66]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[65]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[65]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[65]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[65]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[65]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[65]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[64]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[64]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[64]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[64]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[64]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[64]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[63]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[63]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[63]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[63]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[63]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[63]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[62]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[62]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[62]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[62]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[62]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[62]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[61]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[61]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[61]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[61]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[61]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[61]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[60]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[60]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[60]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[60]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[60]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[60]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[59]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[59]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[59]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[59]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[59]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[59]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[58]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[58]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[58]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[58]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[58]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[58]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[57]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[57]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[57]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[57]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[57]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[57]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[56]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[56]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[56]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[56]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[56]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[56]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[55]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[55]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[55]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[55]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[55]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[55]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[54]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[54]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[54]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[54]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[54]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[54]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[53]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[53]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[53]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[53]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[53]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[53]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[52]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[52]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[52]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[52]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[52]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[52]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[51]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[51]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[51]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[51]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[51]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[51]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[50]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[50]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[50]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[50]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[50]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[50]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[49]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[49]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[49]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[49]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[49]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[49]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[48]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[48]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[48]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[48]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[48]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[48]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[47]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[47]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[47]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[47]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[47]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[47]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[46]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[46]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[46]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[46]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[46]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[46]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[45]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[45]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[45]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[45]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[45]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[45]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[44]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[44]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[44]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[44]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[44]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[44]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[43]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[43]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[43]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[43]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[43]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[43]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[42]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[42]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[42]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[42]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[42]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[42]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[41]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[41]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[41]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[41]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[41]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[41]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[40]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[40]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[40]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[40]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[40]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[40]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[39]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[39]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[39]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[39]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[39]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[39]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[38]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[38]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[38]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[38]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[38]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[38]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[37]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[37]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[37]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[37]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[37]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[37]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[36]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[36]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[36]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[36]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[36]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[36]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[35]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[35]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[35]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[35]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[35]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[35]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[34]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[34]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[34]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[34]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[34]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[34]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[33]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[33]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[33]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[33]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[33]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[33]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[32]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[32]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[32]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[32]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[32]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[32]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[31]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[31]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[31]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[31]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[31]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[31]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[30]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[30]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[30]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[30]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[30]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[30]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[29]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[29]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[29]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[29]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[29]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[29]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[28]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[28]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[28]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[28]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[28]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[28]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[27]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[27]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[27]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[27]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[27]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[27]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[26]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[26]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[26]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[26]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[26]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[26]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[25]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[25]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[25]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[25]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[25]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[25]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[24]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[24]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[24]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[24]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[24]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[24]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[23]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[23]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[23]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[23]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[23]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[23]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[22]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[22]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[22]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[22]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[22]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[22]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[21]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[21]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[21]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[21]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[21]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[21]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[20]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[20]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[20]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[20]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[20]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[20]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[19]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[19]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[19]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[19]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[19]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[19]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[18]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[18]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[18]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[18]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[18]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[18]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[17]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[17]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[17]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[17]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[17]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[17]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[16]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[16]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[16]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[16]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[16]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[16]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[15]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[15]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[15]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[15]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[15]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[15]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[14]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[14]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[14]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[14]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[14]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[14]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[13]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[13]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[13]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[13]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[13]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[13]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[12]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[12]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[12]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[12]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[12]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[12]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[11]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[11]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[11]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[11]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[11]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[11]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[10]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[10]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[10]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[10]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[10]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[10]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[9]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[9]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[9]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[9]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[9]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[9]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[8]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[8]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[8]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[8]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[8]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[8]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[7]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[7]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[7]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[7]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[7]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[7]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[6]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[6]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[6]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[6]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[6]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[6]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[5]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[5]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[5]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[5]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[5]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[5]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[4]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[4]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[4]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[4]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[4]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[4]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[3]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[3]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[3]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[3]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[3]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[3]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[2]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[2]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[2]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[2]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[2]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[2]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[1]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[1]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[1]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[1]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[1]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[1]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[0]/i_shift_reg/clk_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[0]/i_shift_reg/rst_ni}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[0]/i_shift_reg/update_i}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[0]/i_shift_reg/output_o}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[0]/i_shift_reg/reg_d}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/shift_register_mtx[0]/i_shift_reg/reg_q}
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/i_decoder/en_i
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/i_decoder/encoded_i
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/i_decoder/decoded_o
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/i_mux/sel
add wave -noupdate -group MEM -group L1_sys_d01 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_L1_system/i_dcache_L1_system/i_dcache_L1_d1/i_d0_replacement_block/i_mux/output_o
add wave -noupdate -group MEM -group DC -group RST -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_rst_block/clk_i
add wave -noupdate -group MEM -group DC -group RST -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_rst_block/rst_ni
add wave -noupdate -group MEM -group DC -group RST -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_rst_block/rst_l1dc_req_o
add wave -noupdate -group MEM -group DC -group RST -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_rst_block/state_d
add wave -noupdate -group MEM -group DC -group RST -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_rst_block/state_q
add wave -noupdate -group MEM -group DC -group RST -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_rst_block/cnt
add wave -noupdate -group MEM -group DC -group RST -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_rst_block/en_cnt
add wave -noupdate -group MEM -group DC -group RST -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dcache_rst_block/tc
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/clk_i
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/rst_ni
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/synch_l1dc_l2c_i
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/en_cnt_i
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/wbb_empty_i
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/upd_l1dc_req_o
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/l2c_update_done_o
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/state_d
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/state_q
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/cnt
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/synch
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/valid
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/done
add wave -noupdate -group MEM -group L2_update -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_updateL2_block/tc
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/clk_i
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/rst_ni
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/flush_i
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/abort_i
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/ireq_i
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/ready_o
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/iresp_o
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/tlb_areq_o
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/tlb_ready_i
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/tlb_aresp_i
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/l2_req_o
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/l2_ready
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/l2_resp_i
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/mem_ctrl
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/cache_addr
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/vtag_vec_in
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/vtag_vec_out
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/data_vec_out
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/mem_out
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[3]/data_ssram/clk_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[3]/data_ssram/cs_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[3]/data_ssram/we_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[3]/data_ssram/be_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[3]/data_ssram/addr_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[3]/data_ssram/wdata_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[3]/data_ssram/rdata_o}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[2]/data_ssram/clk_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[2]/data_ssram/cs_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[2]/data_ssram/we_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[2]/data_ssram/be_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[2]/data_ssram/addr_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[2]/data_ssram/wdata_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[2]/data_ssram/rdata_o}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[1]/data_ssram/clk_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[1]/data_ssram/cs_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[1]/data_ssram/we_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[1]/data_ssram/be_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[1]/data_ssram/addr_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[1]/data_ssram/wdata_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[1]/data_ssram/rdata_o}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[0]/data_ssram/clk_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[0]/data_ssram/cs_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[0]/data_ssram/we_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[0]/data_ssram/be_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[0]/data_ssram/addr_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[0]/data_ssram/wdata_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/line_cache_block[0]/data_ssram/rdata_o}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[3]/vtag_ssram/clk_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[3]/vtag_ssram/cs_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[3]/vtag_ssram/we_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[3]/vtag_ssram/be_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[3]/vtag_ssram/addr_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[3]/vtag_ssram/wdata_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[3]/vtag_ssram/rdata_o}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[2]/vtag_ssram/clk_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[2]/vtag_ssram/cs_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[2]/vtag_ssram/we_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[2]/vtag_ssram/be_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[2]/vtag_ssram/addr_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[2]/vtag_ssram/wdata_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[2]/vtag_ssram/rdata_o}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[1]/vtag_ssram/clk_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[1]/vtag_ssram/cs_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[1]/vtag_ssram/we_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[1]/vtag_ssram/be_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[1]/vtag_ssram/addr_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[1]/vtag_ssram/wdata_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[1]/vtag_ssram/rdata_o}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[0]/vtag_ssram/clk_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[0]/vtag_ssram/cs_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[0]/vtag_ssram/we_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[0]/vtag_ssram/be_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[0]/vtag_ssram/addr_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[0]/vtag_ssram/wdata_i}
add wave -noupdate -group MEM -group IC_L1 -group IC_SS -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/valid_tag_cache_block[0]/vtag_ssram/rdata_o}
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/clk_i
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/rst_ni
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/flush_i
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/abort_i
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/ireq_i
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/ready_o
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/iresp_o
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/tlb_areq_o
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/tlb_ready_i
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/tlb_aresp_i
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/l2_req_o
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/l2_ready
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/l2_resp_i
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/mem_ctrl_o
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/cache_addr_o
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/vtag_vec_in_o
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/mem_out_i
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/vaddr_reg_en
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/vaddr_d
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/vaddr_q
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/tag_reg_en
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/tag_q
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/cache_addr
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/mem_ctrl
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/valid_bit
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/vtag_vec_in
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/mem_out
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/vtag_vec_out
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/cache_hit
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/addr_src
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/flush_addr
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/conditional_ctrl
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/flushing
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/comparing
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/replaying
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/waiting_tlb
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/waiting_l2c
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/is_last_set
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/is_exception
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/mem_ctrl_en
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/replace_vec
add wave -noupdate -group MEM -group IC_L1 -group IC -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/update_replacement
add wave -noupdate -group MEM -group IC_L1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_comparison_block/mem_out_i
add wave -noupdate -group MEM -group IC_L1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_comparison_block/tag_i
add wave -noupdate -group MEM -group IC_L1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_comparison_block/hit_o
add wave -noupdate -group MEM -group IC_L1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_comparison_block/line_o
add wave -noupdate -group MEM -group IC_L1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_comparison_block/hit_vec
add wave -noupdate -group MEM -group IC_L1 -group CMP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_comparison_block/encoded_hit_vec
add wave -noupdate -group MEM -group IC_L1 -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_flush_cnt/clk_i
add wave -noupdate -group MEM -group IC_L1 -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_flush_cnt/rst_ni
add wave -noupdate -group MEM -group IC_L1 -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_flush_cnt/flushing_i
add wave -noupdate -group MEM -group IC_L1 -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_flush_cnt/flush_addr_o
add wave -noupdate -group MEM -group IC_L1 -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_flush_cnt/last_set_to_flush_o
add wave -noupdate -group MEM -group IC_L1 -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_flush_cnt/cnt
add wave -noupdate -group MEM -group IC_L1 -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_flush_cnt/tc
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/clk_i
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/rst_ni
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/flush_i
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/abort_op_i
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/is_last_set_i
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/cache_hit_i
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/fend_req_valid_i
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/itlb_rdy_i
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/itlb_hit_i
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/is_exception_i
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/l2c_req_rdy_i
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/l2c_ans_valid_i
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/flushing_o
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/comparing_o
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/replaying_o
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/waiting_tlb_o
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/waiting_l2c_o
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/icache_addr_src_o
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/icache_cond_ctrl_o
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/l2c_req_valid_o
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/itlb_req_valid_o
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/state_d
add wave -noupdate -group MEM -group IC_L1 -group CU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_moore_cu/state_q
add wave -noupdate -group MEM -group IC_L1 -group MEM_CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_mem_ctrl/cond_ctrl_i
add wave -noupdate -group MEM -group IC_L1 -group MEM_CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_mem_ctrl/mem_ctrl_en_i
add wave -noupdate -group MEM -group IC_L1 -group MEM_CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_mem_ctrl/replace_vec_i
add wave -noupdate -group MEM -group IC_L1 -group MEM_CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_mem_ctrl/mem_ctrl_o
add wave -noupdate -group MEM -group IC_L1 -group SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_data_sel/icache_addr_src_i
add wave -noupdate -group MEM -group IC_L1 -group SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_data_sel/vaddr_d_i
add wave -noupdate -group MEM -group IC_L1 -group SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_data_sel/vaddr_q_i
add wave -noupdate -group MEM -group IC_L1 -group SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_data_sel/flush_addr_i
add wave -noupdate -group MEM -group IC_L1 -group SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_data_sel/icache_addr_o
add wave -noupdate -group MEM -group IC_L1 -group SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_data_sel/icache_valid_bit_o
add wave -noupdate -group MEM -group IC_L1 -group SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_data_sel/vaddr_d_idx
add wave -noupdate -group MEM -group IC_L1 -group SEL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_data_sel/vaddr_q_idx
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/icache_cond_ctrl_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/comparing_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/replaying_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/waiting_tlb_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/waiting_l2c_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/cache_hit_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/itlb_hit_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/itlb_exception_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/itlb_rdy_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/l2c_req_rdy_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/l2c_ans_valid_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/fend_icache_valid_i
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/icache_cond_ctrl_en_o
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/icache_fend_req_rdy_o
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/icache_fend_ans_valid_o
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/update_replacement_o
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/vaddr_reg_en_o
add wave -noupdate -group MEM -group IC_L1 -group CTRL_EN -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_ctrl_en/tag_reg_en_o
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/clk_i
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/rst_ni
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/valid_vec_i
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/update_replacement_i
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/replace_vec_o
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/invalid_vec_q
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/invalid_vec_q_encoded
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/shift_q
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/first_invalid
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/any_invalid
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/i_one_hot_shift_reg/clk_i
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/i_one_hot_shift_reg/rst_ni
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/i_one_hot_shift_reg/update_i
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/i_one_hot_shift_reg/output_o
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/i_one_hot_shift_reg/reg_d
add wave -noupdate -group MEM -group IC_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_icache_L1/i_icache_L1/i_icache_replacement_block/i_one_hot_shift_reg/reg_q
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/clk_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/rst_ni
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/ptw_mmuc_req_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/ptw_mmuc_write_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/mmuc_flush_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/mmuc_ptw_ans_o
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/req_valid
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/wtag
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/wdata
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/wpartial
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/wr_part_en
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/which_side
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/wr_en
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/try_update
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/dec_waddr
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tag_vec
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/data_vec
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/partial_vec
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/valid_vec
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/comp_tag
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/selected_ppns
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/selected_ppns_idx
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/hit_d
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/hit_q
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/full_hit
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/hit_vec_d
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/hit_vec_q
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/replace_vec_d
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/replace_vec_q
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/update_replace_vec
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/clk_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/rst_ni
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/wr_en_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/wr_part_en_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/tag_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/data_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/partial_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/flush_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/decoded_waddr_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/which_side_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/tag_vec_o
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/data_vec_o
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/partial_vec_o
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/valid_vec_o
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/write_idx
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/tpc/address_valid
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/comb_block/tag_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/comb_block/tag_vec_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/comb_block/partial_vec_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/comb_block/valid_vec_i
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/comb_block/full_hit_o
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/comb_block/hit_vec_o
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/comb_block/hit_o
add wave -noupdate -group MEM -group MMU -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_mmu_cache/comb_block/hit_idx
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/clk_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/rst_ni
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/flush_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/tlb_ptw_req_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_tlb_req_rdy_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_tlb_ans_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/tlb_ptw_ans_rdy_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_mmuc_req_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_mmuc_write_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_flush_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_ptw_ans_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_l2c_req_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/l2c_ptw_req_rdy_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/l2c_ptw_ans_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_l2c_ans_rdy_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/csr_root_ppn_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_flush
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/turn_on_reg_rx
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/l2c_ptw_hs_ok
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pte_level
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pte_ctrl
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_tags
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_which_side
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/chosen_vpn_part
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pp_offset
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/cnt
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/first_ppn
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/first_ppn_pte_aligned
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/reg_tx_en
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/reg_rx_en
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/reg_tlb_req_en
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/reg_tlb_ans_en
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/cnt_en
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/vpn_q
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pte_paddr_d
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pte_or_ppn_d
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pte_or_ppn_q
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ppn_d
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/page_type_d
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/exception_d
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/wrx_bits_d
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/d_bit_d
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/g_bit_d
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/u_bit_d
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/cnt_load_value
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_done
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_tlb_req_rdy
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/load_cnt
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mux_rx_sel_internal
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/reg_tx_cond_en
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/reg_ans_cond_en
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/chk_en
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_update_cond_en
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_l2c_ans_rdy
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/reg_rx_cond_en
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/cnt_cond_en
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/clk_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/rst_ni
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/tlb_ptw_req_valid_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/tlb_ptw_ans_rdy_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/l2c_ptw_req_rdy_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/l2c_ptw_ans_valid_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/ptw_done_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/ptw_tlb_req_rdy_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/load_cnt_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/ptw_mmuc_req_valid_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/mux_rx_sel_internal_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/reg_tx_cond_en_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/reg_ans_cond_en_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/chk_en_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/mmuc_update_cond_en_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/ptw_l2c_req_valid_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/ptw_l2c_ans_rdy_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/reg_rx_cond_en_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/cnt_cond_en_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/ptw_tlb_ans_valid_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/state_d
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/ptw_cu_i/state_q
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pte_checker_i/pte_level_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pte_checker_i/ppn_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pte_checker_i/pte_ctrl_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pte_checker_i/chk_en_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pte_checker_i/exception_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/pte_checker_i/done_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_update_ctrl_i/pte_level_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_update_ctrl_i/mmuc_update_cond_en_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_update_ctrl_i/ptw_done_i
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_update_ctrl_i/wr_en_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_update_ctrl_i/which_side_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_update_ctrl_i/wr_partial_o
add wave -noupdate -group MEM -group PTW -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_ptw/mmuc_update_ctrl_i/partial_o
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/clk_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/rst_ni
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/clr_mshr_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/abort_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/sum_bit_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/mxr_bit_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/priv_mode_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/priv_mode_ls_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/base_asid_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/flush_type_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/flush_asid_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/flush_page_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l1tlb_l2tlb_req_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2tlb_l1tlb_req_rdy_o
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2tlb_ptw_req_o
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/ptw_l2tlb_req_rdy_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/ptw_l2tlb_ans_i
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2tlb_ptw_ans_rdy_o
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2tlb_l1tlb_ans_o
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/tlb_addr
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/tlb_input_entry_tag
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/tlb_input_entry_data
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[3]/i_l2_tlb_d_ssram/clk_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[3]/i_l2_tlb_d_ssram/cs_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[3]/i_l2_tlb_d_ssram/we_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[3]/i_l2_tlb_d_ssram/be_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[3]/i_l2_tlb_d_ssram/addr_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[3]/i_l2_tlb_d_ssram/wdata_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[3]/i_l2_tlb_d_ssram/rdata_o}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[2]/i_l2_tlb_d_ssram/clk_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[2]/i_l2_tlb_d_ssram/cs_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[2]/i_l2_tlb_d_ssram/we_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[2]/i_l2_tlb_d_ssram/be_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[2]/i_l2_tlb_d_ssram/addr_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[2]/i_l2_tlb_d_ssram/wdata_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[2]/i_l2_tlb_d_ssram/rdata_o}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[1]/i_l2_tlb_d_ssram/clk_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[1]/i_l2_tlb_d_ssram/cs_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[1]/i_l2_tlb_d_ssram/we_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[1]/i_l2_tlb_d_ssram/be_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[1]/i_l2_tlb_d_ssram/addr_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[1]/i_l2_tlb_d_ssram/wdata_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[1]/i_l2_tlb_d_ssram/rdata_o}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[0]/i_l2_tlb_d_ssram/clk_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[0]/i_l2_tlb_d_ssram/cs_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[0]/i_l2_tlb_d_ssram/we_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[0]/i_l2_tlb_d_ssram/be_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[0]/i_l2_tlb_d_ssram/addr_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[0]/i_l2_tlb_d_ssram/wdata_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_data_part[0]/i_l2_tlb_d_ssram/rdata_o}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[3]/i_l2_tlb_t_ssram/clk_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[3]/i_l2_tlb_t_ssram/cs_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[3]/i_l2_tlb_t_ssram/we_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[3]/i_l2_tlb_t_ssram/be_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[3]/i_l2_tlb_t_ssram/addr_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[3]/i_l2_tlb_t_ssram/wdata_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[3]/i_l2_tlb_t_ssram/rdata_o}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[2]/i_l2_tlb_t_ssram/clk_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[2]/i_l2_tlb_t_ssram/cs_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[2]/i_l2_tlb_t_ssram/we_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[2]/i_l2_tlb_t_ssram/be_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[2]/i_l2_tlb_t_ssram/addr_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[2]/i_l2_tlb_t_ssram/wdata_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[2]/i_l2_tlb_t_ssram/rdata_o}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[1]/i_l2_tlb_t_ssram/clk_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[1]/i_l2_tlb_t_ssram/cs_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[1]/i_l2_tlb_t_ssram/we_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[1]/i_l2_tlb_t_ssram/be_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[1]/i_l2_tlb_t_ssram/addr_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[1]/i_l2_tlb_t_ssram/wdata_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[1]/i_l2_tlb_t_ssram/rdata_o}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[0]/i_l2_tlb_t_ssram/clk_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[0]/i_l2_tlb_t_ssram/cs_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[0]/i_l2_tlb_t_ssram/we_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[0]/i_l2_tlb_t_ssram/be_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[0]/i_l2_tlb_t_ssram/addr_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[0]/i_l2_tlb_t_ssram/wdata_i}
add wave -noupdate -group MEM -group L2_TLB -group TOP -radix hexadecimal {/tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/l2_tlb_tag_part[0]/i_l2_tlb_t_ssram/rdata_o}
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/clk_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/rst_ni
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/clr_mshr_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/abort_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/sum_bit_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/mxr_bit_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/priv_mode_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/priv_mode_ls_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/base_asid_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/flush_type_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/flush_asid_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/flush_page_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/l1tlb_l2tlb_req_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/l2tlb_l1tlb_req_rdy_o
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/l2tlb_ptw_req_o
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/ptw_l2tlb_req_rdy_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/ptw_l2tlb_ans_i
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/l2tlb_ptw_ans_rdy_o
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/l2tlb_l1tlb_ans_o
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/tlb_addr_o
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/tlb_input_entry_tag_o
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/tlb_input_entry_data_o
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/t0_t1_reg_en
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/t0_t1_req_d
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/t0_t1_req_q
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/tlb_addr
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/tlb_input_entry
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/tlb_input_entry_tag
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/tlb_input_entry_data
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/flush_idx
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/flush_req_valid
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/effective_flush_type
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/flush_cnt_en
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/replace_idx
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/replace_vec
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/hit_vec
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/valid_vec
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/valid_vec_masked
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/valid_tlb_access
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/valid_tlb_read
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/replacing_an_entry
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/t1_t0_req
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/rm_mshr_entry
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/add_mshr_entry
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/let_entry_waiting
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/t1_mshr_vpn
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/t1_mshr_destination
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/mshr_t0_vpn
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/mshr_t0_destination
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/mshr_full
add wave -noupdate -group MEM -group L2_TLB -group TLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/mshr_req_available
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/clk_i
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/rst_ni
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/flush_type_i
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/flush_idx_cnt_en_i
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/flush_idx_o
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/flush_type_o
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/flush_req_valid_o
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/state_d
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/state_q
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/flush_idx
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/last_set
add wave -noupdate -group MEM -group L2_TLB -group FLUSH -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_l2_tlb_flush_unit/flush_end
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/clk_i
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/rst_ni
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/index_i
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/hit_vec_i
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/valid_tlb_access_i
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/replacing_an_entry_i
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/valid_vec_i
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/replace_vec_o
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/access_vector
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/all_valid
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/invalid_first_replace_vec
add wave -noupdate -group MEM -group L2_TLB -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_replacement_unit/first_invalid_idx
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/abort_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/base_asid_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/flush_type_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/flush_idx_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/flush_req_valid_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/flush_idx_cnt_en_o
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/l1tlb_l2tlb_req_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/l2tlb_l1tlb_req_rdy_o
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/ptw_l2tlb_ans_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/l2tlb_ptw_ans_rdy_o
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/tlb_addr_o
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/tlb_input_entry_o
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/t0_t1_req_d_o
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/t0_t1_reg_en_o
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/t1_t0_req_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/mshr_vpn_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/mshr_destination_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/mshr_full_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/rm_mshr_entry_o
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/replace_idx_o
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/replace_vec_i
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/t0_winner
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/be_one_hot_lsb_zero_filling
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/be_one_hot_lsb
add wave -noupdate -group MEM -group L2_TLB -group t0 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t0/vpn_to_tag_converter
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/abort_i
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/sum_bit_i
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/mxr_bit_i
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/priv_mode_i
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/priv_mode_ls_i
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/base_asid_i
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/flush_asid_i
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/flush_page_i
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/t1_mshr_vpn_o
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/mshr_destination_o
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/add_mshr_entry_o
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/l2tlb_l1tlb_ans_o
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/t0_t1_req_q_i
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/t1_t0_req_o
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/valid_vec_o
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/hit_vec_o
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/valid_tlb_read_o
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/valid_tlb_access_o
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/replacing_an_entry_o
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/hit_vec
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/hit_idx
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/hit
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/vpn_q
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/page_to_be_flushed
add wave -noupdate -group MEM -group L2_TLB -group t1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_t1/l2tlb_exception
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/clk_i
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/rst_ni
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/clr_mshr_i
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/add_entry_i
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/rm_entry_i
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/let_entry_waiting_i
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/req_available_o
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/mshr_full_o
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/vpn_i
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/destination_i
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/ptw_ans_vpn_o
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/ptw_req_vpn_o
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/destination_o
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/free_ptr
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/older_ptr
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/waiting_entry_q
add wave -noupdate -group MEM -group L2_TLB -group MSHR -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_l2_tlb/i_l2_tlb/i_L2_tlb_mshr/valid_vec
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/clk_i
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/rst_ni
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/itlb_l2tlb_req_i
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/dtlb_l2tlb_req_i
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/l1tlb_l2tlb_req_o
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/l2tlb_l1tlb_req_rdy_i
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/l2tlb_itlb_req_rdy_o
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/l2tlb_dtlb_req_rdy_o
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/l2tlb_l1tlb_ans_i
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/l2tlb_itlb_ans_o
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/l2tlb_dtlb_ans_o
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/itlb_l2tlb_ans_rdy_i
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/dtlb_l2tlb_ans_rdy_i
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/l1tlb_l2tlb_ans_rdy_o
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/req_winner
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/tie_winner
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/is_tie
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/valid_transaction
add wave -noupdate -group MEM -group I_TLB_ARB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_tlb_arbiter/resolved_tie
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/clk_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/rst_ni
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/clr_mshr_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/sum_bit_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/mxr_bit_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/priv_mode_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/base_asid_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/flush_type_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/flush_asid_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/flush_page_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/lsq_dtlb_req_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/dtlb_lsq_req_rdy_o
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/dtlb_lsq_ans_o
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/dtlb_lsq_wup_o
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/dtlb_l2tlb_req_o
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/l2tlb_dtlb_req_rdy_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/l2tlb_dtlb_ans_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/valid_tlb_read
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/tlb_valid_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/replace_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/tlb_hit
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/hit_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/hit_idx
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/dtlb_ctrl
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/flush_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/add_mshr_entry
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/put_mshr_entry_wait
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/rm_mshr_entry
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/replace_entry
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/exception_dtlb
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/exception_l2tlb
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/mshr_vpn_to_be_compared
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/mshr_valid_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/mshr_valid_not_waiting_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/mshr_oh_valid_not_waiting_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/mshr_valid_not_waiting_idx
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/mshr_oh_invalid_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/mshr_invalid_idx
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/mshr_hit
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/mshr_hit_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/mshr_full
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/clk_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/rst_ni
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/tlb_valid_vec_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/valid_tlb_read_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/valid_tlb_replacement_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/hit_vec_i
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/replace_vec_o
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/ff_en_0
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/d_0
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/q_0
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/dec_en_0
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/plru_replace_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/invalid_first_replace_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/first_invalid_idx
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/replace_vec
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/access_vector
add wave -noupdate -group MEM -group DTLB_L1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_dtlb_L1/i_dtlb_replacement_block/valid_tlb_access
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/clk_i
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/rst_ni
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/priv_mode_i
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/base_asid_i
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/flush_type_i
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/flush_asid_i
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/flush_page_i
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/vmem_on_i
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/abort_i
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/ic_areq_i
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/ic_areq_ready_o
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/ic_aresp_o
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/l2_req_o
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/l2_req_ready_i
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/l2_resp_i
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/l2_resp_ready_o
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/icache_itlb_effective_req_valid
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/effective_vaddr
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/valid_vec
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/exception_reg_en
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/exception_reg_clr
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/exception_q
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/vaddr_msb_difference_vec
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/vaddr_exception
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/vmem_exception
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/user_page_exception
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/effective_exception
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/flush
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/flush_vec
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/replace_entry
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/replacement_vec
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/waiting_l2c_ans
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/tlb_cond_rdy
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/hit
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/hit_vec
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/hit_idx
add wave -noupdate -group MEM -group ITLB_L1 -group ITLB -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/effective_vaddr_38
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/clk_i
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/rst_ni
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/itlb_valid_vec_i
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/itlb_req_valid_i
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/itlb_hit_vec_i
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/itlb_hit_i
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/itlb_replacement_vec_o
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/update_safe_reg
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/safe_vec
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/unsafe_vec
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/unsafe_vec_enc
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/one_hot_unsafe_vec
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/all_entries_valid
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/one_hot_invalid_vec
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/safe_reg_en
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/safe_reg_cond_en
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/accessing_the_last_unsafe
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/invalid_vec_enc
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/itlb_invalid_vec
add wave -noupdate -group MEM -group ITLB_L1 -group REP -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_replacement_block/only_one_unsafe
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/clk_i
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/rst_ni
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/abort_i
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/vmem_on_i
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/cache_req_valid_i
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/internal_exception_i
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/itlb_hit_i
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/l2c_req_rdy_i
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/l2c_ans_valid_i
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/tlb_cond_ready_o
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/l2c_req_valid_o
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/l2c_ans_rdy_o
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/waiting_l2c_ans_o
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/state_d
add wave -noupdate -group MEM -group ITLB_L1 -group MOORE -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_moore_cu/state_q
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/vmem_on_i
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/tlb_cond_ready_i
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/waiting_l2c_ans_i
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/flush_type_i
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/flush_asid_i
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/flush_page_i
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/icache_tlb_req_valid_i
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/itlb_hit_i
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/itlb_exception_i
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/l2c_ans_valid_i
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/l2c_ans_exception_i
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/flush_o
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/flush_vec_o
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/icache_req_rdy_o
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/icache_ans_valid_o
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/exception_reg_en_o
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/exception_reg_clr_o
add wave -noupdate -group MEM -group ITLB_L1 -group CTRL -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_Data_path_memory/u_memory_system_with_ssram/i_itlb_L1/i_itlb_ctrl/replace_o
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/clk_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/rst_n_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/flush_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/vm_mode_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/main_cu_stall_o
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/ins_in
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/stall
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/branch_type_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/ldst_type_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/data_ready_o
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/except_raised_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/except_code_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/commit_head_cnt
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/abort_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/clr_l1tlb_mshr_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/clr_l2tlb_mshr_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/clear_dmshr_dregs_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/synch_l1dc_l2c_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/l2c_update_done_o
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/vmem_on_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/sum_bit_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/mxr_bit_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/priv_mode_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/priv_mode_ls_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/base_asid_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/csr_root_ppn_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/L1TLB_flush_type_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/L2TLB_flush_type_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/flush_asid_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/flush_page_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/dtlb_lsq_req_rdy_o
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/l1dc_lsq_req_rdy_o
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/l2c_l2arb_req_rdy_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/l2c_l2arb_ans_i
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/instr_opcode
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/instr_funct3
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/present_state
add wave -noupdate -group CU1 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU1_FSM/next_state
add wave -noupdate -group CU2 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU2_FSM/clk_i
add wave -noupdate -group CU2 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU2_FSM/rst_n_i
add wave -noupdate -group CU2 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU2_FSM/main_cu_stall_o
add wave -noupdate -group CU2 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU2_FSM/ins_in
add wave -noupdate -group CU2 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU2_FSM/stall
add wave -noupdate -group CU2 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU2_FSM/except_raised_i
add wave -noupdate -group CU2 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU2_FSM/except_code_i
add wave -noupdate -group CU2 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU2_FSM/instr_opcode
add wave -noupdate -group CU2 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU2_FSM/instr_funct3
add wave -noupdate -group CU2 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU2_FSM/present_state
add wave -noupdate -group CU2 -radix hexadecimal /tb_combined/u_CU_DP_MEM/U_CU2_FSM/next_state
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/clk_i
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/rst_ni
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/flush_i
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/l2arb_l2c_req_i
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/l2c_l2arb_req_rdy_o
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/l2c_l2arb_ans_o
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/l2arb_l2c_ans_rdy_i
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/free_idx
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/free_oh_vec
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/ans_valid_idx
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/ans_valid_vec
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/ans_valid_oh_vec
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/buf_stalled
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/stalling_event
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/stalled_answer
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/ans_tie
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/free_idx_valid
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/ans_valid_idx_valid
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/memory_dw_addr
add wave -noupdate -group L2_EMU -radix hexadecimal /tb_combined/u_cache_L2_system_emulator/memory_line_addr
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {9410 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 200
configure wave -valuecolwidth 150
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {105 ns}
