--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145534 paths analyzed, 1712 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.732ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X16Y19.G2), 8658 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.732ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.G2       net (fanout=13)       2.289   vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.Y        Tilo                  0.660   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y30.G3      net (fanout=2)        1.364   N215
    SLICE_X18Y30.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000210
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X18Y29.F4      net (fanout=12)       0.683   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X18Y29.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00001
                                                       graph_unit/Mrom_rom_data_ship_rom000011121
    SLICE_X20Y28.G4      net (fanout=3)        0.425   graph_unit/Mrom_rom_data_ship_rom00001
    SLICE_X20Y28.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_131
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X20Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X20Y28.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.G4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X17Y28.F2      net (fanout=1)        0.618   graph_unit/rd_ship_on_and000098/O
    SLICE_X17Y28.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X24Y37.F2      net (fanout=15)       1.104   graph_unit/rd_ship_on
    SLICE_X24Y37.X       Tilo                  0.660   N208
                                                       rgb_next<0>346_SW0
    SLICE_X16Y21.G2      net (fanout=1)        1.179   N208
    SLICE_X16Y21.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>393
    SLICE_X16Y19.G2      net (fanout=2)        0.365   N8
    SLICE_X16Y19.CLK     Tgck                  0.776   rgb_reg<0>
                                                       rgb_next<0>95
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     15.732ns (7.432ns logic, 8.300ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.676ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.G2       net (fanout=13)       2.289   vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.Y        Tilo                  0.660   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y30.G3      net (fanout=2)        1.364   N215
    SLICE_X18Y30.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000210
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X18Y29.F4      net (fanout=12)       0.683   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X18Y29.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00001
                                                       graph_unit/Mrom_rom_data_ship_rom000011121
    SLICE_X20Y28.F4      net (fanout=3)        0.369   graph_unit/Mrom_rom_data_ship_rom00001
    SLICE_X20Y28.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_124
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X20Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X20Y28.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.G4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X17Y28.F2      net (fanout=1)        0.618   graph_unit/rd_ship_on_and000098/O
    SLICE_X17Y28.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X24Y37.F2      net (fanout=15)       1.104   graph_unit/rd_ship_on
    SLICE_X24Y37.X       Tilo                  0.660   N208
                                                       rgb_next<0>346_SW0
    SLICE_X16Y21.G2      net (fanout=1)        1.179   N208
    SLICE_X16Y21.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>393
    SLICE_X16Y19.G2      net (fanout=2)        0.365   N8
    SLICE_X16Y19.CLK     Tgck                  0.776   rgb_reg<0>
                                                       rgb_next<0>95
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     15.676ns (7.432ns logic, 8.244ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.604ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.G2       net (fanout=13)       2.289   vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.Y        Tilo                  0.660   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y30.G3      net (fanout=2)        1.364   N215
    SLICE_X18Y30.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000210
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X20Y27.F3      net (fanout=12)       0.653   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X20Y27.X       Tilo                  0.660   graph_unit/N122
                                                       graph_unit/Mrom_rom_data_ship_rom000011131
    SLICE_X20Y28.F3      net (fanout=4)        0.327   graph_unit/N122
    SLICE_X20Y28.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_124
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X20Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X20Y28.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.G4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X17Y28.F2      net (fanout=1)        0.618   graph_unit/rd_ship_on_and000098/O
    SLICE_X17Y28.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X24Y37.F2      net (fanout=15)       1.104   graph_unit/rd_ship_on
    SLICE_X24Y37.X       Tilo                  0.660   N208
                                                       rgb_next<0>346_SW0
    SLICE_X16Y21.G2      net (fanout=1)        1.179   N208
    SLICE_X16Y21.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>393
    SLICE_X16Y19.G2      net (fanout=2)        0.365   N8
    SLICE_X16Y19.CLK     Tgck                  0.776   rgb_reg<0>
                                                       rgb_next<0>95
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     15.604ns (7.432ns logic, 8.172ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X16Y21.F3), 8658 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.409ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.G2       net (fanout=13)       2.289   vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.Y        Tilo                  0.660   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y30.G3      net (fanout=2)        1.364   N215
    SLICE_X18Y30.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000210
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X18Y29.F4      net (fanout=12)       0.683   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X18Y29.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00001
                                                       graph_unit/Mrom_rom_data_ship_rom000011121
    SLICE_X20Y28.G4      net (fanout=3)        0.425   graph_unit/Mrom_rom_data_ship_rom00001
    SLICE_X20Y28.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_131
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X20Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X20Y28.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.G4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X17Y28.F2      net (fanout=1)        0.618   graph_unit/rd_ship_on_and000098/O
    SLICE_X17Y28.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X24Y37.F2      net (fanout=15)       1.104   graph_unit/rd_ship_on
    SLICE_X24Y37.X       Tilo                  0.660   N208
                                                       rgb_next<0>346_SW0
    SLICE_X16Y21.G2      net (fanout=1)        1.179   N208
    SLICE_X16Y21.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>393
    SLICE_X16Y21.F3      net (fanout=2)        0.042   N8
    SLICE_X16Y21.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>59
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.409ns (7.432ns logic, 7.977ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.353ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.G2       net (fanout=13)       2.289   vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.Y        Tilo                  0.660   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y30.G3      net (fanout=2)        1.364   N215
    SLICE_X18Y30.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000210
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X18Y29.F4      net (fanout=12)       0.683   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X18Y29.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00001
                                                       graph_unit/Mrom_rom_data_ship_rom000011121
    SLICE_X20Y28.F4      net (fanout=3)        0.369   graph_unit/Mrom_rom_data_ship_rom00001
    SLICE_X20Y28.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_124
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X20Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X20Y28.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.G4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X17Y28.F2      net (fanout=1)        0.618   graph_unit/rd_ship_on_and000098/O
    SLICE_X17Y28.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X24Y37.F2      net (fanout=15)       1.104   graph_unit/rd_ship_on
    SLICE_X24Y37.X       Tilo                  0.660   N208
                                                       rgb_next<0>346_SW0
    SLICE_X16Y21.G2      net (fanout=1)        1.179   N208
    SLICE_X16Y21.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>393
    SLICE_X16Y21.F3      net (fanout=2)        0.042   N8
    SLICE_X16Y21.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>59
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.353ns (7.432ns logic, 7.921ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.281ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.G2       net (fanout=13)       2.289   vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.Y        Tilo                  0.660   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y30.G3      net (fanout=2)        1.364   N215
    SLICE_X18Y30.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000210
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X20Y27.F3      net (fanout=12)       0.653   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X20Y27.X       Tilo                  0.660   graph_unit/N122
                                                       graph_unit/Mrom_rom_data_ship_rom000011131
    SLICE_X20Y28.F3      net (fanout=4)        0.327   graph_unit/N122
    SLICE_X20Y28.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_124
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X20Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X20Y28.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.G4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X17Y28.F2      net (fanout=1)        0.618   graph_unit/rd_ship_on_and000098/O
    SLICE_X17Y28.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X24Y37.F2      net (fanout=15)       1.104   graph_unit/rd_ship_on
    SLICE_X24Y37.X       Tilo                  0.660   N208
                                                       rgb_next<0>346_SW0
    SLICE_X16Y21.G2      net (fanout=1)        1.179   N208
    SLICE_X16Y21.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>393
    SLICE_X16Y21.F3      net (fanout=2)        0.042   N8
    SLICE_X16Y21.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>59
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.281ns (7.432ns logic, 7.849ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X18Y20.BX), 12075 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.298ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.G2       net (fanout=13)       2.289   vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.Y        Tilo                  0.660   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y30.G3      net (fanout=2)        1.364   N215
    SLICE_X18Y30.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000210
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X18Y29.F4      net (fanout=12)       0.683   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X18Y29.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00001
                                                       graph_unit/Mrom_rom_data_ship_rom000011121
    SLICE_X20Y28.G4      net (fanout=3)        0.425   graph_unit/Mrom_rom_data_ship_rom00001
    SLICE_X20Y28.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_131
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X20Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X20Y28.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.G4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X17Y28.F2      net (fanout=1)        0.618   graph_unit/rd_ship_on_and000098/O
    SLICE_X17Y28.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y22.BX      net (fanout=15)       1.529   graph_unit/rd_ship_on
    SLICE_X20Y22.X       Tbxx                  0.699   N219
                                                       graph_unit/rgb_or0002_SW4
    SLICE_X21Y21.F3      net (fanout=1)        0.271   N219
    SLICE_X21Y21.X       Tilo                  0.612   rgb_next<1>32
                                                       rgb_next<1>32
    SLICE_X18Y20.BX      net (fanout=1)        0.384   rgb_next<1>32
    SLICE_X18Y20.CLK     Tdick                 0.815   rgb_reg<1>
                                                       rgb_next<1>66
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     15.298ns (7.462ns logic, 7.836ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.242ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.G2       net (fanout=13)       2.289   vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.Y        Tilo                  0.660   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y30.G3      net (fanout=2)        1.364   N215
    SLICE_X18Y30.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000210
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X18Y29.F4      net (fanout=12)       0.683   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X18Y29.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00001
                                                       graph_unit/Mrom_rom_data_ship_rom000011121
    SLICE_X20Y28.F4      net (fanout=3)        0.369   graph_unit/Mrom_rom_data_ship_rom00001
    SLICE_X20Y28.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_124
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X20Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X20Y28.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.G4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X17Y28.F2      net (fanout=1)        0.618   graph_unit/rd_ship_on_and000098/O
    SLICE_X17Y28.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y22.BX      net (fanout=15)       1.529   graph_unit/rd_ship_on
    SLICE_X20Y22.X       Tbxx                  0.699   N219
                                                       graph_unit/rgb_or0002_SW4
    SLICE_X21Y21.F3      net (fanout=1)        0.271   N219
    SLICE_X21Y21.X       Tilo                  0.612   rgb_next<1>32
                                                       rgb_next<1>32
    SLICE_X18Y20.BX      net (fanout=1)        0.384   rgb_next<1>32
    SLICE_X18Y20.CLK     Tdick                 0.815   rgb_reg<1>
                                                       rgb_next<1>66
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     15.242ns (7.462ns logic, 7.780ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.170ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.G2       net (fanout=13)       2.289   vga_sync_unit/v_count_reg_4_1
    SLICE_X8Y41.Y        Tilo                  0.660   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y30.G3      net (fanout=2)        1.364   N215
    SLICE_X18Y30.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000210
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X20Y27.F3      net (fanout=12)       0.653   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X20Y27.X       Tilo                  0.660   graph_unit/N122
                                                       graph_unit/Mrom_rom_data_ship_rom000011131
    SLICE_X20Y28.F3      net (fanout=4)        0.327   graph_unit/N122
    SLICE_X20Y28.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_124
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X20Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X20Y28.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y29.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.G4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X17Y28.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X17Y28.F2      net (fanout=1)        0.618   graph_unit/rd_ship_on_and000098/O
    SLICE_X17Y28.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X20Y22.BX      net (fanout=15)       1.529   graph_unit/rd_ship_on
    SLICE_X20Y22.X       Tbxx                  0.699   N219
                                                       graph_unit/rgb_or0002_SW4
    SLICE_X21Y21.F3      net (fanout=1)        0.271   N219
    SLICE_X21Y21.X       Tilo                  0.612   rgb_next<1>32
                                                       rgb_next<1>32
    SLICE_X18Y20.BX      net (fanout=1)        0.384   rgb_next<1>32
    SLICE_X18Y20.CLK     Tdick                 0.815   rgb_reg<1>
                                                       rgb_next<1>66
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     15.170ns (7.462ns logic, 7.708ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_3 (SLICE_X7Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_3 (FF)
  Destination:          keyboard_unit/ps2_code_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_3 to keyboard_unit/ps2_code_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<3>
                                                       keyboard_unit/ps2_code_next_3
    SLICE_X7Y42.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<3>
    SLICE_X7Y42.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<3>
                                                       keyboard_unit/ps2_code_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X0Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.011 - 0.014)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X0Y36.BX       net (fanout=1)        0.308   keyboard_unit/ps2_code_next<1>
    SLICE_X0Y36.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.528ns logic, 0.308ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X0Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X0Y32.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X0Y32.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X15Y26.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X15Y26.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_1/SR
  Location pin: SLICE_X15Y26.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   15.732|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 145534 paths, 0 nets, and 5673 connections

Design statistics:
   Minimum period:  15.732ns{1}   (Maximum frequency:  63.565MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 14:58:25 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



