$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Sat Dec 31 22:58:28 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 3 ! a [2:0] $end
$var reg 3 " b [2:0] $end
$var reg 1 # c $end
$var reg 2 $ sel [1:0] $end
$var wire 1 % result [5] $end
$var wire 1 & result [4] $end
$var wire 1 ' result [3] $end
$var wire 1 ( result [2] $end
$var wire 1 ) result [1] $end
$var wire 1 * result [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 result[0]~output_o $end
$var wire 1 3 result[1]~output_o $end
$var wire 1 4 result[2]~output_o $end
$var wire 1 5 result[3]~output_o $end
$var wire 1 6 result[4]~output_o $end
$var wire 1 7 result[5]~output_o $end
$var wire 1 8 sel[1]~input_o $end
$var wire 1 9 sel[0]~input_o $end
$var wire 1 : Mux4~0_combout $end
$var wire 1 ; c~input_o $end
$var wire 1 < b[0]~input_o $end
$var wire 1 = a[0]~input_o $end
$var wire 1 > Mux5~0_combout $end
$var wire 1 ? Mux5~1_combout $end
$var wire 1 @ alu2|fs1|bout~0_combout $end
$var wire 1 A b[1]~input_o $end
$var wire 1 B a[1]~input_o $end
$var wire 1 C alu1|fa2|ha2|s~0_combout $end
$var wire 1 D Mux4~2_combout $end
$var wire 1 E alu3|ha1|s~combout $end
$var wire 1 F alu1|fa1|cout~0_combout $end
$var wire 1 G Mux4~1_combout $end
$var wire 1 H Mux4~3_combout $end
$var wire 1 I a[2]~input_o $end
$var wire 1 J alu2|fs2|bout~0_combout $end
$var wire 1 K b[2]~input_o $end
$var wire 1 L alu2|fs3|diff~combout $end
$var wire 1 M alu3|ha1|cout~combout $end
$var wire 1 N alu3|f3~combout $end
$var wire 1 O alu3|fa1|ha2|s~combout $end
$var wire 1 P Mux3~0_combout $end
$var wire 1 Q Mux3~1_combout $end
$var wire 1 R Mux2~2_combout $end
$var wire 1 S alu3|ha3|cout~combout $end
$var wire 1 T alu3|fa1|cout~0_combout $end
$var wire 1 U alu3|ha2|s~combout $end
$var wire 1 V Mux2~3_combout $end
$var wire 1 W Mux2~4_combout $end
$var wire 1 X alu1|fa4|cout~0_combout $end
$var wire 1 Y alu3|fa2|cout~0_combout $end
$var wire 1 Z alu3|ha2|cout~combout $end
$var wire 1 [ Mux1~0_combout $end
$var wire 1 \ alu3|fa3|cout~0_combout $end
$var wire 1 ] Mux0~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
b11 "
0#
b0 $
1*
1)
1(
0'
0&
0%
x+
0,
1-
x.
1/
10
11
12
13
14
05
06
07
08
09
0:
0;
1<
0=
1>
1?
1@
1A
0B
1C
0D
0E
0F
1G
1H
1I
1J
0K
0L
0M
0N
0O
1P
1Q
0R
0S
0T
0U
1V
0W
0X
0Y
0Z
0[
0\
0]
$end
#1000000
