\t (00:00:02) allegro 16.6 S034 (v16-6-112CQ) Windows 32
\t (00:00:02)     Journal start - Thu Jul 18 15:08:31 2019
\t (00:00:02)         Host=USER-PC User=user Pid=4980 CPUs=4
\t (00:00:02) CmdLine= C:\Users\user\Desktop\vscode_orcad\cdns\cdns\tools\pcb\bin\allegro.exe -orcad -mpssession user C:\USERS\USER\DESKTOP\EX\EXXX\allegro\AVRUSB500.brd
\t (00:00:02) 
   (00:00:02) ilinit Start.
   (00:00:02) "C:/Users/user/Desktop/vscode_orcad/home/pcbenv"
\t (00:00:02) Opening existing design...
\d (00:00:02) Design opened: C:/USERS/USER/DESKTOP/EX/EXXX/allegro/AVRUSB500.brd
\i (00:00:02) trapsize 10372
\i (00:00:02) trapsize 10186
\i (00:00:02) trapsize 10404
\i (00:00:02) trapsize 9189
\i (00:00:02) trapsize 13682
\i (00:00:03) generaledit 
\i (00:00:05) open 
\i (00:00:08) fillin "AVRUSB500.brd"
\t (00:00:08) Opening existing design...
\i (00:00:08) trapsize 13682
\t (00:00:08)     Journal end - Thu Jul 18 15:08:38 2019
