$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 8 # out [7:0] $end
  $var wire 1 $ enable $end
  $var wire 1 % clk $end
  $var wire 1 & reset $end
  $scope module demo $end
   $var wire 8 # out [7:0] $end
   $var wire 1 $ enable $end
   $var wire 1 % clk $end
   $var wire 1 & reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0$
1%
1&
#5
0%
#10
1%
#15
0%
#20
1%
#21
0&
#25
0%
#30
1%
#35
0%
#40
1%
#45
0%
#50
1%
#55
0%
#60
1%
#65
0%
#70
1%
#75
0%
#80
1%
#85
0%
#90
1%
#95
0%
#100
1%
#105
0%
#110
1%
#115
0%
#120
1%
#125
0%
#130
1%
#135
0%
#140
1%
#145
0%
#150
1%
#155
0%
#160
1%
#165
0%
#170
1%
#175
0%
#180
1%
#185
0%
#190
1%
#195
0%
#200
1%
#205
0%
#210
1%
#215
0%
#220
1%
#225
0%
#230
1%
#235
0%
#240
1%
#245
0%
#250
1%
#255
0%
#260
1%
#265
0%
#270
1%
#275
0%
#280
1%
#285
0%
#290
1%
#295
0%
#300
1%
#305
0%
#310
1%
#315
0%
#320
1%
#325
0%
#330
1%
#335
0%
#340
1%
#345
0%
#350
1%
#355
0%
#360
1%
#365
0%
#370
1%
#375
0%
#380
1%
#385
0%
#390
1%
#395
0%
#400
1%
#405
0%
#410
1%
#415
0%
#420
1%
#425
0%
#430
1%
#435
0%
#440
1%
#445
0%
#450
1%
#455
0%
#460
1%
#465
0%
#470
1%
#475
0%
#480
1%
#485
0%
#490
1%
#495
0%
#499
