library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity shift_register is
    Port (
        clk   : in  STD_LOGIC;         -- Clock signal
        reset : in  STD_LOGIC;         -- Reset signal
        load  : in  STD_LOGIC;         -- Load signal to load data
        data_in : in  STD_LOGIC_VECTOR(7 downto 0); -- Input data
        shift_right : in  STD_LOGIC;   -- Shift right control signal
        q     : out STD_LOGIC_VECTOR(7 downto 0)  -- Output data (register content)
    );
end shift_register;

architecture Behavioral of shift_register is
    signal reg : STD_LOGIC_VECTOR(7 downto 0); -- Internal register signal
begin
    process (clk, reset)
    begin
        if reset = '1' then
            reg <= (others => '0');  -- Reset register to 0
        elsif rising_edge(clk) then
            if load = '1' then
                reg <= data_in;       -- Load data into register
            elsif shift_right = '1' then
                reg <= '0' & reg(7 downto 1); -- Shift right, filling MSB with '0'
            end if;
        end if;
    end process;

    q <= reg; -- Assign internal register value to output
end Behavioral;
