<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: Converged to a wrong solution" projectName="fpga" solutionName="solution1" date="2023-07-14T16:05:29.990+0200"/>
        <logs message="ERROR: Converged to a wrong solution" projectName="fpga" solutionName="solution1" date="2023-07-14T15:58:47.196+0200"/>
        <logs message="ERROR: Converged to a wrong solution" projectName="fpga" solutionName="solution1" date="2023-07-14T15:56:35.656+0200"/>
        <logs message="ERROR: Converged to a wrong solution" projectName="fpga" solutionName="solution1" date="2023-07-14T15:53:49.086+0200"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="fpga" solutionName="solution1" date="2023-07-14T15:51:22.429+0200"/>
        <logs message="ERROR: Converged to a wrong solution&#xD;&#xA;Converged after 188 iterations (nx=16, ny=16, e=BHO)&#xD;&#xA;L'errore tra double e d �: 0" projectName="fpga" solutionName="solution1" date="2023-07-14T15:50:39.959+0200"/>
        <logs message="ERROR: Converged to a wrong solution&#xD;&#xA;Converged after 188 iterations (nx=16, ny=16, e=BHO)&#xD;&#xA;L'errore tra double e d �: 0" projectName="fpga" solutionName="solution1" date="2023-07-14T15:47:35.410+0200"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="fpga" solutionName="solution1" date="2023-07-14T15:46:35.151+0200"/>
        <logs message="ERROR: Converged to a wrong solution&#xD;&#xA;@E Simulation failed: Function 'main' returns nonzero value '2'." projectName="fpga" solutionName="solution1" date="2023-07-14T15:46:35.142+0200"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="fpga" solutionName="solution1" date="2023-07-14T15:45:28.336+0200"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="fpga" solutionName="solution1" date="2023-07-14T15:43:34.452+0200"/>
        <logs message="ERROR: Converged to a wrong solution&#xD;&#xA;Converged after 50872 iterations (nx=512, ny=16, e=BHO)" projectName="fpga" solutionName="solution1" date="2023-07-14T15:21:54.203+0200"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="fpga" solutionName="solution1" date="2023-07-14T15:21:18.747+0200"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="fpga" solutionName="solution1" date="2023-07-14T15:18:06.393+0200"/>
        <logs message="ERROR: Converged to a wrong solution&#xD;&#xA;Converged after 50872 iterations (nx=512, ny=16, e=BHO)" projectName="fpga" solutionName="solution1" date="2023-07-14T14:33:10.818+0200"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:48.643+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_104_7' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:47.133+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_97_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:45.776+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_BREADY' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:42.210+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWUSER' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:42.143+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWREGION' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:42.095+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWQOS' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:42.058+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWPROT' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:41.964+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWCACHE' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:41.879+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWLOCK' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:41.793+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWBURST' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:41.737+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWSIZE' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:41.645+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWLEN' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:41.610+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWID' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:41.557+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWADDR' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:41.473+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWVALID' to 0." projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:41.443+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_104_7' (loop 'VITIS_LOOP_104_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('w_write_ln104', fpga/kernel.cpp:104) of variable 'w', fpga/kernel.cpp:108 on local variable 'w' and 'load' operation ('w_load_2', fpga/kernel.cpp:108) on local variable 'w'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:36.754+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_104_7' (loop 'VITIS_LOOP_104_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('w_write_ln104', fpga/kernel.cpp:104) of variable 'w', fpga/kernel.cpp:108 on local variable 'w' and 'load' operation ('w_load_2', fpga/kernel.cpp:108) on local variable 'w'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:36.714+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_104_7' (loop 'VITIS_LOOP_104_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('w_write_ln104', fpga/kernel.cpp:104) of variable 'w', fpga/kernel.cpp:108 on local variable 'w' and 'load' operation ('w_load_2', fpga/kernel.cpp:108) on local variable 'w'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:36.688+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_97_6' (loop 'VITIS_LOOP_97_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('w_write_ln97', fpga/kernel.cpp:97) of variable 'w', fpga/kernel.cpp:101 on local variable 'w' and 'load' operation ('w_load_1', fpga/kernel.cpp:101) on local variable 'w'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:34.113+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_97_6' (loop 'VITIS_LOOP_97_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('w_write_ln97', fpga/kernel.cpp:97) of variable 'w', fpga/kernel.cpp:101 on local variable 'w' and 'load' operation ('w_load_1', fpga/kernel.cpp:101) on local variable 'w'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:34.053+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_97_6' (loop 'VITIS_LOOP_97_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('w_write_ln97', fpga/kernel.cpp:97) of variable 'w', fpga/kernel.cpp:101 on local variable 'w' and 'load' operation ('w_load_1', fpga/kernel.cpp:101) on local variable 'w'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:34.030+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5' (loop 'VITIS_LOOP_88_4_VITIS_LOOP_90_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('w_2_write_ln90', fpga/kernel.cpp:90) of variable 'w', fpga/kernel.cpp:93 on local variable 'w' and 'load' operation ('w_2_load_1', fpga/kernel.cpp:93) on local variable 'w'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:32.864+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5' (loop 'VITIS_LOOP_88_4_VITIS_LOOP_90_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('w_2_write_ln90', fpga/kernel.cpp:90) of variable 'w', fpga/kernel.cpp:93 on local variable 'w' and 'load' operation ('w_2_load_1', fpga/kernel.cpp:93) on local variable 'w'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:32.829+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5' (loop 'VITIS_LOOP_88_4_VITIS_LOOP_90_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('w_2_write_ln90', fpga/kernel.cpp:90) of variable 'w', fpga/kernel.cpp:93 on local variable 'w' and 'load' operation ('w_2_load_1', fpga/kernel.cpp:93) on local variable 'w'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:32.808+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3' (loop 'VITIS_LOOP_69_2_VITIS_LOOP_71_3'): Unable to schedule bus read operation ('gmem0_addr_3_read', fpga/kernel.cpp:77) on port 'gmem0' (fpga/kernel.cpp:77) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:30.020+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3' (loop 'VITIS_LOOP_69_2_VITIS_LOOP_71_3'): Unable to schedule bus read operation ('gmem0_addr_2_read', fpga/kernel.cpp:77) on port 'gmem0' (fpga/kernel.cpp:77) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:29.926+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3' (loop 'VITIS_LOOP_69_2_VITIS_LOOP_71_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_1_read_2', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) and bus read operation ('gmem0_addr_1_read', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:29.891+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3' (loop 'VITIS_LOOP_69_2_VITIS_LOOP_71_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_1_read_2', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) and bus read operation ('gmem0_addr_1_read', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:29.850+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_1' (fpga/kernel.cpp:65:19) in function 'kernel' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="fpga" solutionName="solution1" date="2023-07-14T14:26:28.194+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
