{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621443445991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621443445991 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CourseworkTask1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CourseworkTask1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621443445999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621443446028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621443446028 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621443446295 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621443446311 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621443446392 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1621443446537 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621443454006 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset_n~inputCLKENA0 269 global CLKCTRL_G10 " "reset_n~inputCLKENA0 with 269 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621443454214 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 12 global CLKCTRL_G8 " "clk~inputCLKENA0 with 12 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621443454214 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621443454214 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621443454214 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621443454221 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621443454222 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621443454223 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621443454224 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621443454224 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621443454225 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "422 " "The Timing Analyzer is analyzing 422 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621443454674 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CourseworkTask1.sdc " "Synopsys Design Constraints File file not found: 'CourseworkTask1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621443454675 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621443454675 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z1_current\[31\]~91\|combout " "Node \"dec\|dec1\|z1_current\[31\]~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~125\|datad " "Node \"dec\|dec1\|Add2~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~125\|sumout " "Node \"dec\|dec1\|Add2~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z1_current\[31\]~91\|datab " "Node \"dec\|dec1\|z1_current\[31\]~91\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~127\|datad " "Node \"dec\|dec1\|Add0~127\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~127\|sumout " "Node \"dec\|dec1\|Add0~127\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z1_current\[31\]~91\|datac " "Node \"dec\|dec1\|z1_current\[31\]~91\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 29 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454679 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z0_current\[31\]~91\|combout " "Node \"dec\|dec1\|z0_current\[31\]~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~125\|datad " "Node \"dec\|dec1\|Add3~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~125\|sumout " "Node \"dec\|dec1\|Add3~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z0_current\[31\]~91\|datab " "Node \"dec\|dec1\|z0_current\[31\]~91\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~127\|datad " "Node \"dec\|dec1\|Add1~127\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~127\|sumout " "Node \"dec\|dec1\|Add1~127\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z0_current\[31\]~91\|datac " "Node \"dec\|dec1\|z0_current\[31\]~91\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 27 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454679 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y1_current\[31\]~91\|combout " "Node \"dec\|dec2\|y1_current\[31\]~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~125\|datad " "Node \"dec\|dec2\|Add2~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~125\|sumout " "Node \"dec\|dec2\|Add2~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y1_current\[31\]~91\|datab " "Node \"dec\|dec2\|y1_current\[31\]~91\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~127\|datad " "Node \"dec\|dec2\|Add0~127\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~127\|sumout " "Node \"dec\|dec2\|Add0~127\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y1_current\[31\]~91\|datac " "Node \"dec\|dec2\|y1_current\[31\]~91\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 29 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454679 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y0_current\[31\]~91\|combout " "Node \"dec\|dec2\|y0_current\[31\]~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~125\|datad " "Node \"dec\|dec2\|Add3~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~125\|sumout " "Node \"dec\|dec2\|Add3~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y0_current\[31\]~91\|datab " "Node \"dec\|dec2\|y0_current\[31\]~91\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~127\|datad " "Node \"dec\|dec2\|Add1~127\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~127\|sumout " "Node \"dec\|dec2\|Add1~127\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y0_current\[31\]~91\|datac " "Node \"dec\|dec2\|y0_current\[31\]~91\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 27 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454679 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z1_current\[30\]~89\|combout " "Node \"dec\|dec1\|z1_current\[30\]~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~119\|datad " "Node \"dec\|dec1\|Add0~119\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~119\|sumout " "Node \"dec\|dec1\|Add0~119\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~117\|datad " "Node \"dec\|dec1\|Add2~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~117\|sumout " "Node \"dec\|dec1\|Add2~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z1_current\[30\]~89\|datab " "Node \"dec\|dec1\|z1_current\[30\]~89\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~117\|datab " "Node \"dec\|dec1\|Add2~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z1_current\[30\]~89\|datac " "Node \"dec\|dec1\|z1_current\[30\]~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454679 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 29 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454679 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~115\|datab " "Node \"dec\|dec1\|Add0~115\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~115\|sumout " "Node \"dec\|dec1\|Add0~115\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~113\|datad " "Node \"dec\|dec1\|Add2~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~113\|sumout " "Node \"dec\|dec1\|Add2~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~113\|datac " "Node \"dec\|dec1\|Add2~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~115\|datad " "Node \"dec\|dec1\|Add0~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454680 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~111\|datac " "Node \"dec\|dec1\|Add0~111\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~111\|sumout " "Node \"dec\|dec1\|Add0~111\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~109\|datad " "Node \"dec\|dec1\|Add2~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~109\|sumout " "Node \"dec\|dec1\|Add2~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~109\|datab " "Node \"dec\|dec1\|Add2~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~111\|datad " "Node \"dec\|dec1\|Add0~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454680 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~107\|datab " "Node \"dec\|dec1\|Add0~107\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~107\|sumout " "Node \"dec\|dec1\|Add0~107\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~107\|datad " "Node \"dec\|dec1\|Add0~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~105\|datad " "Node \"dec\|dec1\|Add2~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~105\|sumout " "Node \"dec\|dec1\|Add2~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~105\|datac " "Node \"dec\|dec1\|Add2~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454680 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y1_current\[30\]~89\|combout " "Node \"dec\|dec2\|y1_current\[30\]~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~119\|datad " "Node \"dec\|dec2\|Add0~119\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~119\|sumout " "Node \"dec\|dec2\|Add0~119\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~117\|datad " "Node \"dec\|dec2\|Add2~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~117\|sumout " "Node \"dec\|dec2\|Add2~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y1_current\[30\]~89\|datab " "Node \"dec\|dec2\|y1_current\[30\]~89\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~117\|datab " "Node \"dec\|dec2\|Add2~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y1_current\[30\]~89\|datac " "Node \"dec\|dec2\|y1_current\[30\]~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 29 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454680 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~115\|datab " "Node \"dec\|dec2\|Add0~115\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~115\|sumout " "Node \"dec\|dec2\|Add0~115\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~113\|datad " "Node \"dec\|dec2\|Add2~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~113\|sumout " "Node \"dec\|dec2\|Add2~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~113\|datac " "Node \"dec\|dec2\|Add2~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~115\|datad " "Node \"dec\|dec2\|Add0~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454680 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~111\|datac " "Node \"dec\|dec2\|Add0~111\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~111\|sumout " "Node \"dec\|dec2\|Add0~111\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~111\|datad " "Node \"dec\|dec2\|Add0~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~109\|datad " "Node \"dec\|dec2\|Add2~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~109\|sumout " "Node \"dec\|dec2\|Add2~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~109\|datab " "Node \"dec\|dec2\|Add2~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454680 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~107\|datab " "Node \"dec\|dec2\|Add0~107\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~107\|sumout " "Node \"dec\|dec2\|Add0~107\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~107\|datad " "Node \"dec\|dec2\|Add0~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~105\|datad " "Node \"dec\|dec2\|Add2~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~105\|sumout " "Node \"dec\|dec2\|Add2~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~105\|datac " "Node \"dec\|dec2\|Add2~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454680 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~103\|datac " "Node \"dec\|dec2\|Add0~103\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~103\|sumout " "Node \"dec\|dec2\|Add0~103\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~103\|datad " "Node \"dec\|dec2\|Add0~103\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~101\|datad " "Node \"dec\|dec2\|Add2~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~101\|sumout " "Node \"dec\|dec2\|Add2~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~101\|datac " "Node \"dec\|dec2\|Add2~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454680 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454680 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z0_current\[30\]~89\|combout " "Node \"dec\|dec1\|z0_current\[30\]~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~119\|datad " "Node \"dec\|dec1\|Add1~119\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~119\|sumout " "Node \"dec\|dec1\|Add1~119\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~117\|datad " "Node \"dec\|dec1\|Add3~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~117\|sumout " "Node \"dec\|dec1\|Add3~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z0_current\[30\]~89\|datab " "Node \"dec\|dec1\|z0_current\[30\]~89\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~117\|datab " "Node \"dec\|dec1\|Add3~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z0_current\[30\]~89\|datac " "Node \"dec\|dec1\|z0_current\[30\]~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 27 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454681 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~115\|datab " "Node \"dec\|dec1\|Add1~115\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~115\|sumout " "Node \"dec\|dec1\|Add1~115\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~113\|datad " "Node \"dec\|dec1\|Add3~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~113\|sumout " "Node \"dec\|dec1\|Add3~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~113\|datac " "Node \"dec\|dec1\|Add3~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~115\|datad " "Node \"dec\|dec1\|Add1~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454681 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~111\|datac " "Node \"dec\|dec1\|Add1~111\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~111\|sumout " "Node \"dec\|dec1\|Add1~111\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~111\|datad " "Node \"dec\|dec1\|Add1~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~109\|datad " "Node \"dec\|dec1\|Add3~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~109\|sumout " "Node \"dec\|dec1\|Add3~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~109\|datab " "Node \"dec\|dec1\|Add3~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454681 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~107\|datab " "Node \"dec\|dec1\|Add1~107\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~107\|sumout " "Node \"dec\|dec1\|Add1~107\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~107\|datad " "Node \"dec\|dec1\|Add1~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~105\|datad " "Node \"dec\|dec1\|Add3~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~105\|sumout " "Node \"dec\|dec1\|Add3~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~105\|datac " "Node \"dec\|dec1\|Add3~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454681 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~103\|datac " "Node \"dec\|dec1\|Add1~103\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~103\|sumout " "Node \"dec\|dec1\|Add1~103\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~103\|datad " "Node \"dec\|dec1\|Add1~103\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~101\|datad " "Node \"dec\|dec1\|Add3~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~101\|sumout " "Node \"dec\|dec1\|Add3~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~101\|datac " "Node \"dec\|dec1\|Add3~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454681 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y0_current\[30\]~89\|combout " "Node \"dec\|dec2\|y0_current\[30\]~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~119\|datad " "Node \"dec\|dec2\|Add1~119\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~119\|sumout " "Node \"dec\|dec2\|Add1~119\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~117\|datad " "Node \"dec\|dec2\|Add3~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~117\|sumout " "Node \"dec\|dec2\|Add3~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y0_current\[30\]~89\|datab " "Node \"dec\|dec2\|y0_current\[30\]~89\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~117\|datab " "Node \"dec\|dec2\|Add3~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y0_current\[30\]~89\|datac " "Node \"dec\|dec2\|y0_current\[30\]~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 27 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454681 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~115\|datab " "Node \"dec\|dec2\|Add1~115\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~115\|sumout " "Node \"dec\|dec2\|Add1~115\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~113\|datad " "Node \"dec\|dec2\|Add3~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~113\|sumout " "Node \"dec\|dec2\|Add3~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~113\|datac " "Node \"dec\|dec2\|Add3~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~115\|datad " "Node \"dec\|dec2\|Add1~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454681 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454681 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~111\|datac " "Node \"dec\|dec2\|Add1~111\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~111\|sumout " "Node \"dec\|dec2\|Add1~111\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~109\|datad " "Node \"dec\|dec2\|Add3~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~109\|sumout " "Node \"dec\|dec2\|Add3~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~109\|datab " "Node \"dec\|dec2\|Add3~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~111\|datad " "Node \"dec\|dec2\|Add1~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454682 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~107\|datab " "Node \"dec\|dec2\|Add1~107\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~107\|sumout " "Node \"dec\|dec2\|Add1~107\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~107\|datad " "Node \"dec\|dec2\|Add1~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~105\|datad " "Node \"dec\|dec2\|Add3~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~105\|sumout " "Node \"dec\|dec2\|Add3~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~105\|datac " "Node \"dec\|dec2\|Add3~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454682 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~103\|datac " "Node \"dec\|dec2\|Add1~103\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~103\|sumout " "Node \"dec\|dec2\|Add1~103\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~103\|datad " "Node \"dec\|dec2\|Add1~103\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~101\|datad " "Node \"dec\|dec2\|Add3~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~101\|sumout " "Node \"dec\|dec2\|Add3~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~101\|datac " "Node \"dec\|dec2\|Add3~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454682 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~101\|sumout " "Node \"dec\|dec1\|Add2~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~103\|datac " "Node \"dec\|dec1\|Add0~103\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~103\|sumout " "Node \"dec\|dec1\|Add0~103\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~103\|datad " "Node \"dec\|dec1\|Add0~103\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~101\|datad " "Node \"dec\|dec1\|Add2~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~101\|datac " "Node \"dec\|dec1\|Add2~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454682 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~97\|sumout " "Node \"dec\|dec2\|Add2~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~99\|datac " "Node \"dec\|dec2\|Add0~99\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~99\|sumout " "Node \"dec\|dec2\|Add0~99\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~99\|datad " "Node \"dec\|dec2\|Add0~99\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~97\|datad " "Node \"dec\|dec2\|Add2~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~97\|datac " "Node \"dec\|dec2\|Add2~97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454682 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~95\|datac " "Node \"dec\|dec2\|Add0~95\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~95\|sumout " "Node \"dec\|dec2\|Add0~95\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~95\|datad " "Node \"dec\|dec2\|Add0~95\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~93\|datad " "Node \"dec\|dec2\|Add2~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~93\|sumout " "Node \"dec\|dec2\|Add2~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~93\|datac " "Node \"dec\|dec2\|Add2~93\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454682 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~91\|datac " "Node \"dec\|dec2\|Add0~91\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~91\|sumout " "Node \"dec\|dec2\|Add0~91\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~91\|datad " "Node \"dec\|dec2\|Add0~91\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~89\|datad " "Node \"dec\|dec2\|Add2~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~89\|sumout " "Node \"dec\|dec2\|Add2~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~89\|datac " "Node \"dec\|dec2\|Add2~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454682 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~87\|datac " "Node \"dec\|dec2\|Add0~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~87\|sumout " "Node \"dec\|dec2\|Add0~87\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~87\|datad " "Node \"dec\|dec2\|Add0~87\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~85\|datad " "Node \"dec\|dec2\|Add2~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~85\|sumout " "Node \"dec\|dec2\|Add2~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~85\|datac " "Node \"dec\|dec2\|Add2~85\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454682 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~97\|sumout " "Node \"dec\|dec1\|Add3~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~99\|datac " "Node \"dec\|dec1\|Add1~99\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~99\|sumout " "Node \"dec\|dec1\|Add1~99\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~99\|datad " "Node \"dec\|dec1\|Add1~99\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~97\|datad " "Node \"dec\|dec1\|Add3~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~97\|datac " "Node \"dec\|dec1\|Add3~97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454682 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454682 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~95\|datac " "Node \"dec\|dec1\|Add1~95\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~95\|sumout " "Node \"dec\|dec1\|Add1~95\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~93\|datad " "Node \"dec\|dec1\|Add3~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~93\|sumout " "Node \"dec\|dec1\|Add3~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~93\|datac " "Node \"dec\|dec1\|Add3~93\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~95\|datad " "Node \"dec\|dec1\|Add1~95\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454683 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~91\|datac " "Node \"dec\|dec1\|Add1~91\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~91\|sumout " "Node \"dec\|dec1\|Add1~91\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~91\|datad " "Node \"dec\|dec1\|Add1~91\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~89\|datad " "Node \"dec\|dec1\|Add3~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~89\|sumout " "Node \"dec\|dec1\|Add3~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~89\|datac " "Node \"dec\|dec1\|Add3~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454683 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~87\|datac " "Node \"dec\|dec1\|Add1~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~87\|sumout " "Node \"dec\|dec1\|Add1~87\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~87\|datad " "Node \"dec\|dec1\|Add1~87\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~85\|datad " "Node \"dec\|dec1\|Add3~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~85\|sumout " "Node \"dec\|dec1\|Add3~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~85\|datac " "Node \"dec\|dec1\|Add3~85\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454683 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~83\|datac " "Node \"dec\|dec1\|Add1~83\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~83\|sumout " "Node \"dec\|dec1\|Add1~83\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~83\|datad " "Node \"dec\|dec1\|Add1~83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~81\|datad " "Node \"dec\|dec1\|Add3~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~81\|sumout " "Node \"dec\|dec1\|Add3~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~81\|datac " "Node \"dec\|dec1\|Add3~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454683 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~97\|sumout " "Node \"dec\|dec2\|Add3~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~99\|datac " "Node \"dec\|dec2\|Add1~99\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~99\|sumout " "Node \"dec\|dec2\|Add1~99\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~99\|datad " "Node \"dec\|dec2\|Add1~99\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~97\|datad " "Node \"dec\|dec2\|Add3~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~97\|datac " "Node \"dec\|dec2\|Add3~97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454683 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~95\|datac " "Node \"dec\|dec2\|Add1~95\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~95\|sumout " "Node \"dec\|dec2\|Add1~95\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~93\|datad " "Node \"dec\|dec2\|Add3~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~93\|sumout " "Node \"dec\|dec2\|Add3~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~93\|datac " "Node \"dec\|dec2\|Add3~93\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~95\|datad " "Node \"dec\|dec2\|Add1~95\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454683 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~91\|datac " "Node \"dec\|dec2\|Add1~91\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~91\|sumout " "Node \"dec\|dec2\|Add1~91\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~91\|datad " "Node \"dec\|dec2\|Add1~91\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~89\|datad " "Node \"dec\|dec2\|Add3~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~89\|sumout " "Node \"dec\|dec2\|Add3~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~89\|datac " "Node \"dec\|dec2\|Add3~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454683 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~87\|datac " "Node \"dec\|dec2\|Add1~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~87\|sumout " "Node \"dec\|dec2\|Add1~87\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~85\|datad " "Node \"dec\|dec2\|Add3~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~85\|sumout " "Node \"dec\|dec2\|Add3~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~85\|datac " "Node \"dec\|dec2\|Add3~85\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~87\|datad " "Node \"dec\|dec2\|Add1~87\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454683 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~83\|datac " "Node \"dec\|dec2\|Add1~83\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~83\|sumout " "Node \"dec\|dec2\|Add1~83\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~81\|datad " "Node \"dec\|dec2\|Add3~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~81\|sumout " "Node \"dec\|dec2\|Add3~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~81\|datac " "Node \"dec\|dec2\|Add3~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~83\|datad " "Node \"dec\|dec2\|Add1~83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454683 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454683 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~97\|sumout " "Node \"dec\|dec1\|Add2~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~99\|datac " "Node \"dec\|dec1\|Add0~99\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~99\|sumout " "Node \"dec\|dec1\|Add0~99\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~99\|datad " "Node \"dec\|dec1\|Add0~99\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~97\|datad " "Node \"dec\|dec1\|Add2~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~97\|datac " "Node \"dec\|dec1\|Add2~97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~95\|datac " "Node \"dec\|dec1\|Add0~95\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~95\|sumout " "Node \"dec\|dec1\|Add0~95\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~93\|datad " "Node \"dec\|dec1\|Add2~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~93\|sumout " "Node \"dec\|dec1\|Add2~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~93\|datac " "Node \"dec\|dec1\|Add2~93\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~95\|datad " "Node \"dec\|dec1\|Add0~95\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~91\|datac " "Node \"dec\|dec1\|Add0~91\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~91\|sumout " "Node \"dec\|dec1\|Add0~91\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~89\|datad " "Node \"dec\|dec1\|Add2~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~89\|sumout " "Node \"dec\|dec1\|Add2~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~89\|datac " "Node \"dec\|dec1\|Add2~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~91\|datad " "Node \"dec\|dec1\|Add0~91\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~87\|datac " "Node \"dec\|dec1\|Add0~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~87\|sumout " "Node \"dec\|dec1\|Add0~87\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~85\|datad " "Node \"dec\|dec1\|Add2~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~85\|sumout " "Node \"dec\|dec1\|Add2~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~85\|datac " "Node \"dec\|dec1\|Add2~85\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~87\|datad " "Node \"dec\|dec1\|Add0~87\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~83\|datac " "Node \"dec\|dec1\|Add0~83\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~83\|sumout " "Node \"dec\|dec1\|Add0~83\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~81\|datad " "Node \"dec\|dec1\|Add2~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~81\|sumout " "Node \"dec\|dec1\|Add2~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~81\|datac " "Node \"dec\|dec1\|Add2~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~83\|datad " "Node \"dec\|dec1\|Add0~83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~81\|sumout " "Node \"dec\|dec2\|Add2~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~83\|datac " "Node \"dec\|dec2\|Add0~83\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~83\|sumout " "Node \"dec\|dec2\|Add0~83\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~83\|datad " "Node \"dec\|dec2\|Add0~83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~81\|datad " "Node \"dec\|dec2\|Add2~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~81\|datac " "Node \"dec\|dec2\|Add2~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~77\|sumout " "Node \"dec\|dec1\|Add3~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~79\|datac " "Node \"dec\|dec1\|Add1~79\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~79\|sumout " "Node \"dec\|dec1\|Add1~79\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~79\|datad " "Node \"dec\|dec1\|Add1~79\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~77\|datad " "Node \"dec\|dec1\|Add3~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~77\|datac " "Node \"dec\|dec1\|Add3~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~75\|datac " "Node \"dec\|dec1\|Add1~75\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~75\|sumout " "Node \"dec\|dec1\|Add1~75\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~73\|datad " "Node \"dec\|dec1\|Add3~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~73\|sumout " "Node \"dec\|dec1\|Add3~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~73\|datac " "Node \"dec\|dec1\|Add3~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~75\|datad " "Node \"dec\|dec1\|Add1~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454684 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~71\|datac " "Node \"dec\|dec1\|Add1~71\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~71\|sumout " "Node \"dec\|dec1\|Add1~71\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~69\|datad " "Node \"dec\|dec1\|Add3~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~69\|sumout " "Node \"dec\|dec1\|Add3~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~69\|datac " "Node \"dec\|dec1\|Add3~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~71\|datad " "Node \"dec\|dec1\|Add1~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~67\|datac " "Node \"dec\|dec1\|Add1~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~67\|sumout " "Node \"dec\|dec1\|Add1~67\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~67\|datad " "Node \"dec\|dec1\|Add1~67\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~65\|datad " "Node \"dec\|dec1\|Add3~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~65\|sumout " "Node \"dec\|dec1\|Add3~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~65\|datac " "Node \"dec\|dec1\|Add3~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~77\|sumout " "Node \"dec\|dec2\|Add3~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~79\|datac " "Node \"dec\|dec2\|Add1~79\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~79\|sumout " "Node \"dec\|dec2\|Add1~79\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~79\|datad " "Node \"dec\|dec2\|Add1~79\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~77\|datad " "Node \"dec\|dec2\|Add3~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~77\|datac " "Node \"dec\|dec2\|Add3~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~75\|datac " "Node \"dec\|dec2\|Add1~75\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~75\|sumout " "Node \"dec\|dec2\|Add1~75\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~73\|datad " "Node \"dec\|dec2\|Add3~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~73\|sumout " "Node \"dec\|dec2\|Add3~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~73\|datac " "Node \"dec\|dec2\|Add3~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~75\|datad " "Node \"dec\|dec2\|Add1~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~71\|datac " "Node \"dec\|dec2\|Add1~71\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~71\|sumout " "Node \"dec\|dec2\|Add1~71\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~69\|datad " "Node \"dec\|dec2\|Add3~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~69\|sumout " "Node \"dec\|dec2\|Add3~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~69\|datac " "Node \"dec\|dec2\|Add3~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~71\|datad " "Node \"dec\|dec2\|Add1~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~67\|datac " "Node \"dec\|dec2\|Add1~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~67\|sumout " "Node \"dec\|dec2\|Add1~67\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~65\|datad " "Node \"dec\|dec2\|Add3~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~65\|sumout " "Node \"dec\|dec2\|Add3~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~65\|datac " "Node \"dec\|dec2\|Add3~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~67\|datad " "Node \"dec\|dec2\|Add1~67\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~63\|datac " "Node \"dec\|dec2\|Add1~63\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~63\|sumout " "Node \"dec\|dec2\|Add1~63\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~61\|datad " "Node \"dec\|dec2\|Add3~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~61\|sumout " "Node \"dec\|dec2\|Add3~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~61\|datac " "Node \"dec\|dec2\|Add3~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~63\|datad " "Node \"dec\|dec2\|Add1~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~77\|sumout " "Node \"dec\|dec1\|Add2~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~79\|datac " "Node \"dec\|dec1\|Add0~79\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~79\|sumout " "Node \"dec\|dec1\|Add0~79\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~79\|datad " "Node \"dec\|dec1\|Add0~79\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~77\|datad " "Node \"dec\|dec1\|Add2~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~77\|datac " "Node \"dec\|dec1\|Add2~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~75\|datac " "Node \"dec\|dec1\|Add0~75\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~75\|sumout " "Node \"dec\|dec1\|Add0~75\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~73\|datad " "Node \"dec\|dec1\|Add2~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~73\|sumout " "Node \"dec\|dec1\|Add2~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~73\|datac " "Node \"dec\|dec1\|Add2~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~75\|datad " "Node \"dec\|dec1\|Add0~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454685 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~71\|datac " "Node \"dec\|dec1\|Add0~71\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~71\|sumout " "Node \"dec\|dec1\|Add0~71\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~69\|datad " "Node \"dec\|dec1\|Add2~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~69\|sumout " "Node \"dec\|dec1\|Add2~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~69\|datac " "Node \"dec\|dec1\|Add2~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~71\|datad " "Node \"dec\|dec1\|Add0~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~67\|datac " "Node \"dec\|dec1\|Add0~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~67\|sumout " "Node \"dec\|dec1\|Add0~67\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~65\|datad " "Node \"dec\|dec1\|Add2~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~65\|sumout " "Node \"dec\|dec1\|Add2~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~65\|datac " "Node \"dec\|dec1\|Add2~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~67\|datad " "Node \"dec\|dec1\|Add0~67\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~63\|datac " "Node \"dec\|dec1\|Add0~63\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~63\|sumout " "Node \"dec\|dec1\|Add0~63\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~61\|datad " "Node \"dec\|dec1\|Add2~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~61\|sumout " "Node \"dec\|dec1\|Add2~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~61\|datac " "Node \"dec\|dec1\|Add2~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~63\|datad " "Node \"dec\|dec1\|Add0~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~77\|sumout " "Node \"dec\|dec2\|Add2~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~79\|datac " "Node \"dec\|dec2\|Add0~79\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~79\|sumout " "Node \"dec\|dec2\|Add0~79\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~79\|datad " "Node \"dec\|dec2\|Add0~79\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~77\|datad " "Node \"dec\|dec2\|Add2~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~77\|datac " "Node \"dec\|dec2\|Add2~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~75\|datac " "Node \"dec\|dec2\|Add0~75\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~75\|sumout " "Node \"dec\|dec2\|Add0~75\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~73\|datad " "Node \"dec\|dec2\|Add2~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~73\|sumout " "Node \"dec\|dec2\|Add2~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~73\|datac " "Node \"dec\|dec2\|Add2~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~75\|datad " "Node \"dec\|dec2\|Add0~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~71\|datac " "Node \"dec\|dec2\|Add0~71\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~71\|sumout " "Node \"dec\|dec2\|Add0~71\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~69\|datad " "Node \"dec\|dec2\|Add2~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~69\|sumout " "Node \"dec\|dec2\|Add2~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~69\|datac " "Node \"dec\|dec2\|Add2~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~71\|datad " "Node \"dec\|dec2\|Add0~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~67\|datac " "Node \"dec\|dec2\|Add0~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~67\|sumout " "Node \"dec\|dec2\|Add0~67\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~67\|datad " "Node \"dec\|dec2\|Add0~67\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~65\|datad " "Node \"dec\|dec2\|Add2~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~65\|sumout " "Node \"dec\|dec2\|Add2~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~65\|datac " "Node \"dec\|dec2\|Add2~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~63\|datac " "Node \"dec\|dec2\|Add0~63\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~63\|sumout " "Node \"dec\|dec2\|Add0~63\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~63\|datad " "Node \"dec\|dec2\|Add0~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~61\|datad " "Node \"dec\|dec2\|Add2~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~61\|sumout " "Node \"dec\|dec2\|Add2~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~61\|datac " "Node \"dec\|dec2\|Add2~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~61\|sumout " "Node \"dec\|dec1\|Add3~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~63\|datac " "Node \"dec\|dec1\|Add1~63\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~63\|sumout " "Node \"dec\|dec1\|Add1~63\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~63\|datad " "Node \"dec\|dec1\|Add1~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~61\|datad " "Node \"dec\|dec1\|Add3~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~61\|datac " "Node \"dec\|dec1\|Add3~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454686 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~57\|sumout " "Node \"dec\|dec2\|Add3~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~59\|datac " "Node \"dec\|dec2\|Add1~59\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~59\|sumout " "Node \"dec\|dec2\|Add1~59\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~59\|datad " "Node \"dec\|dec2\|Add1~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~57\|datad " "Node \"dec\|dec2\|Add3~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~57\|datac " "Node \"dec\|dec2\|Add3~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454687 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~55\|datac " "Node \"dec\|dec2\|Add1~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~55\|sumout " "Node \"dec\|dec2\|Add1~55\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~53\|datad " "Node \"dec\|dec2\|Add3~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~53\|sumout " "Node \"dec\|dec2\|Add3~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~53\|datac " "Node \"dec\|dec2\|Add3~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~55\|datad " "Node \"dec\|dec2\|Add1~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454687 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~51\|datac " "Node \"dec\|dec2\|Add1~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~51\|sumout " "Node \"dec\|dec2\|Add1~51\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~49\|datad " "Node \"dec\|dec2\|Add3~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~49\|sumout " "Node \"dec\|dec2\|Add3~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~49\|datac " "Node \"dec\|dec2\|Add3~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~51\|datad " "Node \"dec\|dec2\|Add1~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454687 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~47\|datac " "Node \"dec\|dec2\|Add1~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~47\|sumout " "Node \"dec\|dec2\|Add1~47\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~45\|datad " "Node \"dec\|dec2\|Add3~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~45\|sumout " "Node \"dec\|dec2\|Add3~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~45\|datac " "Node \"dec\|dec2\|Add3~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~47\|datad " "Node \"dec\|dec2\|Add1~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454687 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~57\|sumout " "Node \"dec\|dec1\|Add2~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~59\|datac " "Node \"dec\|dec1\|Add0~59\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~59\|sumout " "Node \"dec\|dec1\|Add0~59\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~59\|datad " "Node \"dec\|dec1\|Add0~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~57\|datad " "Node \"dec\|dec1\|Add2~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~57\|datac " "Node \"dec\|dec1\|Add2~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454687 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~55\|datac " "Node \"dec\|dec1\|Add0~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~55\|sumout " "Node \"dec\|dec1\|Add0~55\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~53\|datad " "Node \"dec\|dec1\|Add2~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~53\|sumout " "Node \"dec\|dec1\|Add2~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~53\|datac " "Node \"dec\|dec1\|Add2~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~55\|datad " "Node \"dec\|dec1\|Add0~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454687 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~51\|datac " "Node \"dec\|dec1\|Add0~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~51\|sumout " "Node \"dec\|dec1\|Add0~51\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~49\|datad " "Node \"dec\|dec1\|Add2~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~49\|sumout " "Node \"dec\|dec1\|Add2~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~49\|datac " "Node \"dec\|dec1\|Add2~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~51\|datad " "Node \"dec\|dec1\|Add0~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454687 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~47\|datac " "Node \"dec\|dec1\|Add0~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~47\|sumout " "Node \"dec\|dec1\|Add0~47\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~45\|datad " "Node \"dec\|dec1\|Add2~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~45\|sumout " "Node \"dec\|dec1\|Add2~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~45\|datac " "Node \"dec\|dec1\|Add2~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~47\|datad " "Node \"dec\|dec1\|Add0~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454687 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454687 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~43\|datac " "Node \"dec\|dec1\|Add0~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~43\|sumout " "Node \"dec\|dec1\|Add0~43\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~41\|datad " "Node \"dec\|dec1\|Add2~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~41\|sumout " "Node \"dec\|dec1\|Add2~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~41\|datac " "Node \"dec\|dec1\|Add2~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~43\|datad " "Node \"dec\|dec1\|Add0~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454688 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~57\|sumout " "Node \"dec\|dec2\|Add2~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~59\|datac " "Node \"dec\|dec2\|Add0~59\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~59\|sumout " "Node \"dec\|dec2\|Add0~59\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~59\|datad " "Node \"dec\|dec2\|Add0~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~57\|datad " "Node \"dec\|dec2\|Add2~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~57\|datac " "Node \"dec\|dec2\|Add2~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454688 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~55\|datac " "Node \"dec\|dec2\|Add0~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~55\|sumout " "Node \"dec\|dec2\|Add0~55\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~53\|datad " "Node \"dec\|dec2\|Add2~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~53\|sumout " "Node \"dec\|dec2\|Add2~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~53\|datac " "Node \"dec\|dec2\|Add2~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~55\|datad " "Node \"dec\|dec2\|Add0~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454688 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~51\|datac " "Node \"dec\|dec2\|Add0~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~51\|sumout " "Node \"dec\|dec2\|Add0~51\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~49\|datad " "Node \"dec\|dec2\|Add2~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~49\|sumout " "Node \"dec\|dec2\|Add2~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~49\|datac " "Node \"dec\|dec2\|Add2~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~51\|datad " "Node \"dec\|dec2\|Add0~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454688 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~47\|datac " "Node \"dec\|dec2\|Add0~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~47\|sumout " "Node \"dec\|dec2\|Add0~47\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~47\|datad " "Node \"dec\|dec2\|Add0~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~45\|datad " "Node \"dec\|dec2\|Add2~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~45\|sumout " "Node \"dec\|dec2\|Add2~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~45\|datac " "Node \"dec\|dec2\|Add2~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454688 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~43\|datac " "Node \"dec\|dec2\|Add0~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~43\|sumout " "Node \"dec\|dec2\|Add0~43\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~43\|datad " "Node \"dec\|dec2\|Add0~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~41\|datad " "Node \"dec\|dec2\|Add2~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~41\|sumout " "Node \"dec\|dec2\|Add2~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~41\|datac " "Node \"dec\|dec2\|Add2~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454688 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~57\|sumout " "Node \"dec\|dec1\|Add3~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~59\|datac " "Node \"dec\|dec1\|Add1~59\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~59\|sumout " "Node \"dec\|dec1\|Add1~59\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~59\|datad " "Node \"dec\|dec1\|Add1~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~57\|datad " "Node \"dec\|dec1\|Add3~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~57\|datac " "Node \"dec\|dec1\|Add3~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454688 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~55\|datac " "Node \"dec\|dec1\|Add1~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~55\|sumout " "Node \"dec\|dec1\|Add1~55\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~53\|datad " "Node \"dec\|dec1\|Add3~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~53\|sumout " "Node \"dec\|dec1\|Add3~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~53\|datac " "Node \"dec\|dec1\|Add3~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~55\|datad " "Node \"dec\|dec1\|Add1~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454688 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~51\|datac " "Node \"dec\|dec1\|Add1~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~51\|sumout " "Node \"dec\|dec1\|Add1~51\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~49\|datad " "Node \"dec\|dec1\|Add3~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~49\|sumout " "Node \"dec\|dec1\|Add3~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~49\|datac " "Node \"dec\|dec1\|Add3~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~51\|datad " "Node \"dec\|dec1\|Add1~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454688 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454688 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~47\|datac " "Node \"dec\|dec1\|Add1~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~47\|sumout " "Node \"dec\|dec1\|Add1~47\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~45\|datad " "Node \"dec\|dec1\|Add3~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~45\|sumout " "Node \"dec\|dec1\|Add3~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~45\|datac " "Node \"dec\|dec1\|Add3~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~47\|datad " "Node \"dec\|dec1\|Add1~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454689 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~43\|datac " "Node \"dec\|dec1\|Add1~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~43\|sumout " "Node \"dec\|dec1\|Add1~43\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~43\|datad " "Node \"dec\|dec1\|Add1~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~41\|datad " "Node \"dec\|dec1\|Add3~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~41\|sumout " "Node \"dec\|dec1\|Add3~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~41\|datac " "Node \"dec\|dec1\|Add3~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454689 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~41\|sumout " "Node \"dec\|dec2\|Add3~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~43\|datac " "Node \"dec\|dec2\|Add1~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~43\|sumout " "Node \"dec\|dec2\|Add1~43\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~43\|datad " "Node \"dec\|dec2\|Add1~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~41\|datad " "Node \"dec\|dec2\|Add3~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~41\|datac " "Node \"dec\|dec2\|Add3~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454689 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~37\|sumout " "Node \"dec\|dec1\|Add2~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~39\|datac " "Node \"dec\|dec1\|Add0~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~39\|sumout " "Node \"dec\|dec1\|Add0~39\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~39\|datad " "Node \"dec\|dec1\|Add0~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~37\|datad " "Node \"dec\|dec1\|Add2~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~37\|datac " "Node \"dec\|dec1\|Add2~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454689 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~35\|datac " "Node \"dec\|dec1\|Add0~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~35\|sumout " "Node \"dec\|dec1\|Add0~35\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~33\|datad " "Node \"dec\|dec1\|Add2~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~33\|sumout " "Node \"dec\|dec1\|Add2~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~33\|datac " "Node \"dec\|dec1\|Add2~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~35\|datad " "Node \"dec\|dec1\|Add0~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454689 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~31\|datac " "Node \"dec\|dec1\|Add0~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~31\|sumout " "Node \"dec\|dec1\|Add0~31\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~29\|datad " "Node \"dec\|dec1\|Add2~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~29\|sumout " "Node \"dec\|dec1\|Add2~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~29\|datac " "Node \"dec\|dec1\|Add2~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~31\|datad " "Node \"dec\|dec1\|Add0~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454689 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~27\|datac " "Node \"dec\|dec1\|Add0~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~27\|sumout " "Node \"dec\|dec1\|Add0~27\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~25\|datad " "Node \"dec\|dec1\|Add2~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~25\|sumout " "Node \"dec\|dec1\|Add2~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~25\|datac " "Node \"dec\|dec1\|Add2~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~27\|datad " "Node \"dec\|dec1\|Add0~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454689 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~37\|sumout " "Node \"dec\|dec2\|Add2~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~39\|datac " "Node \"dec\|dec2\|Add0~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~39\|sumout " "Node \"dec\|dec2\|Add0~39\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~39\|datad " "Node \"dec\|dec2\|Add0~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~37\|datad " "Node \"dec\|dec2\|Add2~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~37\|datac " "Node \"dec\|dec2\|Add2~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454689 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454689 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~35\|datac " "Node \"dec\|dec2\|Add0~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~35\|sumout " "Node \"dec\|dec2\|Add0~35\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~33\|datad " "Node \"dec\|dec2\|Add2~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~33\|sumout " "Node \"dec\|dec2\|Add2~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~33\|datac " "Node \"dec\|dec2\|Add2~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~35\|datad " "Node \"dec\|dec2\|Add0~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454690 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~31\|datac " "Node \"dec\|dec2\|Add0~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~31\|sumout " "Node \"dec\|dec2\|Add0~31\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~31\|datad " "Node \"dec\|dec2\|Add0~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~29\|datad " "Node \"dec\|dec2\|Add2~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~29\|sumout " "Node \"dec\|dec2\|Add2~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~29\|datac " "Node \"dec\|dec2\|Add2~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454690 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~27\|datac " "Node \"dec\|dec2\|Add0~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~27\|sumout " "Node \"dec\|dec2\|Add0~27\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~27\|datad " "Node \"dec\|dec2\|Add0~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~25\|datad " "Node \"dec\|dec2\|Add2~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~25\|sumout " "Node \"dec\|dec2\|Add2~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~25\|datac " "Node \"dec\|dec2\|Add2~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454690 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~23\|datac " "Node \"dec\|dec2\|Add0~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~23\|sumout " "Node \"dec\|dec2\|Add0~23\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~23\|datad " "Node \"dec\|dec2\|Add0~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~21\|datad " "Node \"dec\|dec2\|Add2~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~21\|sumout " "Node \"dec\|dec2\|Add2~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~21\|datac " "Node \"dec\|dec2\|Add2~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454690 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~37\|sumout " "Node \"dec\|dec1\|Add3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~39\|datac " "Node \"dec\|dec1\|Add1~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~39\|sumout " "Node \"dec\|dec1\|Add1~39\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~39\|datad " "Node \"dec\|dec1\|Add1~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~37\|datad " "Node \"dec\|dec1\|Add3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~37\|datac " "Node \"dec\|dec1\|Add3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454690 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~35\|datac " "Node \"dec\|dec1\|Add1~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~35\|sumout " "Node \"dec\|dec1\|Add1~35\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~33\|datad " "Node \"dec\|dec1\|Add3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~33\|sumout " "Node \"dec\|dec1\|Add3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~33\|datac " "Node \"dec\|dec1\|Add3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~35\|datad " "Node \"dec\|dec1\|Add1~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454690 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~31\|datac " "Node \"dec\|dec1\|Add1~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~31\|sumout " "Node \"dec\|dec1\|Add1~31\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~29\|datad " "Node \"dec\|dec1\|Add3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~29\|sumout " "Node \"dec\|dec1\|Add3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~29\|datac " "Node \"dec\|dec1\|Add3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~31\|datad " "Node \"dec\|dec1\|Add1~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454690 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~27\|datac " "Node \"dec\|dec1\|Add1~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~27\|sumout " "Node \"dec\|dec1\|Add1~27\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~27\|datad " "Node \"dec\|dec1\|Add1~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~25\|datad " "Node \"dec\|dec1\|Add3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~25\|sumout " "Node \"dec\|dec1\|Add3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~25\|datac " "Node \"dec\|dec1\|Add3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454690 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~23\|datac " "Node \"dec\|dec1\|Add1~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~23\|sumout " "Node \"dec\|dec1\|Add1~23\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~23\|datad " "Node \"dec\|dec1\|Add1~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~21\|datad " "Node \"dec\|dec1\|Add3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~21\|sumout " "Node \"dec\|dec1\|Add3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~21\|datac " "Node \"dec\|dec1\|Add3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454690 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454690 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~37\|sumout " "Node \"dec\|dec2\|Add3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~39\|datac " "Node \"dec\|dec2\|Add1~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~39\|sumout " "Node \"dec\|dec2\|Add1~39\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~39\|datad " "Node \"dec\|dec2\|Add1~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~37\|datad " "Node \"dec\|dec2\|Add3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~37\|datac " "Node \"dec\|dec2\|Add3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454691 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~35\|datac " "Node \"dec\|dec2\|Add1~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~35\|sumout " "Node \"dec\|dec2\|Add1~35\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~33\|datad " "Node \"dec\|dec2\|Add3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~33\|sumout " "Node \"dec\|dec2\|Add3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~33\|datac " "Node \"dec\|dec2\|Add3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~35\|datad " "Node \"dec\|dec2\|Add1~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454691 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~31\|datac " "Node \"dec\|dec2\|Add1~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~31\|sumout " "Node \"dec\|dec2\|Add1~31\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~29\|datad " "Node \"dec\|dec2\|Add3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~29\|sumout " "Node \"dec\|dec2\|Add3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~29\|datac " "Node \"dec\|dec2\|Add3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~31\|datad " "Node \"dec\|dec2\|Add1~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454691 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~27\|datac " "Node \"dec\|dec2\|Add1~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~27\|sumout " "Node \"dec\|dec2\|Add1~27\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~25\|datad " "Node \"dec\|dec2\|Add3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~25\|sumout " "Node \"dec\|dec2\|Add3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~25\|datac " "Node \"dec\|dec2\|Add3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~27\|datad " "Node \"dec\|dec2\|Add1~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454691 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~23\|datac " "Node \"dec\|dec2\|Add1~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~23\|sumout " "Node \"dec\|dec2\|Add1~23\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~23\|datad " "Node \"dec\|dec2\|Add1~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~21\|datad " "Node \"dec\|dec2\|Add3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~21\|sumout " "Node \"dec\|dec2\|Add3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~21\|datac " "Node \"dec\|dec2\|Add3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454691 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~21\|sumout " "Node \"dec\|dec1\|Add2~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~23\|datac " "Node \"dec\|dec1\|Add0~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~23\|sumout " "Node \"dec\|dec1\|Add0~23\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~23\|datad " "Node \"dec\|dec1\|Add0~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~21\|datad " "Node \"dec\|dec1\|Add2~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~21\|datac " "Node \"dec\|dec1\|Add2~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454691 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~17\|sumout " "Node \"dec\|dec2\|Add2~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~19\|datac " "Node \"dec\|dec2\|Add0~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~19\|sumout " "Node \"dec\|dec2\|Add0~19\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~19\|datad " "Node \"dec\|dec2\|Add0~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~17\|datad " "Node \"dec\|dec2\|Add2~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~17\|datac " "Node \"dec\|dec2\|Add2~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454691 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~15\|datac " "Node \"dec\|dec2\|Add0~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~15\|sumout " "Node \"dec\|dec2\|Add0~15\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~13\|datad " "Node \"dec\|dec2\|Add2~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~13\|sumout " "Node \"dec\|dec2\|Add2~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~13\|datac " "Node \"dec\|dec2\|Add2~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~15\|datad " "Node \"dec\|dec2\|Add0~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454691 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454691 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~11\|datab " "Node \"dec\|dec2\|Add0~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~11\|sumout " "Node \"dec\|dec2\|Add0~11\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~11\|datad " "Node \"dec\|dec2\|Add0~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~9\|datad " "Node \"dec\|dec2\|Add2~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~9\|sumout " "Node \"dec\|dec2\|Add2~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~9\|datab " "Node \"dec\|dec2\|Add2~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454692 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~7\|datac " "Node \"dec\|dec2\|Add0~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~7\|sumout " "Node \"dec\|dec2\|Add0~7\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~7\|datad " "Node \"dec\|dec2\|Add0~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~5\|datad " "Node \"dec\|dec2\|Add2~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~5\|sumout " "Node \"dec\|dec2\|Add2~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~5\|datab " "Node \"dec\|dec2\|Add2~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454692 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~17\|sumout " "Node \"dec\|dec1\|Add3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~19\|datac " "Node \"dec\|dec1\|Add1~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~19\|sumout " "Node \"dec\|dec1\|Add1~19\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~19\|datad " "Node \"dec\|dec1\|Add1~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~17\|datad " "Node \"dec\|dec1\|Add3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~17\|datac " "Node \"dec\|dec1\|Add3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454692 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~15\|datac " "Node \"dec\|dec1\|Add1~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~15\|sumout " "Node \"dec\|dec1\|Add1~15\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~13\|datad " "Node \"dec\|dec1\|Add3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~13\|sumout " "Node \"dec\|dec1\|Add3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~13\|datac " "Node \"dec\|dec1\|Add3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~15\|datad " "Node \"dec\|dec1\|Add1~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454692 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~11\|datab " "Node \"dec\|dec1\|Add1~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~11\|sumout " "Node \"dec\|dec1\|Add1~11\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~9\|datad " "Node \"dec\|dec1\|Add3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~9\|sumout " "Node \"dec\|dec1\|Add3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~9\|datab " "Node \"dec\|dec1\|Add3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~11\|datad " "Node \"dec\|dec1\|Add1~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454692 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~7\|datac " "Node \"dec\|dec1\|Add1~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~7\|sumout " "Node \"dec\|dec1\|Add1~7\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~7\|datad " "Node \"dec\|dec1\|Add1~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~5\|datad " "Node \"dec\|dec1\|Add3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~5\|sumout " "Node \"dec\|dec1\|Add3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~5\|datab " "Node \"dec\|dec1\|Add3~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454692 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~3\|datab " "Node \"dec\|dec1\|Add1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~3\|sumout " "Node \"dec\|dec1\|Add1~3\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~3\|datad " "Node \"dec\|dec1\|Add1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~1\|datad " "Node \"dec\|dec1\|Add3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~1\|sumout " "Node \"dec\|dec1\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~1\|datac " "Node \"dec\|dec1\|Add3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454692 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~123\|datad " "Node \"dec\|dec1\|Add1~123\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add1~123\|sumout " "Node \"dec\|dec1\|Add1~123\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z0_current\[0\]~90\|datac " "Node \"dec\|dec1\|z0_current\[0\]~90\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z0_current\[0\]~90\|combout " "Node \"dec\|dec1\|z0_current\[0\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~121\|datad " "Node \"dec\|dec1\|Add3~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add3~121\|sumout " "Node \"dec\|dec1\|Add3~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z0_current\[0\]~90\|datab " "Node \"dec\|dec1\|z0_current\[0\]~90\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454692 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 54 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 27 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454692 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~17\|sumout " "Node \"dec\|dec2\|Add3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~19\|datac " "Node \"dec\|dec2\|Add1~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~19\|sumout " "Node \"dec\|dec2\|Add1~19\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~19\|datad " "Node \"dec\|dec2\|Add1~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~17\|datad " "Node \"dec\|dec2\|Add3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~17\|datac " "Node \"dec\|dec2\|Add3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454693 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~15\|datac " "Node \"dec\|dec2\|Add1~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~15\|sumout " "Node \"dec\|dec2\|Add1~15\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~13\|datad " "Node \"dec\|dec2\|Add3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~13\|sumout " "Node \"dec\|dec2\|Add3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~13\|datac " "Node \"dec\|dec2\|Add3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~15\|datad " "Node \"dec\|dec2\|Add1~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454693 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~11\|datab " "Node \"dec\|dec2\|Add1~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~11\|sumout " "Node \"dec\|dec2\|Add1~11\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~9\|datad " "Node \"dec\|dec2\|Add3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~9\|sumout " "Node \"dec\|dec2\|Add3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~9\|datab " "Node \"dec\|dec2\|Add3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~11\|datad " "Node \"dec\|dec2\|Add1~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454693 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~7\|datac " "Node \"dec\|dec2\|Add1~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~7\|sumout " "Node \"dec\|dec2\|Add1~7\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~7\|datad " "Node \"dec\|dec2\|Add1~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~5\|datad " "Node \"dec\|dec2\|Add3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~5\|sumout " "Node \"dec\|dec2\|Add3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~5\|datab " "Node \"dec\|dec2\|Add3~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454693 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~3\|datab " "Node \"dec\|dec2\|Add1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~3\|sumout " "Node \"dec\|dec2\|Add1~3\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~3\|datad " "Node \"dec\|dec2\|Add1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~1\|datad " "Node \"dec\|dec2\|Add3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~1\|sumout " "Node \"dec\|dec2\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~1\|datac " "Node \"dec\|dec2\|Add3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454693 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~123\|datad " "Node \"dec\|dec2\|Add1~123\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add1~123\|sumout " "Node \"dec\|dec2\|Add1~123\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y0_current\[0\]~90\|datac " "Node \"dec\|dec2\|y0_current\[0\]~90\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y0_current\[0\]~90\|combout " "Node \"dec\|dec2\|y0_current\[0\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~121\|datad " "Node \"dec\|dec2\|Add3~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add3~121\|sumout " "Node \"dec\|dec2\|Add3~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y0_current\[0\]~90\|datab " "Node \"dec\|dec2\|y0_current\[0\]~90\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 44 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 27 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454693 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~17\|sumout " "Node \"dec\|dec1\|Add2~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~19\|datac " "Node \"dec\|dec1\|Add0~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~19\|sumout " "Node \"dec\|dec1\|Add0~19\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~19\|datad " "Node \"dec\|dec1\|Add0~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~17\|datad " "Node \"dec\|dec1\|Add2~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~17\|datac " "Node \"dec\|dec1\|Add2~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454693 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~15\|datac " "Node \"dec\|dec1\|Add0~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~15\|sumout " "Node \"dec\|dec1\|Add0~15\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~13\|datad " "Node \"dec\|dec1\|Add2~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~13\|sumout " "Node \"dec\|dec1\|Add2~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~13\|datac " "Node \"dec\|dec1\|Add2~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~15\|datad " "Node \"dec\|dec1\|Add0~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454693 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~11\|datab " "Node \"dec\|dec1\|Add0~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~11\|sumout " "Node \"dec\|dec1\|Add0~11\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~9\|datad " "Node \"dec\|dec1\|Add2~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~9\|sumout " "Node \"dec\|dec1\|Add2~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~9\|datab " "Node \"dec\|dec1\|Add2~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~11\|datad " "Node \"dec\|dec1\|Add0~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454693 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454693 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~7\|datac " "Node \"dec\|dec1\|Add0~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~7\|sumout " "Node \"dec\|dec1\|Add0~7\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~5\|datad " "Node \"dec\|dec1\|Add2~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~5\|sumout " "Node \"dec\|dec1\|Add2~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~5\|datab " "Node \"dec\|dec1\|Add2~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~7\|datad " "Node \"dec\|dec1\|Add0~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454694 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~3\|datab " "Node \"dec\|dec1\|Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~3\|sumout " "Node \"dec\|dec1\|Add0~3\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~3\|datad " "Node \"dec\|dec1\|Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~1\|datad " "Node \"dec\|dec1\|Add2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~1\|sumout " "Node \"dec\|dec1\|Add2~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~1\|datac " "Node \"dec\|dec1\|Add2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454694 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~123\|datad " "Node \"dec\|dec1\|Add0~123\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add0~123\|sumout " "Node \"dec\|dec1\|Add0~123\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z1_current\[0\]~90\|datac " "Node \"dec\|dec1\|z1_current\[0\]~90\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z1_current\[0\]~90\|combout " "Node \"dec\|dec1\|z1_current\[0\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~121\|datad " "Node \"dec\|dec1\|Add2~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|Add2~121\|sumout " "Node \"dec\|dec1\|Add2~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec1\|z1_current\[0\]~90\|datab " "Node \"dec\|dec1\|z1_current\[0\]~90\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""}  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 53 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 29 -1 0 } } { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454694 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~1\|datad " "Node \"dec\|dec2\|Add2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~1\|sumout " "Node \"dec\|dec2\|Add2~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~1\|datac " "Node \"dec\|dec2\|Add2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~3\|datab " "Node \"dec\|dec2\|Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~3\|sumout " "Node \"dec\|dec2\|Add0~3\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~3\|datad " "Node \"dec\|dec2\|Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454694 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~121\|datad " "Node \"dec\|dec2\|Add2~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add2~121\|sumout " "Node \"dec\|dec2\|Add2~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y1_current\[0\]~90\|datab " "Node \"dec\|dec2\|y1_current\[0\]~90\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y1_current\[0\]~90\|combout " "Node \"dec\|dec2\|y1_current\[0\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~123\|datad " "Node \"dec\|dec2\|Add0~123\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|Add0~123\|sumout " "Node \"dec\|dec2\|Add0~123\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""} { "Warning" "WSTA_SCC_NODE" "dec\|dec2\|y1_current\[0\]~90\|datac " "Node \"dec\|dec2\|y1_current\[0\]~90\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621443454694 ""}  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 46 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 29 -1 0 } } { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621443454694 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dec\|Selector265~0  from: datac  to: combout " "Cell: dec\|Selector265~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621443454704 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621443454704 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621443454711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621443454713 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621443454713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621443454840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621443454841 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621443454841 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621443454892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621443457720 ""}
{ "Info" "IVP