
*** Running vivado
    with args -log Oscilloscope_v1.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Oscilloscope_v1.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Oscilloscope_v1.tcl -notrace
Command: synth_design -top Oscilloscope_v1 -part xc7a100tcsg324-3 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/xadc_wiz_0/xadc_wiz_0.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19952 
WARNING: [Synth 8-992] isTriggered is already implicitly declared earlier [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:164]
WARNING: [Synth 8-992] drawStarting is already implicitly declared earlier [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:198]
WARNING: [Synth 8-992] curveAddressOut is already implicitly declared earlier [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:199]
WARNING: [Synth 8-992] curveAddressOut2 is already implicitly declared earlier [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:230]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1068.512 ; gain = 173.324 ; free physical = 1964 ; free virtual = 13209
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Oscilloscope_v1' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:24]
	Parameter DISPLAY_X_BITS bound to: 11 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 11 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter RGB_BITS bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ScopeSettings' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:23]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter SCALE_FACTOR_SIZE bound to: 5 - type: integer 
	Parameter TRIGGER_THRESHOLD_ADJUST bound to: 96 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:34]
INFO: [Synth 8-256] done synthesizing module 'ScopeSettings' (2#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:23]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:70]
INFO: [Synth 8-638] synthesizing module 'debounce' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/Downloads/debounce.v:4]
	Parameter DELAY bound to: 270000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/Downloads/debounce.v:4]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:71]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:72]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:74]
INFO: [Synth 8-638] synthesizing module 'ButtonSinglePulse' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ButtonSinglePulse.v:8]
INFO: [Synth 8-256] done synthesizing module 'ButtonSinglePulse' (4#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ButtonSinglePulse.v:8]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:75]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:76]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'xadc_wiz_0' (5#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'XLXI_7' of module 'xadc_wiz_0' requires 21 connections, but only 17 given [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:88]
INFO: [Synth 8-638] synthesizing module 'ADCController' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/proj/XADC_Demo.srcs/sources_1/new/ADCController.v:25]
	Parameter CONVERSION_PERIOD bound to: 216666 - type: integer 
	Parameter IO_BITS bound to: 12 - type: integer 
	Parameter INPUT_OFFSET bound to: 2048 - type: integer 
	Parameter LOG_SCALE_FACTOR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADCController' (6#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/proj/XADC_Demo.srcs/sources_1/new/ADCController.v:25]
INFO: [Synth 8-638] synthesizing module 'EdgeTypeDetector' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/tmp/EdgeTypeDetector.v:6]
	Parameter DATA_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EdgeTypeDetector' (7#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/tmp/EdgeTypeDetector.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'estimatedSlope' does not match port width (12) of module 'EdgeTypeDetector' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:133]
INFO: [Synth 8-638] synthesizing module 'BufferSelector' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/BufferSelector.v:9]
INFO: [Synth 8-256] done synthesizing module 'BufferSelector' (8#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/BufferSelector.v:9]
INFO: [Synth 8-638] synthesizing module 'buffer' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:31]
	Parameter LOG_SAMPLES bound to: 12 - type: integer 
	Parameter SAMPLE_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'buffer' (10#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:31]
WARNING: [Synth 8-689] width (14) of port connection 'dataIn' does not match port width (12) of module 'buffer' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:153]
INFO: [Synth 8-638] synthesizing module 'TriggerRisingEdgeSteady' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v:42]
	Parameter DATA_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TriggerRisingEdgeSteady' (11#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v:42]
INFO: [Synth 8-638] synthesizing module 'xvga1280_1024' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/xvga.v:56]
INFO: [Synth 8-256] done synthesizing module 'xvga1280_1024' (12#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/xvga.v:56]
INFO: [Synth 8-638] synthesizing module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Grid.v:24]
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter GRID_COLOR bound to: 12'b110011001100 
	Parameter COLOR_PIXELS bound to: 100 - type: integer 
	Parameter ADDITIONAL_LINE_PIXELS bound to: 0 - type: integer 
	Parameter ADDITIONAL_ZERO_LINE_PIXELS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Grid' (13#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Grid.v:24]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:194]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:194]
WARNING: [Synth 8-689] width (11) of port connection 'gridDisplayX' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:195]
WARNING: [Synth 8-689] width (11) of port connection 'gridDisplayY' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:195]
WARNING: [Synth 8-689] width (12) of port connection 'pixel' does not match port width (100) of module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:196]
INFO: [Synth 8-638] synthesizing module 'Curve' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
	Parameter DATA_IN_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter RGB_COLOR bound to: 12'b111111110000 
	Parameter RGB_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_WIDTH bound to: 1280 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 1024 - type: integer 
	Parameter REAL_DISPLAY_WIDTH bound to: 1688 - type: integer 
	Parameter REAL_DISPLAY_HEIGHT bound to: 1066 - type: integer 
	Parameter HEIGHT_ZERO_PIXEL bound to: 512 - type: integer 
	Parameter ADDITIONAL_WAVE_PIXELS bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Curve' (14#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:214]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:215]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayX' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:223]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayY' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:224]
INFO: [Synth 8-638] synthesizing module 'Curve__parameterized0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
	Parameter DATA_IN_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter RGB_COLOR bound to: 12'b000011111111 
	Parameter RGB_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_WIDTH bound to: 1280 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 1024 - type: integer 
	Parameter REAL_DISPLAY_WIDTH bound to: 1688 - type: integer 
	Parameter REAL_DISPLAY_HEIGHT bound to: 1066 - type: integer 
	Parameter HEIGHT_ZERO_PIXEL bound to: 512 - type: integer 
	Parameter ADDITIONAL_WAVE_PIXELS bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Curve__parameterized0' (14#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:245]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:246]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayX' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:254]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayY' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:255]
INFO: [Synth 8-638] synthesizing module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/TriggerLevelSprite.v:4]
	Parameter DATA_IN_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter RGB_BITS bound to: 12 - type: integer 
	Parameter RGB_COLOR bound to: 12'b111100000000 
	Parameter DISPLAY_WIDTH bound to: 1280 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 1024 - type: integer 
	Parameter HEIGHT_ZERO_PIXEL bound to: 512 - type: integer 
	Parameter ADDITIONAL_LINE_PIXELS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HorizontalLineSprite' (15#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/TriggerLevelSprite.v:4]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:265]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3848] Net an in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:36]
WARNING: [Synth 8-3848] Net dp in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:37]
WARNING: [Synth 8-3848] Net seg in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:38]
INFO: [Synth 8-256] done synthesizing module 'Oscilloscope_v1' (16#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:24]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[11]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[10]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[9]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[8]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[7]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[6]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[5]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[4]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[3]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[2]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[1]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[0]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[7]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[6]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[5]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[4]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[3]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[2]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[15]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[14]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[7]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[6]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[5]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[4]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[3]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[2]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[1]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[0]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port dp
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[6]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[5]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[4]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[3]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[2]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[1]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[0]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port SW[9]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port SW[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.770 ; gain = 201.582 ; free physical = 1933 ; free virtual = 13180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.770 ; gain = 201.582 ; free physical = 1933 ; free virtual = 13180
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/xadc_wiz_0/xadc_wiz_0.dcp]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'Buffer/bram0'. 4 instances of this cell are unresolved black boxes. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:54]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'ClockDivider' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:51]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xadc_wiz_0' instantiated as 'XLXI_7' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:88]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram0'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram1'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram0'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram1'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp_2/clk_wiz_0_in_context.xdc] for cell 'ClockDivider'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp_2/clk_wiz_0_in_context.xdc] for cell 'ClockDivider'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp_3/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp_3/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'vauxn3'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'vauxp3'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'vauxn10'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'vauxp10'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'vauxn2'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'vauxp2'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:149]
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Oscilloscope_v1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Oscilloscope_v1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Oscilloscope_v1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.469 ; gain = 0.004 ; free physical = 1646 ; free virtual = 12903
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer/bram0' at clock pin 'clka' is different from the actual clock period '9.231', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer/bram1' at clock pin 'clka' is different from the actual clock period '9.231', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer2/bram0' at clock pin 'clka' is different from the actual clock period '9.231', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer2/bram1' at clock pin 'clka' is different from the actual clock period '9.231', this can result in different synthesis results.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/xadc_wiz_0/xadc_wiz_0.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1645 ; free virtual = 12891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1644 ; free virtual = 12891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp_2/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-19947-eecs-digital-03/dcp_2/clk_wiz_0_in_context.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1644 ; free virtual = 12891
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ram1_din_reg[11:0]' into 'ram0_din_reg[11:0]' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:79]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1675 ; free virtual = 12921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 12    
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              100 Bit    Registers := 1     
	               14 Bit    Registers := 9     
	               12 Bit    Registers := 37    
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Multipliers : 
	                 3x12  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 13    
	  24 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Oscilloscope_v1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ScopeSettings 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ButtonSinglePulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ADCController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module EdgeTypeDetector 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 9     
	               12 Bit    Registers := 9     
	                5 Bit    Registers := 1     
+---Multipliers : 
	                 3x12  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module BufferSelector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module TriggerRisingEdgeSteady 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module xvga1280_1024 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Grid 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  24 Input     12 Bit        Muxes := 1     
Module Curve 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Curve__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module HorizontalLineSprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1675 ; free virtual = 12921
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1675 ; free virtual = 12921
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1675 ; free virtual = 12921

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'myed/intermediates_reg[4][0]' (FDE) to 'myed/intermediates_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'myed/intermediates_reg[4][12]' (FDE) to 'myed/intermediates_reg[4][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myed/\intermediates_reg[2][0] )
INFO: [Synth 8-3886] merging instance 'myed/intermediates_reg[2][12]' (FDE) to 'myed/intermediates_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'myed/estimatedSlope_reg[0]' (FDE) to 'myed/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'myed/estimatedSlope_reg[1]' (FDE) to 'myed/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'myed/estimatedSlope_reg[2]' (FDE) to 'myed/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'myed/estimatedSlope_reg[3]' (FDE) to 'myed/estimatedSlope_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myed/\estimatedSlope_reg[4] )
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[0]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[12]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[13]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[14]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[15]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[16]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[17]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[18]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[19]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[20]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[21]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[22]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[23]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[24]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[25]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[26]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[27]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[28]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[29]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[30]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[31]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[32]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[33]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[34]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[35]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[36]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[37]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[38]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[39]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[40]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[41]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[42]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[43]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[44]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[45]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[46]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[47]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[48]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[49]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[50]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[51]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[52]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[53]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[54]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[55]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[56]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[57]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[58]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[59]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[60]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[61]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[62]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[63]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[64]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[65]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[66]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[67]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[68]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[69]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[70]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[71]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[72]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[73]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[74]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[75]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[76]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[77]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[78]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[79]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[80]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[81]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[82]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[83]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[84]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[85]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[86]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[87]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[88]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[89]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[90]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[91]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[92]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[93]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[94]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[95]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[96]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[97]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[98]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[99]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[1]' (FDR) to 'myGrid/pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[2]' (FDS) to 'myGrid/pixel_reg[3]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[3]' (FDS) to 'myGrid/pixel_reg[6]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[4]' (FDR) to 'myGrid/pixel_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myGrid/\pixel_reg[9] )
WARNING: [Synth 8-3332] Sequential element (triggerThreshold_reg[0]) is unused and will be removed from module ScopeSettings.
WARNING: [Synth 8-3332] Sequential element (triggerThreshold_reg[1]) is unused and will be removed from module ScopeSettings.
WARNING: [Synth 8-3332] Sequential element (triggerThreshold_reg[2]) is unused and will be removed from module ScopeSettings.
WARNING: [Synth 8-3332] Sequential element (triggerThreshold_reg[3]) is unused and will be removed from module ScopeSettings.
WARNING: [Synth 8-3332] Sequential element (triggerThreshold_reg[4]) is unused and will be removed from module ScopeSettings.
WARNING: [Synth 8-3332] Sequential element (requestConversion_reg) is unused and will be removed from module ADCController.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[4][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[2][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[4]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[3]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[2]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[1]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[0]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[2][0]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[4][0]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousData_reg[3]) is unused and will be removed from module TriggerRisingEdgeSteady.
WARNING: [Synth 8-3332] Sequential element (previousData_reg[2]) is unused and will be removed from module TriggerRisingEdgeSteady.
WARNING: [Synth 8-3332] Sequential element (previousData_reg[1]) is unused and will be removed from module TriggerRisingEdgeSteady.
WARNING: [Synth 8-3332] Sequential element (previousData_reg[0]) is unused and will be removed from module TriggerRisingEdgeSteady.
WARNING: [Synth 8-3332] Sequential element (previousData2_reg[3]) is unused and will be removed from module TriggerRisingEdgeSteady.
WARNING: [Synth 8-3332] Sequential element (previousData2_reg[2]) is unused and will be removed from module TriggerRisingEdgeSteady.
WARNING: [Synth 8-3332] Sequential element (previousData2_reg[1]) is unused and will be removed from module TriggerRisingEdgeSteady.
WARNING: [Synth 8-3332] Sequential element (previousData2_reg[0]) is unused and will be removed from module TriggerRisingEdgeSteady.
WARNING: [Synth 8-3332] Sequential element (gridDisplayX_reg[11]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (gridDisplayY_reg[11]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[99]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[98]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[97]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[96]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[95]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[94]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[93]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[92]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[91]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[90]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[89]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[88]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[87]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[86]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[85]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[84]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[83]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[82]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[81]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[80]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[79]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[78]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[77]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[76]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[75]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[74]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[73]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[72]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[71]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[70]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[69]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[68]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[67]) is unused and will be removed from module Grid.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer2/\ram0_din_reg[4] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1630 ; free virtual = 12876
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1630 ; free virtual = 12876

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ClockDivider/clk_out1' to pin 'ClockDivider/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ClockDivider/clk_out2' to pin 'ClockDivider/bbstub_clk_out2/O'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1606 ; free virtual = 12854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1616 ; free virtual = 12863
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1616 ; free virtual = 12863

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1616 ; free virtual = 12863
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin dwe_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin vp_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin vn_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1612 ; free virtual = 12858
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1612 ; free virtual = 12858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1612 ; free virtual = 12858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|EdgeTypeDetector | previousSmoothedSamples_reg[4][6] | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
+-----------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |xadc_wiz_0    |         1|
|3     |blk_mem_gen_0 |         4|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |blk_mem_gen_0    |     1|
|2     |blk_mem_gen_0__2 |     1|
|3     |blk_mem_gen_0__3 |     1|
|4     |blk_mem_gen_0__4 |     1|
|5     |clk_wiz_0        |     1|
|6     |xadc_wiz_0       |     1|
|7     |CARRY4           |   120|
|8     |LUT1             |   288|
|9     |LUT2             |   127|
|10    |LUT3             |   112|
|11    |LUT4             |   154|
|12    |LUT5             |    36|
|13    |LUT6             |   121|
|14    |SRL16E           |     7|
|15    |FDRE             |   642|
|16    |FDSE             |     2|
|17    |IBUF             |     7|
|18    |OBUF             |    28|
|19    |OBUFT            |    18|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+------------------------+------+
|      |Instance         |Module                  |Cells |
+------+-----------------+------------------------+------+
|1     |top              |                        |  1790|
|2     |  myss           |ScopeSettings           |    28|
|3     |  nolabel_line70 |debounce__1             |    53|
|4     |  nolabel_line71 |debounce__2             |    53|
|5     |  nolabel_line72 |debounce                |    53|
|6     |  nolabel_line74 |ButtonSinglePulse__1    |     3|
|7     |  nolabel_line75 |ButtonSinglePulse__2    |     3|
|8     |  nolabel_line76 |ButtonSinglePulse       |     3|
|9     |  adcc           |ADCController           |    14|
|10    |  myed           |EdgeTypeDetector        |   288|
|11    |  mybs           |BufferSelector          |     2|
|12    |  Buffer         |buffer__2               |   247|
|13    |  Buffer2        |buffer                  |   242|
|14    |  Trigger        |TriggerRisingEdgeSteady |    49|
|15    |  myXVGA         |xvga1280_1024           |    73|
|16    |  myGrid         |Grid                    |    49|
|17    |  myCurve        |Curve                   |   259|
|18    |  myCurve2       |Curve__parameterized0   |   159|
|19    |  mytls          |HorizontalLineSprite    |    91|
+------+-----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1612 ; free virtual = 12858
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 67 critical warnings and 201 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1468.469 ; gain = 103.438 ; free physical = 1612 ; free virtual = 12858
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1468.469 ; gain = 573.281 ; free physical = 1612 ; free virtual = 12858
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 187 Warnings, 67 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.469 ; gain = 487.719 ; free physical = 1604 ; free virtual = 12849
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1500.484 ; gain = 0.000 ; free physical = 1601 ; free virtual = 12847
INFO: [Common 17-206] Exiting Vivado at Tue Nov 15 17:16:30 2016...
