#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Aug  7 21:32:02 2025
# Process ID: 16480
# Current directory: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/impl_2
# Command line: vivado -log bd_8x8_bram_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_8x8_bram_wrapper.tcl -notrace
# Log file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/impl_2/bd_8x8_bram_wrapper.vdi
# Journal file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/impl_2/vivado.jou
# Running On: ulisses-thinkpad, OS: Linux, CPU Frequency: 3331.700 MHz, CPU Physical cores: 12, Host memory: 15491 MB
#-----------------------------------------------------------
source bd_8x8_bram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:mxm_execute_ursa:1.0'. The one found in IP location '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip/ursa_16x16' will take precedence over the same IP in locations: 
   /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip/ursa_8x8
   /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ip/ursa_4x4
Command: link_design -top bd_8x8_bram_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_axi_bram_ctrl_0_0/bd_8x8_bram_axi_bram_ctrl_0_0.dcp' for cell 'bd_8x8_bram_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_axi_bram_ctrl_0_1/bd_8x8_bram_axi_bram_ctrl_0_1.dcp' for cell 'bd_8x8_bram_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_axi_bram_ctrl_0_2/bd_8x8_bram_axi_bram_ctrl_0_2.dcp' for cell 'bd_8x8_bram_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_blk_mem_gen_0_0/bd_8x8_bram_blk_mem_gen_0_0.dcp' for cell 'bd_8x8_bram_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_blk_mem_gen_0_1/bd_8x8_bram_blk_mem_gen_0_1.dcp' for cell 'bd_8x8_bram_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_blk_mem_gen_0_2/bd_8x8_bram_blk_mem_gen_0_2.dcp' for cell 'bd_8x8_bram_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_mxm_execute_ursa_0_6/bd_8x8_bram_mxm_execute_ursa_0_6.dcp' for cell 'bd_8x8_bram_i/mxm_execute_ursa_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_processing_system7_0_0/bd_8x8_bram_processing_system7_0_0.dcp' for cell 'bd_8x8_bram_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_rst_ps7_0_100M_0/bd_8x8_bram_rst_ps7_0_100M_0.dcp' for cell 'bd_8x8_bram_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_xbar_0/bd_8x8_bram_xbar_0.dcp' for cell 'bd_8x8_bram_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_xbar_1/bd_8x8_bram_xbar_1.dcp' for cell 'bd_8x8_bram_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_xbar_2/bd_8x8_bram_xbar_2.dcp' for cell 'bd_8x8_bram_i/axi_interconnect_2/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_xbar_3/bd_8x8_bram_xbar_3.dcp' for cell 'bd_8x8_bram_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_auto_pc_0/bd_8x8_bram_auto_pc_0.dcp' for cell 'bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_auto_pc_1/bd_8x8_bram_auto_pc_1.dcp' for cell 'bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_auto_pc_2/bd_8x8_bram_auto_pc_2.dcp' for cell 'bd_8x8_bram_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1812.691 ; gain = 5.000 ; free physical = 7705 ; free virtual = 15419
INFO: [Netlist 29-17] Analyzing 2786 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_processing_system7_0_0/bd_8x8_bram_processing_system7_0_0.xdc] for cell 'bd_8x8_bram_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_processing_system7_0_0/bd_8x8_bram_processing_system7_0_0.xdc] for cell 'bd_8x8_bram_i/processing_system7_0/inst'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_rst_ps7_0_100M_0/bd_8x8_bram_rst_ps7_0_100M_0_board.xdc] for cell 'bd_8x8_bram_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_rst_ps7_0_100M_0/bd_8x8_bram_rst_ps7_0_100M_0_board.xdc] for cell 'bd_8x8_bram_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_rst_ps7_0_100M_0/bd_8x8_bram_rst_ps7_0_100M_0.xdc] for cell 'bd_8x8_bram_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado/ursa.gen/sources_1/bd/bd_8x8_bram/ip/bd_8x8_bram_rst_ps7_0_100M_0/bd_8x8_bram_rst_ps7_0_100M_0.xdc] for cell 'bd_8x8_bram_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.srcs/no_scrub/new/constrs.xdc]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.srcs/no_scrub/new/constrs.xdc]
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.srcs/no_scrub/new/no_scrub.xdc]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.srcs/no_scrub/new/no_scrub.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'bd_8x8_bram_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.363 ; gain = 0.000 ; free physical = 7527 ; free virtual = 15243
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2326.363 ; gain = 964.789 ; free physical = 7527 ; free virtual = 15243
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2326.363 ; gain = 0.000 ; free physical = 7515 ; free virtual = 15232

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d05ca48f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.695 ; gain = 402.332 ; free physical = 7094 ; free virtual = 14827

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: d05ca48f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3041.383 ; gain = 0.000 ; free physical = 6784 ; free virtual = 14517

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: d05ca48f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3041.383 ; gain = 0.000 ; free physical = 6784 ; free virtual = 14517
Phase 1 Initialization | Checksum: d05ca48f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3041.383 ; gain = 0.000 ; free physical = 6784 ; free virtual = 14517

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: d05ca48f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3041.383 ; gain = 0.000 ; free physical = 6785 ; free virtual = 14518

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: d05ca48f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3041.383 ; gain = 0.000 ; free physical = 6785 ; free virtual = 14518
Phase 2 Timer Update And Timing Data Collection | Checksum: d05ca48f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3041.383 ; gain = 0.000 ; free physical = 6785 ; free virtual = 14518

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 28 inverters resulting in an inversion of 288 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f67d41ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3041.383 ; gain = 0.000 ; free physical = 6785 ; free virtual = 14518
Retarget | Checksum: f67d41ca
INFO: [Opt 31-389] Phase Retarget created 131 cells and removed 212 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 77 inverter(s) to 77 load pin(s).
Phase 4 Constant propagation | Checksum: 107daa840

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3041.383 ; gain = 0.000 ; free physical = 6783 ; free virtual = 14520
Constant propagation | Checksum: 107daa840
INFO: [Opt 31-389] Phase Constant propagation created 1200 cells and removed 3234 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 162a92a0d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3041.383 ; gain = 0.000 ; free physical = 6796 ; free virtual = 14522
Sweep | Checksum: 162a92a0d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 933 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 162a92a0d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3073.398 ; gain = 32.016 ; free physical = 6796 ; free virtual = 14522
BUFG optimization | Checksum: 162a92a0d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[8].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[9].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[8].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[9].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[8].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[9].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 162a92a0d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3073.398 ; gain = 32.016 ; free physical = 6796 ; free virtual = 14522
Shift Register Optimization | Checksum: 162a92a0d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 10624d08c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3073.398 ; gain = 32.016 ; free physical = 6795 ; free virtual = 14522
Post Processing Netlist | Checksum: 10624d08c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14aa4cb21

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.398 ; gain = 32.016 ; free physical = 6782 ; free virtual = 14508

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3073.398 ; gain = 0.000 ; free physical = 6782 ; free virtual = 14508
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14aa4cb21

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.398 ; gain = 32.016 ; free physical = 6781 ; free virtual = 14507
Phase 9 Finalization | Checksum: 14aa4cb21

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.398 ; gain = 32.016 ; free physical = 6781 ; free virtual = 14507
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             131  |             212  |                                              0  |
|  Constant propagation         |            1200  |            3234  |                                              0  |
|  Sweep                        |               0  |             933  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14aa4cb21

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.398 ; gain = 32.016 ; free physical = 6781 ; free virtual = 14507
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.398 ; gain = 0.000 ; free physical = 6781 ; free virtual = 14508

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 2 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 19dce9a10

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6516 ; free virtual = 14249
Ending Power Optimization Task | Checksum: 19dce9a10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3456.297 ; gain = 382.898 ; free physical = 6516 ; free virtual = 14249

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19dce9a10

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6516 ; free virtual = 14249

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6516 ; free virtual = 14249
Ending Netlist Obfuscation Task | Checksum: 1be35ac93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6516 ; free virtual = 14249
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3456.297 ; gain = 1129.934 ; free physical = 6516 ; free virtual = 14249
INFO: [runtcl-4] Executing : report_drc -file bd_8x8_bram_wrapper_drc_opted.rpt -pb bd_8x8_bram_wrapper_drc_opted.pb -rpx bd_8x8_bram_wrapper_drc_opted.rpx
Command: report_drc -file bd_8x8_bram_wrapper_drc_opted.rpt -pb bd_8x8_bram_wrapper_drc_opted.pb -rpx bd_8x8_bram_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/impl_2/bd_8x8_bram_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6499 ; free virtual = 14235
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6499 ; free virtual = 14235
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6499 ; free virtual = 14239
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6499 ; free virtual = 14240
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6499 ; free virtual = 14240
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6499 ; free virtual = 14241
Write Physdb Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6499 ; free virtual = 14241
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/impl_2/bd_8x8_bram_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6480 ; free virtual = 14227
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: faa30f8e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6480 ; free virtual = 14227
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6480 ; free virtual = 14227

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d2bc17e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6464 ; free virtual = 14213

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a7b1b6e3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6467 ; free virtual = 14219

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a7b1b6e3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6467 ; free virtual = 14218
Phase 1 Placer Initialization | Checksum: a7b1b6e3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6467 ; free virtual = 14218

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e8a22c26

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6511 ; free virtual = 14264

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a5b46ee3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6529 ; free virtual = 14282

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a5b46ee3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6529 ; free virtual = 14282

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 161289b9f

Time (s): cpu = 00:01:14 ; elapsed = 00:00:28 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6507 ; free virtual = 14264

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 47 LUTNM shape to break, 4583 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 34, two critical 13, total 47, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2253 nets or LUTs. Breaked 47 LUTs, combined 2206 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6508 ; free virtual = 14267

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           47  |           2206  |                  2253  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           47  |           2206  |                  2253  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: f4dde812

Time (s): cpu = 00:01:20 ; elapsed = 00:00:32 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6513 ; free virtual = 14272
Phase 2.4 Global Placement Core | Checksum: 185675047

Time (s): cpu = 00:01:23 ; elapsed = 00:00:33 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6519 ; free virtual = 14278
Phase 2 Global Placement | Checksum: 185675047

Time (s): cpu = 00:01:23 ; elapsed = 00:00:33 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6519 ; free virtual = 14278

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 139223f56

Time (s): cpu = 00:01:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6491 ; free virtual = 14251

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11bdd2202

Time (s): cpu = 00:01:35 ; elapsed = 00:00:37 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6473 ; free virtual = 14233

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16a74bb95

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6472 ; free virtual = 14232

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: df8b787e

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6472 ; free virtual = 14232

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10f2cb52a

Time (s): cpu = 00:01:46 ; elapsed = 00:00:40 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6463 ; free virtual = 14223

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e644ce48

Time (s): cpu = 00:01:54 ; elapsed = 00:00:49 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6455 ; free virtual = 14216

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18ac59bbc

Time (s): cpu = 00:01:56 ; elapsed = 00:00:50 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6468 ; free virtual = 14227

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16b4b726e

Time (s): cpu = 00:01:56 ; elapsed = 00:00:50 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6468 ; free virtual = 14227

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15759e00d

Time (s): cpu = 00:02:11 ; elapsed = 00:00:55 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6456 ; free virtual = 14216
Phase 3 Detail Placement | Checksum: 15759e00d

Time (s): cpu = 00:02:12 ; elapsed = 00:00:55 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6456 ; free virtual = 14216

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21b9dafa9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.784 | TNS=-194.930 |
Phase 1 Physical Synthesis Initialization | Checksum: 241f0f0e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6451 ; free virtual = 14211
INFO: [Place 46-33] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[0]_rep[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 241f0f0e8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6439 ; free virtual = 14199
Phase 4.1.1.1 BUFG Insertion | Checksum: 21b9dafa9

Time (s): cpu = 00:02:30 ; elapsed = 00:01:02 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6449 ; free virtual = 14209

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.117. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 125821817

Time (s): cpu = 00:02:51 ; elapsed = 00:01:14 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6448 ; free virtual = 14210

Time (s): cpu = 00:02:51 ; elapsed = 00:01:14 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6448 ; free virtual = 14210
Phase 4.1 Post Commit Optimization | Checksum: 125821817

Time (s): cpu = 00:02:52 ; elapsed = 00:01:14 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6448 ; free virtual = 14210

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 125821817

Time (s): cpu = 00:02:52 ; elapsed = 00:01:15 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6447 ; free virtual = 14210

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                8x8|                8x8|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 125821817

Time (s): cpu = 00:02:52 ; elapsed = 00:01:15 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6449 ; free virtual = 14212
Phase 4.3 Placer Reporting | Checksum: 125821817

Time (s): cpu = 00:02:53 ; elapsed = 00:01:15 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6449 ; free virtual = 14212

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6449 ; free virtual = 14212

Time (s): cpu = 00:02:53 ; elapsed = 00:01:15 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6449 ; free virtual = 14212
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10e46af22

Time (s): cpu = 00:02:53 ; elapsed = 00:01:16 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6449 ; free virtual = 14211
Ending Placer Task | Checksum: 87cbf983

Time (s): cpu = 00:02:53 ; elapsed = 00:01:16 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6449 ; free virtual = 14211
97 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:55 ; elapsed = 00:01:17 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6449 ; free virtual = 14211
INFO: [runtcl-4] Executing : report_io -file bd_8x8_bram_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6425 ; free virtual = 14187
INFO: [runtcl-4] Executing : report_utilization -file bd_8x8_bram_wrapper_utilization_placed.rpt -pb bd_8x8_bram_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_8x8_bram_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6412 ; free virtual = 14175
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6422 ; free virtual = 14196
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6343 ; free virtual = 14165
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6343 ; free virtual = 14165
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6345 ; free virtual = 14168
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6337 ; free virtual = 14165
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6337 ; free virtual = 14166
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6337 ; free virtual = 14166
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/impl_2/bd_8x8_bram_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6378 ; free virtual = 14160
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6376 ; free virtual = 14158
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 11.97s |  WALL: 3.53s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6376 ; free virtual = 14158

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.117 | TNS=-168.797 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c2dde8a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6384 ; free virtual = 14165
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.117 | TNS=-168.797 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c2dde8a7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6385 ; free virtual = 14167

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.117 | TNS=-168.797 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_1_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0[11]_i_5_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__388_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_2_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__332_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__331_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][7]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][8]_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.102 | TNS=-167.904 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[11]_i_1_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/PCIN__0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[7]_i_2_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_n_15659. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__369_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_i_4__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.986 | TNS=-167.161 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__314_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__313_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][2]_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.982 | TNS=-167.145 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__323_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__322_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][4]_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][5]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/ap_CS_fsm_reg[7]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__312_i_18_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]_i_1_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5. Replicated 4 times.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.967 | TNS=-166.318 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_9[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.961 | TNS=-166.297 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_9[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][2]_6[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.957 | TNS=-166.289 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__312_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_8[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.948 | TNS=-166.263 |
INFO: [Physopt 32-81] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.947 | TNS=-166.013 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0[11]_i_5_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/PCIN__0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__388_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_1__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.942 | TNS=-165.962 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386_i_1__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.941 | TNS=-165.846 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/D[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0[14]_i_4_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/PCIN__0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__389_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__388_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__388_i_5__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__379_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__379_i_3__0_n_15655.  Re-placed instance bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__379_i_3__0
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__379_i_3__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.939 | TNS=-165.813 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__377_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__377_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__332_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__331_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][7]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][8]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/ap_CS_fsm_reg[7]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.931 | TNS=-165.733 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[7]_i_2_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__386_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__386_i_1_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__368_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__368_i_5_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__323_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__322_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__321_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][4]_4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.931 | TNS=-165.445 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_1_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__332_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][7]_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.919 | TNS=-165.300 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_9[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][2]_6[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.917 | TNS=-165.292 |
INFO: [Physopt 32-81] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5_repN_4. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.909 | TNS=-165.252 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/ap_CS_fsm_reg[7]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__311_i_23_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.908 | TNS=-165.239 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__388_i_7__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__379_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_i_1__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__351_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][13]_9[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.906 | TNS=-165.155 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/PCIN__0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_n_15659. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__369_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__323_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][4]_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][5]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/ap_CS_fsm_reg[7]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__312_i_18_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]_i_1_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.906 | TNS=-165.155 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6384 ; free virtual = 14167
Phase 3 Critical Path Optimization | Checksum: 1c2dde8a7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6384 ; free virtual = 14167

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.906 | TNS=-165.155 |
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[11]_i_1_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/PCIN__0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[7]_i_2_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_n_15659. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__369_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__323_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__322_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][4]_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][5]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/ap_CS_fsm_reg[7]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__312_i_18_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]_i_1_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/PCIN__0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_n_15659. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__369_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__323_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][4]_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][5]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/ap_CS_fsm_reg[7]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__312_i_18_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[14]_i_1_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.906 | TNS=-165.155 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6403 ; free virtual = 14186
Phase 4 Critical Path Optimization | Checksum: 1c2dde8a7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6403 ; free virtual = 14186
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6402 ; free virtual = 14186
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.906 | TNS=-165.155 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.211  |          3.641  |            7  |              0  |                    18  |           0  |           2  |  00:00:07  |
|  Total          |          0.211  |          3.641  |            7  |              0  |                    18  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6399 ; free virtual = 14183
Ending Physical Synthesis Task | Checksum: 129201684

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6357 ; free virtual = 14142
INFO: [Common 17-83] Releasing license: Implementation
294 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6348 ; free virtual = 14133
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6337 ; free virtual = 14128
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6130 ; free virtual = 13971
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6130 ; free virtual = 13971
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6130 ; free virtual = 13972
Wrote Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6122 ; free virtual = 13969
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6122 ; free virtual = 13970
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 6122 ; free virtual = 13971
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/impl_2/bd_8x8_bram_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 720c5614 ConstDB: 0 ShapeSum: 6755816a RouteDB: 0
Post Restoration Checksum: NetGraph: 51653f5b | NumContArr: 6cdb9d19 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24392d1ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 4473 ; free virtual = 12289

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24392d1ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 4468 ; free virtual = 12285

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24392d1ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 4468 ; free virtual = 12286
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24dee1bc0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3456.297 ; gain = 0.000 ; free physical = 4073 ; free virtual = 11892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.888 | TNS=-131.017| WHS=-0.319 | THS=-433.647|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 49856
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 49856
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22d7efed8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 4200 ; free virtual = 12011

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22d7efed8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 4200 ; free virtual = 12011

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2219399ce

Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 5072 ; free virtual = 12884
Phase 3 Initial Routing | Checksum: 2219399ce

Time (s): cpu = 00:01:10 ; elapsed = 00:00:28 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 5041 ; free virtual = 12852
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                          |
+====================+===================+==============================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[3]/D                                      |
| clk_fpga_0         | clk_fpga_0        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[4]/D                                      |
| clk_fpga_0         | clk_fpga_0        | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I/D |
| clk_fpga_0         | clk_fpga_0        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/raddr_reg[0]/D                                          |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8951
 Number of Nodes with overlaps = 2163
 Number of Nodes with overlaps = 827
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.449 | TNS=-1610.445| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a07d81f1

Time (s): cpu = 00:03:11 ; elapsed = 00:01:37 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 4000 ; free virtual = 11836

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1403
 Number of Nodes with overlaps = 492
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.262 | TNS=-1795.036| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 384423d97

Time (s): cpu = 00:03:48 ; elapsed = 00:01:56 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 4008 ; free virtual = 11844

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1247
 Number of Nodes with overlaps = 530
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.001 | TNS=-1795.136| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1937b0cde

Time (s): cpu = 00:04:26 ; elapsed = 00:02:15 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3973 ; free virtual = 11809

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1265
Phase 4.4 Global Iteration 3 | Checksum: 18894e89b

Time (s): cpu = 00:04:32 ; elapsed = 00:02:18 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3975 ; free virtual = 11812
Phase 4 Rip-up And Reroute | Checksum: 18894e89b

Time (s): cpu = 00:04:32 ; elapsed = 00:02:18 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3975 ; free virtual = 11812

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fae78747

Time (s): cpu = 00:04:36 ; elapsed = 00:02:19 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3975 ; free virtual = 11811
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.987 | TNS=-1716.734| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2f866cf34

Time (s): cpu = 00:04:37 ; elapsed = 00:02:19 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3975 ; free virtual = 11811

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2f866cf34

Time (s): cpu = 00:04:37 ; elapsed = 00:02:19 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3975 ; free virtual = 11811
Phase 5 Delay and Skew Optimization | Checksum: 2f866cf34

Time (s): cpu = 00:04:37 ; elapsed = 00:02:19 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3975 ; free virtual = 11811

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28395d474

Time (s): cpu = 00:04:42 ; elapsed = 00:02:21 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3975 ; free virtual = 11811
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.987 | TNS=-759.121| WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2e26d1f25

Time (s): cpu = 00:04:42 ; elapsed = 00:02:21 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3975 ; free virtual = 11811
Phase 6 Post Hold Fix | Checksum: 2e26d1f25

Time (s): cpu = 00:04:42 ; elapsed = 00:02:21 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3975 ; free virtual = 11811

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.8285 %
  Global Horizontal Routing Utilization  = 20.1924 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 2x2 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X54Y86 -> INT_R_X55Y87
   INT_L_X58Y86 -> INT_R_X59Y87
   INT_L_X58Y82 -> INT_R_X59Y83
South Dir 2x2 Area, Max Cong = 87.8378%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X62Y90 -> INT_R_X63Y91
   INT_L_X54Y82 -> INT_R_X55Y83
East Dir 2x2 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X50Y80 -> INT_R_X51Y81
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X62Y76 -> INT_L_X62Y76
   INT_L_X66Y75 -> INT_L_X66Y75
   INT_R_X65Y74 -> INT_R_X65Y74
   INT_R_X61Y70 -> INT_R_X61Y70
   INT_R_X61Y68 -> INT_R_X61Y68

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1.3125
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 2e26d1f25

Time (s): cpu = 00:04:42 ; elapsed = 00:02:21 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3975 ; free virtual = 11811

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2e26d1f25

Time (s): cpu = 00:04:42 ; elapsed = 00:02:21 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3974 ; free virtual = 11811

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25140acff

Time (s): cpu = 00:04:46 ; elapsed = 00:02:23 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3974 ; free virtual = 11811

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.987 | TNS=-759.121| WHS=0.009  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 25140acff

Time (s): cpu = 00:04:50 ; elapsed = 00:02:24 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3974 ; free virtual = 11811
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1deafbba3

Time (s): cpu = 00:04:51 ; elapsed = 00:02:25 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3974 ; free virtual = 11811
Ending Routing Task | Checksum: 1deafbba3

Time (s): cpu = 00:04:52 ; elapsed = 00:02:26 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3973 ; free virtual = 11810

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
314 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:56 ; elapsed = 00:02:28 . Memory (MB): peak = 3469.301 ; gain = 13.004 ; free physical = 3973 ; free virtual = 11810
INFO: [runtcl-4] Executing : report_drc -file bd_8x8_bram_wrapper_drc_routed.rpt -pb bd_8x8_bram_wrapper_drc_routed.pb -rpx bd_8x8_bram_wrapper_drc_routed.rpx
Command: report_drc -file bd_8x8_bram_wrapper_drc_routed.rpt -pb bd_8x8_bram_wrapper_drc_routed.pb -rpx bd_8x8_bram_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/impl_2/bd_8x8_bram_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_8x8_bram_wrapper_methodology_drc_routed.rpt -pb bd_8x8_bram_wrapper_methodology_drc_routed.pb -rpx bd_8x8_bram_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_8x8_bram_wrapper_methodology_drc_routed.rpt -pb bd_8x8_bram_wrapper_methodology_drc_routed.pb -rpx bd_8x8_bram_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/impl_2/bd_8x8_bram_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3533.332 ; gain = 0.000 ; free physical = 3870 ; free virtual = 11769
INFO: [runtcl-4] Executing : report_power -file bd_8x8_bram_wrapper_power_routed.rpt -pb bd_8x8_bram_wrapper_power_summary_routed.pb -rpx bd_8x8_bram_wrapper_power_routed.rpx
Command: report_power -file bd_8x8_bram_wrapper_power_routed.rpt -pb bd_8x8_bram_wrapper_power_summary_routed.pb -rpx bd_8x8_bram_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
324 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3585.281 ; gain = 51.949 ; free physical = 3813 ; free virtual = 11686
INFO: [runtcl-4] Executing : report_route_status -file bd_8x8_bram_wrapper_route_status.rpt -pb bd_8x8_bram_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_8x8_bram_wrapper_timing_summary_routed.rpt -pb bd_8x8_bram_wrapper_timing_summary_routed.pb -rpx bd_8x8_bram_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_8x8_bram_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_8x8_bram_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_8x8_bram_wrapper_bus_skew_routed.rpt -pb bd_8x8_bram_wrapper_bus_skew_routed.pb -rpx bd_8x8_bram_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3585.281 ; gain = 0.000 ; free physical = 3816 ; free virtual = 11697
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3585.281 ; gain = 0.000 ; free physical = 3790 ; free virtual = 11721
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3585.281 ; gain = 0.000 ; free physical = 3790 ; free virtual = 11721
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3585.281 ; gain = 0.000 ; free physical = 3784 ; free virtual = 11724
Wrote Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3585.281 ; gain = 0.000 ; free physical = 3768 ; free virtual = 11715
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3585.281 ; gain = 0.000 ; free physical = 3768 ; free virtual = 11716
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3585.281 ; gain = 0.000 ; free physical = 3768 ; free virtual = 11716
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/ursa/vivado_project/v2_automated_flow/ursa.runs/impl_2/bd_8x8_bram_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 21:37:18 2025...
