Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Aran\GoogleDrive\School\Windesheim\KBS\Computer_System_custom\Custom_qsys.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\Aran\GoogleDrive\School\Windesheim\KBS\Computer_System_custom\Computer_System_custom\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Computer_System_custom/Custom_qsys.qsys
Progress: Reading input file
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pushbuttons [altera_avalon_pio 18.1]
Progress: Parameterizing module pushbuttons
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding spi_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module spi_pio
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding vga_subsystem [subsystemA 1.0]
Progress: Reading input file
Progress: Adding bus_clk [clock_source 18.1]
Progress: Parameterizing module bus_clk
Progress: Adding char_buf_subsystem [subsystemB 1.0]
Progress: Reading input file
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sys_clk [clock_source 18.1]
Progress: Parameterizing module sys_clk
Progress: Adding video_ascii_to_image_0 [altera_up_avalon_video_ascii_to_image 18.0]
Progress: Parameterizing module video_ascii_to_image_0
Progress: Adding video_change_alpha_0 [altera_up_avalon_video_change_alpha 18.0]
Progress: Parameterizing module video_change_alpha_0
Progress: Adding video_dma_controller_0 [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module video_dma_controller_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module char_buf_subsystem
Progress: Adding vga_alpha_blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module vga_alpha_blender
Progress: Adding vga_clk [clock_source 18.1]
Progress: Parameterizing module vga_clk
Progress: Adding vga_controller [altera_up_avalon_video_vga_controller 18.1]
Warning: altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1
Progress: Parameterizing module vga_controller
Progress: Adding vga_dual_clock_fifo [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module vga_dual_clock_fifo
Progress: Adding vga_pixel_dma [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module vga_pixel_dma
Progress: Adding vga_pixel_fifo [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module vga_pixel_fifo
Progress: Adding vga_pixel_rgb_resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module vga_pixel_rgb_resampler
Progress: Adding vga_pixel_scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module vga_pixel_scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module vga_subsystem
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Custom_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Custom_qsys.pushbuttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Custom_qsys.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Custom_qsys.sys_sdram_pll_0: Refclk Freq: 50.0
Info: Custom_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Custom_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Custom_qsys.vga_subsystem.char_buf_subsystem.video_rgb_resampler_0: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes)
Info: Custom_qsys.vga_subsystem.char_buf_subsystem.video_scaler_0: Change in Resolution: 80 x 60 -> 640 x 480
Info: Custom_qsys.vga_subsystem.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Custom_qsys.vga_subsystem.vga_pixel_rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Custom_qsys.vga_subsystem.vga_pixel_scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: Custom_qsys.vga_subsystem.vga_pixel_scaler.avalon_scaler_source/vga_alpha_blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: Custom_qsys.vga_subsystem: vga_subsystem.char_buffer_control_slave must be connected to an Avalon-MM master
Warning: Custom_qsys.vga_subsystem: vga_subsystem.char_buffer_slave must be connected to an Avalon-MM master
Warning: Custom_qsys.vga_subsystem: vga_subsystem.pixel_dma_control_slave must be connected to an Avalon-MM master
Info: Custom_qsys: Generating Custom_qsys "Custom_qsys" for SIM_VHDL
Info: jtag_uart_0: Starting RTL generation for module 'Custom_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Custom_qsys_jtag_uart_0 --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0465_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0465_jtag_uart_0_gen//Custom_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0465_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'Custom_qsys_jtag_uart_0'
Info: jtag_uart_0: "Custom_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "Custom_qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Custom_qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Custom_qsys_onchip_memory2_0 --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0466_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0466_onchip_memory2_0_gen//Custom_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0466_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'Custom_qsys_onchip_memory2_0'
Info: onchip_memory2_0: "Custom_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pushbuttons: Starting RTL generation for module 'Custom_qsys_pushbuttons'
Info: pushbuttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Custom_qsys_pushbuttons --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0467_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0467_pushbuttons_gen//Custom_qsys_pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0467_pushbuttons_gen/  ]
Info: pushbuttons: Done RTL generation for module 'Custom_qsys_pushbuttons'
Info: pushbuttons: "Custom_qsys" instantiated altera_avalon_pio "pushbuttons"
Info: sdram_controller: Starting RTL generation for module 'Custom_qsys_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Custom_qsys_sdram_controller --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0468_sdram_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0468_sdram_controller_gen//Custom_qsys_sdram_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0468_sdram_controller_gen/  ]
Info: sdram_controller: Done RTL generation for module 'Custom_qsys_sdram_controller'
Info: sdram_controller: "Custom_qsys" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: spi_0: Starting RTL generation for module 'Custom_qsys_spi_0'
Info: spi_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=Custom_qsys_spi_0 --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0469_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0469_spi_0_gen//Custom_qsys_spi_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0469_spi_0_gen/  ]
Info: spi_0: Done RTL generation for module 'Custom_qsys_spi_0'
Info: spi_0: "Custom_qsys" instantiated altera_avalon_spi "spi_0"
Info: spi_pio: Starting RTL generation for module 'Custom_qsys_spi_pio'
Info: spi_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Custom_qsys_spi_pio --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0470_spi_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0470_spi_pio_gen//Custom_qsys_spi_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0470_spi_pio_gen/  ]
Info: spi_pio: Done RTL generation for module 'Custom_qsys_spi_pio'
Info: spi_pio: "Custom_qsys" instantiated altera_avalon_pio "spi_pio"
Info: sram_0: Starting Generation of the SRAM Controller
Warning: sram_0: No files generated for fileset SIM_VHDL
Info: sram_0: "Custom_qsys" instantiated altera_up_avalon_sram "sram_0"
Info: sys_sdram_pll_0: "Custom_qsys" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: sysid_qsys_0: "Custom_qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: vga_subsystem: "Custom_qsys" instantiated subsystemA "vga_subsystem"
Info: video_pll_0: "Custom_qsys" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Custom_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Custom_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Custom_qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Custom_qsys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Custom_qsys_nios2_gen2_0_cpu --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0475_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0475_cpu_gen//Custom_qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0475_cpu_gen/  ]
Info: cpu: # 2021.12.15 14:57:07 (*) Starting Nios II generation
Info: cpu: # 2021.12.15 14:57:07 (*)   Checking for plaintext license.
Info: cpu: # 2021.12.15 14:57:08 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2021.12.15 14:57:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.12.15 14:57:08 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.12.15 14:57:08 (*)   Plaintext license not found.
Info: cpu: # 2021.12.15 14:57:08 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.12.15 14:57:08 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.12.15 14:57:08 (*)   Creating all objects for CPU
Info: cpu: # 2021.12.15 14:57:09 (*)   Creating 'C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0475_cpu_gen//Custom_qsys_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2021.12.15 14:57:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.12.15 14:57:09 (*)   Creating plain-text RTL
Info: cpu: # 2021.12.15 14:57:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Custom_qsys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: char_buf_subsystem: "vga_subsystem" instantiated subsystemB "char_buf_subsystem"
Info: vga_alpha_blender: Starting Generation of the Alpha Blender
Warning: vga_alpha_blender: No files generated for fileset SIM_VHDL
Info: vga_alpha_blender: "vga_subsystem" instantiated altera_up_avalon_video_alpha_blender "vga_alpha_blender"
Info: vga_controller: Starting Generation of VGA Controller
Warning: vga_controller: No files generated for fileset SIM_VHDL
Info: vga_controller: "vga_subsystem" instantiated altera_up_avalon_video_vga_controller "vga_controller"
Info: vga_dual_clock_fifo: Starting Generation of the Dual Clock Buffer
Warning: vga_dual_clock_fifo: No files generated for fileset SIM_VHDL
Info: vga_dual_clock_fifo: "vga_subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "vga_dual_clock_fifo"
Info: vga_pixel_dma: Starting Generation of Video DMA Controller
Warning: vga_pixel_dma: No files generated for fileset SIM_VHDL
Info: vga_pixel_dma: "vga_subsystem" instantiated altera_up_avalon_video_dma_controller "vga_pixel_dma"
Info: vga_pixel_fifo: Starting Generation of the Dual Clock Buffer
Warning: vga_pixel_fifo: No files generated for fileset SIM_VHDL
Info: vga_pixel_fifo: "vga_subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "vga_pixel_fifo"
Info: vga_pixel_rgb_resampler: Starting Generation of Video RGB Resampler
Warning: vga_pixel_rgb_resampler: No files generated for fileset SIM_VHDL
Info: vga_pixel_rgb_resampler: "vga_subsystem" instantiated altera_up_avalon_video_rgb_resampler "vga_pixel_rgb_resampler"
Info: vga_pixel_scaler: Starting Generation of Video Scaler
Warning: vga_pixel_scaler: No files generated for fileset SIM_VHDL
Info: vga_pixel_scaler: "vga_subsystem" instantiated altera_up_avalon_video_scaler "vga_pixel_scaler"
Info: avalon_st_adapter: "vga_subsystem" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: vga_subsystem_pixel_dma_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "vga_subsystem_pixel_dma_master_limiter"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_avalon_sc_fifo.v
Info: sram_0_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_0_avalon_sram_slave_burst_adapter"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_merlin_arbitrator.sv
Info: nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: onchip_memory2_0: Starting RTL generation for module 'Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0 --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0513_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0513_onchip_memory2_0_gen//Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0513_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0'
Info: onchip_memory2_0: "char_buf_subsystem" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: video_ascii_to_image_0: Starting Generation of ASCII to Image Stream Converter
Warning: video_ascii_to_image_0: No files generated for fileset SIM_VHDL
Info: video_ascii_to_image_0: "char_buf_subsystem" instantiated altera_up_avalon_video_ascii_to_image "video_ascii_to_image_0"
Info: video_change_alpha_0: Starting Generation of Video Change Alpha Value IP Core
Warning: video_change_alpha_0: No files generated for fileset SIM_VHDL
Info: video_change_alpha_0: "char_buf_subsystem" instantiated altera_up_avalon_video_change_alpha "video_change_alpha_0"
Info: video_dma_controller_0: Starting Generation of Video DMA Controller
Warning: video_dma_controller_0: No files generated for fileset SIM_VHDL
Info: video_dma_controller_0: "char_buf_subsystem" instantiated altera_up_avalon_video_dma_controller "video_dma_controller_0"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Warning: video_rgb_resampler_0: No files generated for fileset SIM_VHDL
Info: video_rgb_resampler_0: "char_buf_subsystem" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_scaler_0: Starting Generation of Video Scaler
Warning: video_scaler_0: No files generated for fileset SIM_VHDL
Info: video_scaler_0: "char_buf_subsystem" instantiated altera_up_avalon_video_scaler "video_scaler_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "char_buf_subsystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/submodules/altera_merlin_arbitrator.sv
Info: Custom_qsys: Done "Custom_qsys" with 74 modules, 94 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Aran\GoogleDrive\School\Windesheim\KBS\Computer_System_custom\Computer_System_custom\subsystemA.spd --output-directory=C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Aran\GoogleDrive\School\Windesheim\KBS\Computer_System_custom\Computer_System_custom\subsystemA.spd --output-directory=C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	50 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Aran\GoogleDrive\School\Windesheim\KBS\Computer_System_custom\Custom_qsys.qsys --synthesis=VHDL --output-directory=C:\Users\Aran\GoogleDrive\School\Windesheim\KBS\Computer_System_custom\Computer_System_custom\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Computer_System_custom/Custom_qsys.qsys
Progress: Reading input file
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pushbuttons [altera_avalon_pio 18.1]
Progress: Parameterizing module pushbuttons
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding spi_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module spi_pio
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding vga_subsystem [subsystemA 1.0]
Progress: Parameterizing module vga_subsystem
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Custom_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Custom_qsys.pushbuttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Custom_qsys.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Custom_qsys.sys_sdram_pll_0: Refclk Freq: 50.0
Info: Custom_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Custom_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Custom_qsys.vga_subsystem.char_buf_subsystem.video_rgb_resampler_0: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes)
Info: Custom_qsys.vga_subsystem.char_buf_subsystem.video_scaler_0: Change in Resolution: 80 x 60 -> 640 x 480
Info: Custom_qsys.vga_subsystem.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Custom_qsys.vga_subsystem.vga_pixel_rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Custom_qsys.vga_subsystem.vga_pixel_scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: Custom_qsys.vga_subsystem.vga_pixel_scaler.avalon_scaler_source/vga_alpha_blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: Custom_qsys.vga_subsystem: vga_subsystem.char_buffer_control_slave must be connected to an Avalon-MM master
Warning: Custom_qsys.vga_subsystem: vga_subsystem.char_buffer_slave must be connected to an Avalon-MM master
Warning: Custom_qsys.vga_subsystem: vga_subsystem.pixel_dma_control_slave must be connected to an Avalon-MM master
Info: Custom_qsys: Generating Custom_qsys "Custom_qsys" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'Custom_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Custom_qsys_jtag_uart_0 --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0529_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0529_jtag_uart_0_gen//Custom_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Custom_qsys_jtag_uart_0'
Info: jtag_uart_0: "Custom_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "Custom_qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Custom_qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Custom_qsys_onchip_memory2_0 --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0530_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0530_onchip_memory2_0_gen//Custom_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Custom_qsys_onchip_memory2_0'
Info: onchip_memory2_0: "Custom_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pushbuttons: Starting RTL generation for module 'Custom_qsys_pushbuttons'
Info: pushbuttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Custom_qsys_pushbuttons --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0531_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0531_pushbuttons_gen//Custom_qsys_pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: pushbuttons: Done RTL generation for module 'Custom_qsys_pushbuttons'
Info: pushbuttons: "Custom_qsys" instantiated altera_avalon_pio "pushbuttons"
Info: sdram_controller: Starting RTL generation for module 'Custom_qsys_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Custom_qsys_sdram_controller --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0532_sdram_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0532_sdram_controller_gen//Custom_qsys_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'Custom_qsys_sdram_controller'
Info: sdram_controller: "Custom_qsys" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: spi_0: Starting RTL generation for module 'Custom_qsys_spi_0'
Info: spi_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=Custom_qsys_spi_0 --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0533_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0533_spi_0_gen//Custom_qsys_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'Custom_qsys_spi_0'
Info: spi_0: "Custom_qsys" instantiated altera_avalon_spi "spi_0"
Info: spi_pio: Starting RTL generation for module 'Custom_qsys_spi_pio'
Info: spi_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Custom_qsys_spi_pio --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0534_spi_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0534_spi_pio_gen//Custom_qsys_spi_pio_component_configuration.pl  --do_build_sim=0  ]
Info: spi_pio: Done RTL generation for module 'Custom_qsys_spi_pio'
Info: spi_pio: "Custom_qsys" instantiated altera_avalon_pio "spi_pio"
Info: sram_0: Starting Generation of the SRAM Controller
Info: sram_0: "Custom_qsys" instantiated altera_up_avalon_sram "sram_0"
Info: sys_sdram_pll_0: "Custom_qsys" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: sysid_qsys_0: "Custom_qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: vga_subsystem: "Custom_qsys" instantiated subsystemA "vga_subsystem"
Info: video_pll_0: "Custom_qsys" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Custom_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Custom_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Custom_qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Custom_qsys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Custom_qsys_nios2_gen2_0_cpu --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0539_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0539_cpu_gen//Custom_qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.12.15 14:57:44 (*) Starting Nios II generation
Info: cpu: # 2021.12.15 14:57:44 (*)   Checking for plaintext license.
Info: cpu: # 2021.12.15 14:57:44 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2021.12.15 14:57:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.12.15 14:57:44 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.12.15 14:57:44 (*)   Plaintext license not found.
Info: cpu: # 2021.12.15 14:57:44 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.12.15 14:57:44 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.12.15 14:57:44 (*)   Creating all objects for CPU
Info: cpu: # 2021.12.15 14:57:45 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.12.15 14:57:45 (*)   Creating plain-text RTL
Info: cpu: # 2021.12.15 14:57:46 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Custom_qsys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: char_buf_subsystem: "vga_subsystem" instantiated subsystemB "char_buf_subsystem"
Info: vga_alpha_blender: Starting Generation of the Alpha Blender
Info: vga_alpha_blender: "vga_subsystem" instantiated altera_up_avalon_video_alpha_blender "vga_alpha_blender"
Info: vga_controller: Starting Generation of VGA Controller
Info: vga_controller: "vga_subsystem" instantiated altera_up_avalon_video_vga_controller "vga_controller"
Info: vga_dual_clock_fifo: Starting Generation of the Dual Clock Buffer
Info: vga_dual_clock_fifo: "vga_subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "vga_dual_clock_fifo"
Info: vga_pixel_dma: Starting Generation of Video DMA Controller
Info: vga_pixel_dma: "vga_subsystem" instantiated altera_up_avalon_video_dma_controller "vga_pixel_dma"
Info: vga_pixel_fifo: Starting Generation of the Dual Clock Buffer
Info: vga_pixel_fifo: "vga_subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "vga_pixel_fifo"
Info: vga_pixel_rgb_resampler: Starting Generation of Video RGB Resampler
Info: vga_pixel_rgb_resampler: "vga_subsystem" instantiated altera_up_avalon_video_rgb_resampler "vga_pixel_rgb_resampler"
Info: vga_pixel_scaler: Starting Generation of Video Scaler
Info: vga_pixel_scaler: "vga_subsystem" instantiated altera_up_avalon_video_scaler "vga_pixel_scaler"
Info: avalon_st_adapter: "vga_subsystem" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: vga_subsystem_pixel_dma_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "vga_subsystem_pixel_dma_master_limiter"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sram_0_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_0_avalon_sram_slave_burst_adapter"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: onchip_memory2_0: Starting RTL generation for module 'Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0 --dir=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0577_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Aran/AppData/Local/Temp/alt8976_421231309706796539.dir/0577_onchip_memory2_0_gen//Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0'
Info: onchip_memory2_0: "char_buf_subsystem" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: video_ascii_to_image_0: Starting Generation of ASCII to Image Stream Converter
Info: video_ascii_to_image_0: "char_buf_subsystem" instantiated altera_up_avalon_video_ascii_to_image "video_ascii_to_image_0"
Info: video_change_alpha_0: Starting Generation of Video Change Alpha Value IP Core
Info: video_change_alpha_0: "char_buf_subsystem" instantiated altera_up_avalon_video_change_alpha "video_change_alpha_0"
Info: video_dma_controller_0: Starting Generation of Video DMA Controller
Info: video_dma_controller_0: "char_buf_subsystem" instantiated altera_up_avalon_video_dma_controller "video_dma_controller_0"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_up_video_dma_control_slave.v
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_up_video_dma_to_memory.v
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_up_video_dma_to_stream.v
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "char_buf_subsystem" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_scaler_0: Starting Generation of Video Scaler
Info: video_scaler_0: "char_buf_subsystem" instantiated altera_up_avalon_video_scaler "video_scaler_0"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_up_video_scaler_shrink.v
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_up_video_scaler_multiply_width.v
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_up_video_scaler_multiply_height.v
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "char_buf_subsystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Aran/GoogleDrive/School/Windesheim/KBS/Computer_System_custom/Computer_System_custom/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Custom_qsys: Done "Custom_qsys" with 74 modules, 111 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
