<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file practica2_impl1.ncd.
Design name: Compuertas
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Sun Sep 22 21:13:47 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o practica2_impl1.twr -gui -msgset C:/Users/luisj/Documents/GitHub/escom/fdd/promote.xml practica2_impl1.ncd practica2_impl1.prf 
Design file:     practica2_impl1.ncd
Preference file: practica2_impl1.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>Default path enumeration(0 errors)</A></LI>            28 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>Default net enumeration(0 errors)</A></LI>            11 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: Default path enumeration
            28 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    9.290ns delay input_number[1] to display[2]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         40.PAD to       40.PADDI input_number[1]
ROUTE         7     2.582       40.PADDI to      R25C2B.A0 input_number_c_1
CTOF_DEL    ---     0.452      R25C2B.A0 to      R25C2B.F0 SLICE_3
ROUTE         1     1.436      R25C2B.F0 to       33.PADDO display_c_2
DOPAD_DEL   ---     3.448       33.PADDO to         33.PAD display[2]
                  --------
                    9.290   (56.7% logic, 43.3% route), 3 logic levels.

Report:    9.207ns delay input_number[1] to display[3]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         40.PAD to       40.PADDI input_number[1]
ROUTE         7     2.387       40.PADDI to      R25C2D.C0 input_number_c_1
CTOF_DEL    ---     0.452      R25C2D.C0 to      R25C2D.F0 SLICE_1
ROUTE         1     1.548      R25C2D.F0 to       32.PADDO display_c_3
DOPAD_DEL   ---     3.448       32.PADDO to         32.PAD display[3]
                  --------
                    9.207   (57.3% logic, 42.7% route), 3 logic levels.

Report:    9.140ns delay input_number[3] to display[3]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         41.PAD to       41.PADDI input_number[3]
ROUTE         7     2.320       41.PADDI to      R25C2D.B0 input_number_c_3
CTOF_DEL    ---     0.452      R25C2D.B0 to      R25C2D.F0 SLICE_1
ROUTE         1     1.548      R25C2D.F0 to       32.PADDO display_c_3
DOPAD_DEL   ---     3.448       32.PADDO to         32.PAD display[3]
                  --------
                    9.140   (57.7% logic, 42.3% route), 3 logic levels.

Report:    9.028ns delay input_number[3] to display[2]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         41.PAD to       41.PADDI input_number[3]
ROUTE         7     2.320       41.PADDI to      R25C2B.B0 input_number_c_3
CTOF_DEL    ---     0.452      R25C2B.B0 to      R25C2B.F0 SLICE_3
ROUTE         1     1.436      R25C2B.F0 to       33.PADDO display_c_2
DOPAD_DEL   ---     3.448       33.PADDO to         33.PAD display[2]
                  --------
                    9.028   (58.4% logic, 41.6% route), 3 logic levels.

Report:    9.028ns delay input_number[3] to display[4]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         41.PAD to       41.PADDI input_number[3]
ROUTE         7     2.320       41.PADDI to      R25C2A.B1 input_number_c_3
CTOF_DEL    ---     0.452      R25C2A.B1 to      R25C2A.F1 SLICE_2
ROUTE         1     1.436      R25C2A.F1 to       28.PADDO display_c_4
DOPAD_DEL   ---     3.448       28.PADDO to         28.PAD display[4]
                  --------
                    9.028   (58.4% logic, 41.6% route), 3 logic levels.

Report:    9.023ns delay input_number[0] to display[3]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         38.PAD to       38.PADDI input_number[0]
ROUTE         7     2.203       38.PADDI to      R25C2D.A0 input_number_c_0
CTOF_DEL    ---     0.452      R25C2D.A0 to      R25C2D.F0 SLICE_1
ROUTE         1     1.548      R25C2D.F0 to       32.PADDO display_c_3
DOPAD_DEL   ---     3.448       32.PADDO to         32.PAD display[3]
                  --------
                    9.023   (58.4% logic, 41.6% route), 3 logic levels.

Report:    8.913ns delay input_number[1] to display[4]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         40.PAD to       40.PADDI input_number[1]
ROUTE         7     2.205       40.PADDI to      R25C2A.A1 input_number_c_1
CTOF_DEL    ---     0.452      R25C2A.A1 to      R25C2A.F1 SLICE_2
ROUTE         1     1.436      R25C2A.F1 to       28.PADDO display_c_4
DOPAD_DEL   ---     3.448       28.PADDO to         28.PAD display[4]
                  --------
                    8.913   (59.1% logic, 40.9% route), 3 logic levels.

Report:    8.828ns delay input_number[1] to display[5]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         40.PAD to       40.PADDI input_number[1]
ROUTE         7     2.387       40.PADDI to      R25C2D.C1 input_number_c_1
CTOF_DEL    ---     0.452      R25C2D.C1 to      R25C2D.F1 SLICE_1
ROUTE         1     1.169      R25C2D.F1 to       27.PADDO display_c_5
DOPAD_DEL   ---     3.448       27.PADDO to         27.PAD display[5]
                  --------
                    8.828   (59.7% logic, 40.3% route), 3 logic levels.

Report:    8.775ns delay input_number[3] to display[6]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         41.PAD to       41.PADDI input_number[3]
ROUTE         7     2.320       41.PADDI to      R25C2C.B1 input_number_c_3
CTOF_DEL    ---     0.452      R25C2C.B1 to      R25C2C.F1 SLICE_0
ROUTE         1     1.183      R25C2C.F1 to       26.PADDO display_c_6
DOPAD_DEL   ---     3.448       26.PADDO to         26.PAD display[6]
                  --------
                    8.775   (60.1% logic, 39.9% route), 3 logic levels.

Report:    8.761ns delay input_number[3] to display[5]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         41.PAD to       41.PADDI input_number[3]
ROUTE         7     2.320       41.PADDI to      R25C2D.B1 input_number_c_3
CTOF_DEL    ---     0.452      R25C2D.B1 to      R25C2D.F1 SLICE_1
ROUTE         1     1.169      R25C2D.F1 to       27.PADDO display_c_5
DOPAD_DEL   ---     3.448       27.PADDO to         27.PAD display[5]
                  --------
                    8.761   (60.2% logic, 39.8% route), 3 logic levels.

Report:    9.290ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: Default net enumeration
            11 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.582ns maximum delay on input_number_c_1

           Delays             Connection(s)
           2.582ns         40.PADDI to R25C2B.A0       
           2.205ns         40.PADDI to R25C2A.A1       
           2.205ns         40.PADDI to R25C2A.A0       
           2.387ns         40.PADDI to R25C2D.C1       
           2.387ns         40.PADDI to R25C2D.C0       
           2.010ns         40.PADDI to R25C2C.C1       
           2.010ns         40.PADDI to R25C2C.C0       

Report:    2.320ns maximum delay on input_number_c_3

           Delays             Connection(s)
           2.320ns         41.PADDI to R25C2B.B0       
           2.320ns         41.PADDI to R25C2A.B1       
           2.320ns         41.PADDI to R25C2A.B0       
           2.320ns         41.PADDI to R25C2D.B1       
           2.320ns         41.PADDI to R25C2D.B0       
           2.320ns         41.PADDI to R25C2C.B1       
           2.320ns         41.PADDI to R25C2C.B0       

Report:    2.203ns maximum delay on input_number_c_0

           Delays             Connection(s)
           2.008ns         38.PADDI to R25C2B.C0       
           1.631ns         38.PADDI to R25C2A.C1       
           1.631ns         38.PADDI to R25C2A.C0       
           2.203ns         38.PADDI to R25C2D.A1       
           2.203ns         38.PADDI to R25C2D.A0       
           1.826ns         38.PADDI to R25C2C.A1       
           1.826ns         38.PADDI to R25C2C.A0       

Report:    1.548ns maximum delay on display_c_3

           Delays             Connection(s)
           1.548ns        R25C2D.F0 to 32.PADDO        

Report:    1.436ns maximum delay on display_c_4

           Delays             Connection(s)
           1.436ns        R25C2A.F1 to 28.PADDO        

Report:    1.436ns maximum delay on display_c_2

           Delays             Connection(s)
           1.436ns        R25C2B.F0 to 33.PADDO        

Report:    1.425ns maximum delay on input_number_c_2

           Delays             Connection(s)
           1.425ns         39.PADDI to R25C2B.D0       
           1.425ns         39.PADDI to R25C2A.D1       
           1.425ns         39.PADDI to R25C2A.D0       
           1.425ns         39.PADDI to R25C2D.D1       
           1.425ns         39.PADDI to R25C2D.D0       
           1.425ns         39.PADDI to R25C2C.D1       
           1.425ns         39.PADDI to R25C2C.D0       

Report:    1.183ns maximum delay on display_c_6

           Delays             Connection(s)
           1.183ns        R25C2C.F1 to 26.PADDO        

Report:    1.169ns maximum delay on display_c_5

           Delays             Connection(s)
           1.169ns        R25C2D.F1 to 27.PADDO        

Report:    1.068ns maximum delay on display_c_1

           Delays             Connection(s)
           1.068ns        R25C2A.F0 to 34.PADDO        

Report:    2.582ns is the maximum delay for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
Default path enumeration                |     0.000 ns|     9.290 ns|   0  
                                        |             |             |
Default net enumeration                 |     0.000 ns|     2.582 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 0 clocks:


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 28 paths, 11 nets, and 35 connections (100.00% coverage)

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
