Loading file: data/INSTR.ALL
Loading file: data/INSTR.DAT
Loading file: data/music/aeris_theme.snd
Init channel 0 with offset to AKAO 0032
Load voice 20 to channel 0.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 1 with offset to AKAO 00bf
Load voice 20 to channel 1.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 2 with offset to AKAO 0126
Load voice 20 to channel 2.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 3 with offset to AKAO 01fa
Load voice 20 to channel 3.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 4 with offset to AKAO 0262
Load voice 20 to channel 4.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 5 with offset to AKAO 02c1
Load voice 20 to channel 5.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 6 with offset to AKAO 032e
Load voice 20 to channel 6.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 7 with offset to AKAO 0390
Load voice 20 to channel 7.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 8 with offset to AKAO 0412
Load voice 20 to channel 8.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 9 with offset to AKAO 0480
Load voice 20 to channel 9.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 10 with offset to AKAO 05a1
Load voice 20 to channel 10.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 11 with offset to AKAO 066f
Load voice 20 to channel 11.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 12 with offset to AKAO 0771
Load voice 20 to channel 12.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 13 with offset to AKAO 0818
Load voice 20 to channel 13.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
Init channel 14 with offset to AKAO 08a2
Load voice 20 to channel 14.
SPU_ADDRESS_START 49952
SPU_ADDRESS_LOOP 49984
UpdateSpu::SPU_START_OFFSET channel 0 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 0 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 0 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 0 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 0 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 0 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 1 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 1 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 1 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 1 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 1 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 1 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 2 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 2 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 2 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 2 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 2 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 2 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 3 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 3 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 3 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 3 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 3 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 3 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 4 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 4 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 4 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 4 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 4 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 4 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 5 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 5 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 5 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 5 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 5 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 5 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 6 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 6 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 6 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 6 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 6 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 6 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 7 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 7 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 7 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 7 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 7 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 7 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 8 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 8 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 8 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 8 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 8 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 8 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 9 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 9 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 9 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 9 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 9 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 9 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 10 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 10 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 10 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 10 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 10 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 10 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 11 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 11 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 11 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 11 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 11 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 11 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 12 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 12 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 12 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 12 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 12 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 12 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 13 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 13 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 13 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 13 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 13 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 13 value:15 15.
UpdateSpu::SPU_START_OFFSET channel 14 value:49952.
UpdateSpu::SPU_LOOP_OFFSET channel 14 value:49984.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 14 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 14 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 14 value:4 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 14 value:15 15.
UpdateSequence for channel 0
    0xE8 set tempo to "3be20000"
    0xFD [UNIMPLEMENTED] reset timers that can be readed in field with 0xF7 CHMPH. Values Upper(04) Lower(30)
    0xFE [UNIMPLEMENTED] reset main timer than increment when all lower and upper timers counted. Can be readed in field with 0xF7 CHMPH. Value(0001)
    0xEA [UNIMPLEMENTED] set reverb depth to "32000000"
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "3400"
    0xA1 [NOT COMPLETE] load instrument "46"
Load voice 46 to channel 0.
SPU_ADDRESS_START 199648
SPU_ADDRESS_LOOP 202048
    0xB4 [UNIMPLEMENTED] set wave data
    0xB5 [UNIMPLEMENTED]
    0xFD [UNIMPLEMENTED] reset timers that can be readed in field with 0xF7 CHMPH. Values Upper(04) Lower(30)
    0xFE [UNIMPLEMENTED] reset main timer than increment when all lower and upper timers counted. Can be readed in field with 0xF7 CHMPH. Value(0001)
    0xA8 [UNIMPLEMENTED] set channel volume to "18800000"
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "3e00"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "46"
Load voice 46 to channel 1.
SPU_ADDRESS_START 199648
SPU_ADDRESS_LOOP 202048
    0xB4 [UNIMPLEMENTED] set wave data
    0xB5 [UNIMPLEMENTED]
    0xA8 [UNIMPLEMENTED] set channel volume to "18800000"
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "4b00"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "31"
Load voice 31 to channel 2.
SPU_ADDRESS_START 102208
SPU_ADDRESS_LOOP 107056
    0xB4 [UNIMPLEMENTED] set wave data
    0xB5 [UNIMPLEMENTED]
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "2d00"
    0xA1 [NOT COMPLETE] load instrument "48"
Load voice 48 to channel 3.
SPU_ADDRESS_START 206560
SPU_ADDRESS_LOOP 210368
    0xB4 [UNIMPLEMENTED] set wave data
    0xB5 [UNIMPLEMENTED]
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "5500"
    0xA1 [NOT COMPLETE] load instrument "32"
Load voice 32 to channel 4.
SPU_ADDRESS_START 107088
SPU_ADDRESS_LOOP 110736
    0xB4 [UNIMPLEMENTED] set wave data
    0xB5 [UNIMPLEMENTED]
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "2300"
    0xA1 [NOT COMPLETE] load instrument "34"
Load voice 34 to channel 5.
SPU_ADDRESS_START 115824
SPU_ADDRESS_LOOP 121216
    0xAD [UNIMPLEMENTED]
    0xB4 [UNIMPLEMENTED] set wave data
    0xB5 [UNIMPLEMENTED]
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "2300"
    0xA1 [NOT COMPLETE] load instrument "34"
Load voice 34 to channel 6.
SPU_ADDRESS_START 115824
SPU_ADDRESS_LOOP 121216
    0xAD [UNIMPLEMENTED]
    0xB4 [UNIMPLEMENTED] set wave data
    0xB5 [UNIMPLEMENTED]
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "5f00"
    0xA1 [NOT COMPLETE] load instrument "33"
Load voice 33 to channel 7.
SPU_ADDRESS_START 111888
SPU_ADDRESS_LOOP 115600
    0xAD [UNIMPLEMENTED]
    0xB4 [UNIMPLEMENTED] set wave data
    0xB5 [UNIMPLEMENTED]
    0xA8 [UNIMPLEMENTED] set channel volume to "0e800000"
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "5f00"
    0xA8 [UNIMPLEMENTED] set channel volume to "0e800000"
    0xA1 [NOT COMPLETE] load instrument "33"
Load voice 33 to channel 8.
SPU_ADDRESS_START 111888
SPU_ADDRESS_LOOP 115600
    0xAD [UNIMPLEMENTED]
    0xB4 [UNIMPLEMENTED] set wave data
    0xB5 [UNIMPLEMENTED]
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "4000"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "52"
Load voice 52 to channel 9.
SPU_ADDRESS_START 224736
SPU_ADDRESS_LOOP 230688
    0xAD [UNIMPLEMENTED]
    0xB1 [UNIMPLEMENTED]
    0xE8 set tempo to "3be20000"
    0xA5 set pitch correction to "0005"
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "4000"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "52"
Load voice 52 to channel 10.
SPU_ADDRESS_START 224736
SPU_ADDRESS_LOOP 230688
    0xAD [UNIMPLEMENTED]
    0xB1 [UNIMPLEMENTED]
    0xA5 set pitch correction to "0005"
    2c [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "4000"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "52"
Load voice 52 to channel 11.
SPU_ADDRESS_START 224736
SPU_ADDRESS_LOOP 230688
    0xAD [UNIMPLEMENTED]
    0xB1 [UNIMPLEMENTED]
    0xA5 set pitch correction to "0004"
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "4000"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "52"
Load voice 52 to channel 12.
SPU_ADDRESS_START 224736
SPU_ADDRESS_LOOP 230688
    0xAD [UNIMPLEMENTED]
    0xB1 [UNIMPLEMENTED]
    0xA5 set pitch correction to "0004"
    16 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "7300"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "84"
Load voice 84 to channel 13.
SPU_ADDRESS_START 426208
SPU_ADDRESS_LOOP 430576
    0xAD [UNIMPLEMENTED]
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "1e00"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "47"
Load voice 47 to channel 14.
SPU_ADDRESS_START 202080
SPU_ADDRESS_LOOP 206432
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 0 value:199648.
UpdateSpu::SPU_LOOP_OFFSET channel 0 value:202048.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 0 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 0 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 0 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 0 value:15 15.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 1 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 1 value:199648.
UpdateSpu::SPU_LOOP_OFFSET channel 1 value:202048.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 1 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 1 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 1 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 1 value:15 15.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 2 value:102208.
UpdateSpu::SPU_LOOP_OFFSET channel 2 value:107056.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 2 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 2 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 2 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 2 value:15 15.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 3 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 3 value:206560.
UpdateSpu::SPU_LOOP_OFFSET channel 3 value:210368.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 3 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 3 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 3 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 3 value:15 15.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 4 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 4 value:107088.
UpdateSpu::SPU_LOOP_OFFSET channel 4 value:110736.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 4 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 4 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 4 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 4 value:15 15.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 5 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 5 value:115824.
UpdateSpu::SPU_LOOP_OFFSET channel 5 value:121216.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 5 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 5 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 5 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 5 value:15 15.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 6 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 6 value:115824.
UpdateSpu::SPU_LOOP_OFFSET channel 6 value:121216.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 6 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 6 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 6 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 6 value:15 15.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 7 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 7 value:111888.
UpdateSpu::SPU_LOOP_OFFSET channel 7 value:115600.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 7 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 7 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 7 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 7 value:15 15.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 8 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 8 value:111888.
UpdateSpu::SPU_LOOP_OFFSET channel 8 value:115600.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 8 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 8 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 8 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 8 value:15 15.
UpdateSpu::SPU_PITCH channel 9 value:2567.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 9 value:224736.
UpdateSpu::SPU_LOOP_OFFSET channel 9 value:230688.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 9 value:61 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 9 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 9 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 9 value:15 15.
UpdateSpu::SPU_PITCH channel 10 value:2287.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 10 value:224736.
UpdateSpu::SPU_LOOP_OFFSET channel 10 value:230688.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 10 value:61 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 10 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 10 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 10 value:15 15.
UpdateSpu::SPU_PITCH channel 11 value:1526.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 11 value:224736.
UpdateSpu::SPU_LOOP_OFFSET channel 11 value:230688.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 11 value:61 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 11 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 11 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 11 value:15 15.
UpdateSpu::SPU_PITCH channel 12 value:1019.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 12 value:224736.
UpdateSpu::SPU_LOOP_OFFSET channel 12 value:230688.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 12 value:61 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 12 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 12 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 12 value:15 15.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 13 value:426208.
UpdateSpu::SPU_LOOP_OFFSET channel 13 value:430576.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 13 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 13 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 13 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 13 value:15 15.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 14 value:202080.
UpdateSpu::SPU_LOOP_OFFSET channel 14 value:206432.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 14 value:59 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 14 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 14 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 14 value:15 15.
UpdateSequence for channel 9
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:3053.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSequence for channel 9
    0xA6 [UNIMPLEMENTED]
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:2038.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSequence for channel 9
    0xE8 set tempo to "379b0000"
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 0
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    0xE8 set tempo to "3be20000"
    03 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    2c [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:1816.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:1526.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:1143.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSequence for channel 9
    0xA7 [UNIMPLEMENTED]
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:3053.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSequence for channel 9
    2d [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:2287.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSequence for channel 9
    0xE8 set tempo to "379b0000"
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 0
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    0xE8 set tempo to "3b070000"
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    2c [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    16 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:2567.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:2287.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:1526.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:1019.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSequence for channel 9
    0xE8 set tempo to "3be20000"
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:3053.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSequence for channel 9
    0xE8 set tempo to "3cbd0000"
    0xA6 [UNIMPLEMENTED]
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:2038.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSequence for channel 9
    0xE8 set tempo to "3d980000"
    0e [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:1923.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSequence for channel 9
    0xE8 set tempo to "3e730000"
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:2287.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSequence for channel 9
    0xE8 set tempo to "3f4e0000"
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:2038.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSequence for channel 9
    0xE8 set tempo to "3e730000"
    0xA7 [UNIMPLEMENTED]
    7c [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:3428.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSequence for channel 9
    0xE8 set tempo to "3be20000"
    0xA6 [UNIMPLEMENTED]
    0e [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:1923.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSequence for channel 0
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    0xE8 set tempo to "379b0000"
    0xA7 [UNIMPLEMENTED]
    64 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    90 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    2c [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:3053.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:1526.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:1143.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSequence for channel 9
    0xE8 set tempo to "33540000"
    0xA8 [UNIMPLEMENTED] set channel volume to "0e800000"
    0xAD [UNIMPLEMENTED]
    2d [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    0xA8 [UNIMPLEMENTED] set channel volume to "0c000000"
    0xAD [UNIMPLEMENTED]
    01 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 9 value:2287.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1816.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSequence for channel 0
    0xA5 set pitch correction to "0005"
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    0xA8 [UNIMPLEMENTED] set channel volume to "0e800000"
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    0xA8 [UNIMPLEMENTED] set channel volume to "0e800000"
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    0xE8 set tempo to "3be20000"
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "0f00"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "84"
Load voice 84 to channel 9.
SPU_ADDRESS_START 426208
SPU_ADDRESS_LOOP 430576
    0xAD [UNIMPLEMENTED]
    0xA5 set pitch correction to "0005"
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "13800000"
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "2800"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "84"
Load voice 84 to channel 10.
SPU_ADDRESS_START 426208
SPU_ADDRESS_LOOP 430576
    0xAD [UNIMPLEMENTED]
    0xA5 set pitch correction to "0004"
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "13800000"
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "4100"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "84"
Load voice 84 to channel 11.
SPU_ADDRESS_START 426208
SPU_ADDRESS_LOOP 430576
    0xAD [UNIMPLEMENTED]
    0xA5 set pitch correction to "0004"
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "13800000"
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    0xA3 set volume multiplier to "7f"
    0xC2 [UNIMPLEMENTED] turn reverb on
    0xAA [UNIMPLEMENTED] set volume pan to "5a00"
    0xA8 [UNIMPLEMENTED] set channel volume to "13800000"
    0xA1 [NOT COMPLETE] load instrument "84"
Load voice 84 to channel 12.
SPU_ADDRESS_START 426208
SPU_ADDRESS_LOOP 430576
    0xAD [UNIMPLEMENTED]
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "13800000"
    0xA5 set pitch correction to "0003"
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "13800000"
    0xA5 set pitch correction to "0003"
    16 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:3847.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:4164.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 9 value:426208.
UpdateSpu::SPU_LOOP_OFFSET channel 9 value:430576.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 9 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 9 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 9 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 9 value:15 15.
UpdateSpu::SPU_PITCH channel 10 value:2082.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 10 value:426208.
UpdateSpu::SPU_LOOP_OFFSET channel 10 value:430576.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 10 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 10 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 10 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 10 value:15 15.
UpdateSpu::SPU_PITCH channel 11 value:1855.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 11 value:426208.
UpdateSpu::SPU_LOOP_OFFSET channel 11 value:430576.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 11 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 11 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 11 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 11 value:15 15.
UpdateSpu::SPU_PITCH channel 12 value:1238.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSpu::SPU_START_OFFSET channel 12 value:426208.
UpdateSpu::SPU_LOOP_OFFSET channel 12 value:430576.
UpdateSpu::SPU_SUSTAIN_RATE|SPU_SUSTAIN_MODE channel 12 value:127 3.
UpdateSpu::SPU_ATTACK_RATE|SPU_ATTACK_MODE channel 12 value:0 1.
UpdateSpu::SPU_RELEASE_RATE|SPU_RELEASE_MODE channel 12 value:5 3.
UpdateSpu::SPU_DECAY_RATE|SPU_SUSTAIN_LEVEL channel 12 value:15 15.
UpdateSpu::SPU_PITCH channel 13 value:826.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSequence for channel 0
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0e [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:4575.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:4952.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:2476.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:1559.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSequence for channel 0
    0xA6 [UNIMPLEMENTED]
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    0xA5 set pitch correction to "0005"
    44 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    0xA5 set pitch correction to "0004"
    65 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    0xA6 [UNIMPLEMENTED]
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    0xA6 [UNIMPLEMENTED]
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA5 set pitch correction to "0005"
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:3053.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 5 value:4172.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 5 value:8001 8127.
UpdateSpu::SPU_PITCH channel 6 value:2481.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 6 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:3305.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1652.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:1652.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:3854.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4584.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 5
    2e [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    65 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 5 value:3717.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 5 value:8001 8127.
UpdateSpu::SPU_PITCH channel 6 value:2481.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 6 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3854.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 0
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    18 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    65 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 5 value:3311.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 5 value:8001 8127.
UpdateSpu::SPU_PITCH channel 6 value:2481.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 6 value:8001 8127.
UpdateSequence for channel 0
    03 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    00 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    0xA5 set pitch correction to "0006"
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    0xA5 set pitch correction to "0005"
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    03 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    03 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA7 [UNIMPLEMENTED]
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:2721.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 5 value:2951.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 5 value:8001 8127.
UpdateSpu::SPU_PITCH channel 6 value:2481.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 6 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:2945.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1472.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:1855.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:1238.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSpu::SPU_PITCH channel 13 value:1238.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSequence for channel 0
    0xA7 [UNIMPLEMENTED]
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    0xA7 [UNIMPLEMENTED]
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    0xA7 [UNIMPLEMENTED]
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:4575.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:4952.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:2476.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:1652.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSequence for channel 0
    2d [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "0e800000"
    02 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "0e800000"
    2e [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    2d [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    2d [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    01 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:3427.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 7 value:9548.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 7 value:8001 8127.
UpdateSpu::SPU_PITCH channel 8 value:6014.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 8 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:3710.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1855.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:1472.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:3434.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4584.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 7
    0xA7 [UNIMPLEMENTED]
    7b [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    18 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    03 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 7 value:1636.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 7 value:8001 8127.
UpdateSpu::SPU_PITCH channel 8 value:5356.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 8 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:2726.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3434.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 0
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    65 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    02 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 7 value:16056.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 7 value:8001 8127.
UpdateSpu::SPU_PITCH channel 8 value:4774.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 8 value:8001 8127.
UpdateSequence for channel 0
    0xCC [UNIMPLEMENTED]
    1a [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    0xCC [UNIMPLEMENTED]
    1a [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    0xCC [UNIMPLEMENTED]
    1a [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:3053.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:3305.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1652.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSequence for channel 0
    30 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    30 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    30 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:3427.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:3710.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1855.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSequence for channel 0
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    6e [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "0e800000"
    39 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "0e800000"
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA7 [UNIMPLEMENTED]
    6f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    37 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    6e [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    92 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:3053.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 5 value:3311.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 5 value:8001 8127.
UpdateSpu::SPU_PITCH channel 6 value:2628.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 6 value:8001 8127.
UpdateSpu::SPU_PITCH channel 7 value:12740.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 7 value:8001 8127.
UpdateSpu::SPU_PITCH channel 8 value:5356.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 8 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:3305.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1652.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:2623.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:982.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSpu::SPU_PITCH channel 13 value:1311.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    0xA7 [UNIMPLEMENTED]
    71 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4857.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 7
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    3a [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3638.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 7
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    71 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4857.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 0
    0xCD [UNIMPLEMENTED]
    3a [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "0e800000"
    70 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    3a [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    0xCD [UNIMPLEMENTED]
    3a [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    0xCD [UNIMPLEMENTED]
    3a [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA6 [UNIMPLEMENTED]
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:3631.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 7 value:628.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 7 value:8001 8127.
UpdateSpu::SPU_PITCH channel 8 value:6370.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 8 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:3930.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1965.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:1652.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 0
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    03 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    03 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    71 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:3427.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 5 value:2951.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 5 value:8001 8127.
UpdateSpu::SPU_PITCH channel 8 value:6014.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 8 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:3710.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1855.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:1472.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:4857.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 0
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA7 [UNIMPLEMENTED]
    70 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    3a [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:3053.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 5 value:3311.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 5 value:8001 8127.
UpdateSpu::SPU_PITCH channel 8 value:5356.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 8 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:3305.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1652.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:2623.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:3638.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 0
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    03 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:3427.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 5 value:2951.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 5 value:8001 8127.
UpdateSpu::SPU_PITCH channel 8 value:6014.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 8 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:3710.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1855.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 0
    16 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    0xA7 [UNIMPLEMENTED]
    6e [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    4d [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "0e800000"
    4f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    16 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    16 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    16 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    84 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    4d [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    4d [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    70 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 0 value:3053.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 0 value:8001 8127.
UpdateSpu::SPU_PITCH channel 5 value:5257.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 5 value:8001 8127.
UpdateSpu::SPU_PITCH channel 6 value:2210.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 6 value:8001 8127.
UpdateSpu::SPU_PITCH channel 7 value:14304.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 7 value:8001 8127.
UpdateSpu::SPU_PITCH channel 8 value:5356.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 8 value:8001 8127.
UpdateSpu::SPU_PITCH channel 9 value:3305.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 9 value:8001 8127.
UpdateSpu::SPU_PITCH channel 10 value:1652.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 10 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:1103.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSpu::SPU_PITCH channel 13 value:1103.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:4857.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 7
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    88 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    78 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4857.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    20 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    57 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4084.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 7
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "0e800000"
    70 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    71 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 7 value:628.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 7 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:4857.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    88 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    20 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    57 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4084.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    78 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4857.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 7
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    18 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 7
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 0
    84 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    42 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "0e800000"
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    84 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    84 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    84 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    42 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA6 [UNIMPLEMENTED]
    16 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 5 value:4962.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 5 value:8001 8127.
UpdateSpu::SPU_PITCH channel 6 value:2086.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 6 value:8001 8127.
UpdateSpu::SPU_PITCH channel 7 value:16056.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 7 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:2476.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:1041.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSpu::SPU_PITCH channel 13 value:826.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3854.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4584.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 0
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0xA5 set pitch correction to "0005"
    0xA8 [UNIMPLEMENTED] set channel volume to "0c000000"
    90 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3854.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 0
    0xA9 [UNIMPLEMENTED] set volume tick to "60" and set change volume to "00000000"
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    0xA9 [UNIMPLEMENTED] set volume tick to "60" and set change volume to "00000000"
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    0xA9 [UNIMPLEMENTED] set volume tick to "60" and set change volume to "00000000"
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    0xA9 [UNIMPLEMENTED] set volume tick to "60" and set change volume to "00000000"
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    0xA9 [UNIMPLEMENTED] set volume tick to "60" and set change volume to "00000000"
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    0xA9 [UNIMPLEMENTED] set volume tick to "60" and set change volume to "00000000"
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    0xA9 [UNIMPLEMENTED] set volume tick to "60" and set change volume to "00000000"
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA9 [UNIMPLEMENTED] set volume tick to "60" and set change volume to "04800000"
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    0xA9 [UNIMPLEMENTED] set volume tick to "60" and set change volume to "04800000"
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA9 [UNIMPLEMENTED] set volume tick to "60" and set change volume to "04800000"
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4584.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 2
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "18800000"
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:1529.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSequence for channel 2
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:1716.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSequence for channel 0
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    43 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    0xA6 [UNIMPLEMENTED]
    43 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    0xA6 [UNIMPLEMENTED]
    16 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    79 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    0xA7 [UNIMPLEMENTED]
    7c [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:1926.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:2082.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:826.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSpu::SPU_PITCH channel 13 value:1389.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:5145.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3854.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    7c [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:5145.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 2
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "0c000000"
    88 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    93 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "18800000"
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:1926.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:2082.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSequence for channel 2
    50 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    2f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:2041.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:1855.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSequence for channel 0
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    64 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    43 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    0c [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    64 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    0e [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:2291.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:2082.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:779.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSpu::SPU_PITCH channel 13 value:1238.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:2887.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3854.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4584.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    0c [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:2887.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 2
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "0c000000"
    88 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    93 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "18800000"
    7c [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:2571.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSequence for channel 2
    0xA6 [UNIMPLEMENTED]
    0e [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:1443.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSequence for channel 0
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    18 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    4d [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    0xA7 [UNIMPLEMENTED]
    7a [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    4d [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:1529.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:2206.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:1389.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSpu::SPU_PITCH channel 13 value:1103.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    50 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4084.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 2
    0xA7 [UNIMPLEMENTED]
    7a [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    7c [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:2571.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:5145.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 12
    0xA6 [UNIMPLEMENTED]
    0d [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 12 value:779.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSequence for channel 2
    4f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    18 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:2041.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:826.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSequence for channel 14
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 0
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0xCC [UNIMPLEMENTED]
    67 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    43 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    64 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:2291.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:2082.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 13 value:1238.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 2
    7d [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:2571.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSequence for channel 2
    0xCD [UNIMPLEMENTED]
    64 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:2291.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:3854.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4584.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 11
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "0c000000"
    88 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    93 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "18800000"
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:2291.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSequence for channel 2
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:1926.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSequence for channel 0
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0b [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    0xA8 [UNIMPLEMENTED] set channel volume to "0e800000"
    90 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    0xA8 [UNIMPLEMENTED] set channel volume to "09800000"
    90 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    42 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    0b [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    63 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    0e [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:1443.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:2082.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:779.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSpu::SPU_PITCH channel 13 value:1238.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:2887.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3854.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4584.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    0c [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:2887.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 3
    0xA5 set pitch correction to "0006"
    0xA8 [UNIMPLEMENTED] set channel volume to "07000000"
    0xA9 [UNIMPLEMENTED] set volume tick to "30" and set change volume to "0e800000"
    0c [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    0xA5 set pitch correction to "0004"
    0xA9 [UNIMPLEMENTED] set volume tick to "30" and set change volume to "13800000"
    0c [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 3 value:5050.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 3 value:8001 8127.
UpdateSpu::SPU_PITCH channel 4 value:8652.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 4 value:8001 8127.
UpdateSequence for channel 14
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 0
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0xA9 [UNIMPLEMENTED] set volume tick to "30" and set change volume to "0c000000"
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    0xA7 [UNIMPLEMENTED]
    7a [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    43 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    85 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    0e [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 3 value:9000.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 3 value:8001 8127.
UpdateSpu::SPU_PITCH channel 4 value:11550.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 4 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:2887.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    45 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3854.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 2
    91 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4584.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    0c [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:2887.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 2
    93 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    64 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    0c [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    86 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 3 value:8018.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 3 value:8001 8127.
UpdateSpu::SPU_PITCH channel 4 value:8652.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 4 value:8001 8127.
UpdateSequence for channel 2
    92 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    93 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    0xA9 [UNIMPLEMENTED] set volume tick to "0c" and set change volume to "18800000"
    7c [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:2571.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSequence for channel 2
    66 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA9 [UNIMPLEMENTED] set volume tick to "18" and set change volume to "07000000"
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    87 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:2291.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSequence for channel 0
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 1
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 2
    16 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 3
    79 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 4
    16 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 5
    90 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 6
    90 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 7
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 8
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 9
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 10
    8f [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 11
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    4d [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 12
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    0xA7 [UNIMPLEMENTED]
    79 [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 13
    0xA9 [UNIMPLEMENTED] set volume tick to "48" and set change volume to "0e800000"
    4d [UNIMPLEMENTED] UpdateSequence end
UpdateSequence for channel 14
    0xA7 [UNIMPLEMENTED]
    19 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 2 value:1529.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 2 value:8001 8127.
UpdateSpu::SPU_PITCH channel 3 value:9000.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 3 value:8001 8127.
UpdateSpu::SPU_PITCH channel 4 value:9166.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 4 value:8001 8127.
UpdateSpu::SPU_PITCH channel 11 value:2206.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 11 value:8001 8127.
UpdateSpu::SPU_PITCH channel 12 value:1389.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 12 value:8001 8127.
UpdateSpu::SPU_PITCH channel 13 value:1103.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 13 value:8001 8127.
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    50 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:4084.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    7c [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:5145.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
UpdateSequence for channel 14
    0xA6 [UNIMPLEMENTED]
    17 [UNIMPLEMENTED] UpdateSequence end
UpdateSpu::SPU_PITCH channel 14 value:3059.
UpdateSpu::SPU_LEFT_VOLUME|SPU_RIGHT_VOLUME channel 14 value:8001 8127.
