#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov 15 00:14:43 2018
# Process ID: 22072
# Current directory: C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.runs/synth_1
# Command line: vivado.exe -log vga_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_module.tcl
# Log file: C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.runs/synth_1/vga_module.vds
# Journal file: C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_module.tcl -notrace
Command: synth_design -top vga_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 296.914 ; gain = 75.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_module' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:44]
INFO: [Synth 8-3491] module 'sync_signals_generator' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/sync_signal_generator.vhd:7' bound to instance 'VGA_SYNC' of component 'sync_signals_generator' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'sync_signals_generator' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/sync_signal_generator.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sync_signals_generator' (1#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/sync_signal_generator.vhd:18]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'up_down_counter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:6' bound to instance 'CHANGE_Rectangle_Height' of component 'up_down_counter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:157]
INFO: [Synth 8-638] synthesizing module 'up_down_counter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:18]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_down_counter' (2#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:18]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:4' bound to instance 'DIVIDER' of component 'clock_divider' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:169]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:20]
	Parameter period bound to: 3 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'megaHzClock_25MHz' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:50]
INFO: [Synth 8-638] synthesizing module 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 3 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter' (3#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 99999 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'kiloHzClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:63]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized1' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 99999 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized1' (3#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'hundredHzClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:76]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized3' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized3' (3#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'tenHzClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:89]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'oneHzClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:102]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'singleSecondsClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:115]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'tensSecondsClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:128]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized5' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized5' (3#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'singleMinutesClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:141]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'tensMinutesClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (4#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/clock_divider.vhd:20]
	Parameter box_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'Growing_Rectangle' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:15' bound to instance 'Rectangle' of component 'Growing_Rectangle' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Growing_Rectangle' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:31]
	Parameter box_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Growing_Rectangle' (5#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'vga_module' (6#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:44]
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port clk
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port rectangle_height[8]
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port rectangle_height[7]
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port rectangle_height[6]
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port rectangle_height[5]
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port rectangle_height[4]
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port rectangle_height[3]
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port rectangle_height[2]
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port rectangle_height[1]
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port rectangle_height[0]
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port kHz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 335.992 ; gain = 114.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 335.992 ; gain = 114.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/Basys3_VGA_reference.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/Basys3_VGA_reference.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/Basys3_VGA_reference.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 636.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_hor_pos_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/sync_signal_generator.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element current_ver_pos_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/sync_signal_generator.vhd:44]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element current_val_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:30]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:59]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:59]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'rect_height_reg' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module sync_signals_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
Module up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module downcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module downcounter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module downcounter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module downcounter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Growing_Rectangle 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element kiloHzClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/tensMinutesClock/i_zero_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element CHANGE_Rectangle_Height/current_val_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element VGA_SYNC/current_hor_pos_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/sync_signal_generator.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element VGA_SYNC/current_ver_pos_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/sync_signal_generator.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/hundredHzClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/tenHzClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/oneHzClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/singleSecondsClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/singleMinutesClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/kiloHzClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/downcounter.vhd:30]
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_height_reg[0]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_height_reg[1]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_pos_x_reg[0]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_height_reg[2]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_height_reg[3]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_height_reg[4]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_height_reg[5]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_height_reg[6]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_height_reg[7]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_height_reg[8]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_height_reg[9]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_pos_x_reg[1]' (LD) to 'Rectangle/rect_pos_x_reg[5]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_pos_x_reg[2]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_pos_x_reg[3]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_pos_x_reg[4]' (LD) to 'Rectangle/rect_pos_x_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rectangle/rect_pos_x_reg[5] )
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_pos_x_reg[6]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_pos_x_reg[7]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'Rectangle/rect_pos_x_reg[8]' (LD) to 'Rectangle/rect_pos_x_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rectangle/rect_pos_x_reg[9] )
WARNING: [Synth 8-3332] Sequential element (Rectangle/rect_pos_x_reg[5]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/hundredHzClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/hundredHzClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/hundredHzClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/hundredHzClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/hundredHzClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensMinutesClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensMinutesClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensMinutesClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[4]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[5]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[6]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[7]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[8]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[9]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[10]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[11]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[12]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[13]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[14]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[15]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[16]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (Rectangle/rect_pos_x_reg[9]) is unused and will be removed from module vga_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     7|
|4     |LUT2   |    29|
|5     |LUT3   |    17|
|6     |LUT4   |     8|
|7     |LUT5   |    17|
|8     |LUT6   |    19|
|9     |FDCE   |    23|
|10    |FDPE   |     2|
|11    |IBUF   |     2|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------------------+------+
|      |Instance              |Module                 |Cells |
+------+----------------------+-----------------------+------+
|1     |top                   |                       |   150|
|2     |  Rectangle           |Growing_Rectangle      |     8|
|3     |  DIVIDER             |clock_divider          |     6|
|4     |    megaHzClock_25MHz |downcounter            |     6|
|5     |  VGA_SYNC            |sync_signals_generator |   119|
+------+----------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 636.953 ; gain = 415.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 636.953 ; gain = 114.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 636.953 ; gain = 415.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

66 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 636.953 ; gain = 416.934
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.runs/synth_1/vga_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 636.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 00:15:32 2018...
