{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543873347573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543873347612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 22:42:26 2018 " "Processing started: Mon Dec 03 22:42:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543873347612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873347612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off casse_brique_fpga -c test_depl_plateforme " "Command: quartus_map --read_settings_files=on --write_settings_files=off casse_brique_fpga -c test_depl_plateforme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873347621 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "constante.qip " "Tcl Script File constante.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE constante.qip " "set_global_assignment -name QIP_FILE constante.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543873349367 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543873349367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543873354626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543873354627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-a " "Found design unit 1: score-a" {  } { { "score.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/score.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383476 ""} { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/score.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873383476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383572 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873383572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur_score.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compteur_score.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Compteur_score " "Found entity 1: Compteur_score" {  } { { "Compteur_score.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873383644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "additionneur.v 1 1 " "Found 1 design units, including 1 entities, in source file additionneur.v" { { "Info" "ISGN_ENTITY_NAME" "1 additionneur " "Found entity 1: additionneur" {  } { { "additionneur.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/additionneur.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873383759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_gestion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file start_gestion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start_gestion-A " "Found design unit 1: start_gestion-A" {  } { { "start_gestion.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/start_gestion.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383783 ""} { "Info" "ISGN_ENTITY_NAME" "1 start_gestion " "Found entity 1: start_gestion" {  } { { "start_gestion.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/start_gestion.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873383783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-A " "Found design unit 1: edge_detector-A" {  } { { "edge_detector.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/edge_detector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383811 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/edge_detector.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873383811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/vpg_xxx.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi/vpg_xxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg_xxx " "Found entity 1: vpg_xxx" {  } { { "hdmi/vpg_xxx.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/hdmi/vpg_xxx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873383845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/hdmi_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi/hdmi_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_generator " "Found entity 1: hdmi_generator" {  } { { "hdmi/hdmi_generator.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/hdmi/hdmi_generator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873383917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/niosballe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_balle/synthesis/niosballe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Niosballe-rtl " "Found design unit 1: Niosballe-rtl" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383944 ""} { "Info" "ISGN_ENTITY_NAME" "1 Niosballe " "Found entity 1: Niosballe" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873383944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios_balle/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873383994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873383994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios_balle/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_irq_mapper " "Found entity 1: Niosballe_irq_mapper" {  } { { "Nios_balle/synthesis/submodules/Niosballe_irq_mapper.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0 " "Found entity 1: Niosballe_mm_interconnect_0" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: Niosballe_mm_interconnect_0_avalon_st_adapter_002" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Niosballe_mm_interconnect_0_avalon_st_adapter" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_rsp_mux " "Found entity 1: Niosballe_mm_interconnect_0_rsp_mux" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384507 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_rsp_demux " "Found entity 1: Niosballe_mm_interconnect_0_rsp_demux" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_cmd_mux " "Found entity 1: Niosballe_mm_interconnect_0_cmd_mux" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_cmd_demux " "Found entity 1: Niosballe_mm_interconnect_0_cmd_demux" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873384881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873384881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385010 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385010 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385010 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385010 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543873385135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Nios_balle/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543873385195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Nios_balle/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Nios_balle/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Nios_balle/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385358 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios_balle/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Niosballe_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543873385417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Niosballe_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543873385418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_router_004_default_decode " "Found entity 1: Niosballe_mm_interconnect_0_router_004_default_decode" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385420 ""} { "Info" "ISGN_ENTITY_NAME" "2 Niosballe_mm_interconnect_0_router_004 " "Found entity 2: Niosballe_mm_interconnect_0_router_004" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Niosballe_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543873385445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Niosballe_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543873385445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_router_002_default_decode " "Found entity 1: Niosballe_mm_interconnect_0_router_002_default_decode" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385449 ""} { "Info" "ISGN_ENTITY_NAME" "2 Niosballe_mm_interconnect_0_router_002 " "Found entity 2: Niosballe_mm_interconnect_0_router_002" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Niosballe_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543873385481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Niosballe_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543873385482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_router_default_decode " "Found entity 1: Niosballe_mm_interconnect_0_router_default_decode" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385488 ""} { "Info" "ISGN_ENTITY_NAME" "2 Niosballe_mm_interconnect_0_router " "Found entity 2: Niosballe_mm_interconnect_0_router" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_x_position.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_x_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_x_position " "Found entity 1: Niosballe_x_position" {  } { { "Nios_balle/synthesis/submodules/Niosballe_x_position.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_x_position.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_pos_raquette.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_pos_raquette.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_pos_raquette " "Found entity 1: Niosballe_pos_raquette" {  } { { "Nios_balle/synthesis/submodules/Niosballe_pos_raquette.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_pos_raquette.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0 " "Found entity 1: Niosballe_nios2_gen2_0" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873385801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873385801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: Niosballe_nios2_gen2_0_cpu_ic_data_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "2 Niosballe_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: Niosballe_nios2_gen2_0_cpu_ic_tag_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "3 Niosballe_nios2_gen2_0_cpu_bht_module " "Found entity 3: Niosballe_nios2_gen2_0_cpu_bht_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "4 Niosballe_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: Niosballe_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "5 Niosballe_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: Niosballe_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "6 Niosballe_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: Niosballe_nios2_gen2_0_cpu_dc_tag_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "7 Niosballe_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: Niosballe_nios2_gen2_0_cpu_dc_data_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "8 Niosballe_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: Niosballe_nios2_gen2_0_cpu_dc_victim_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "9 Niosballe_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: Niosballe_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "10 Niosballe_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: Niosballe_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "11 Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "12 Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "13 Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "14 Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "15 Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "16 Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "17 Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "18 Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "19 Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "20 Niosballe_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: Niosballe_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "21 Niosballe_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: Niosballe_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "22 Niosballe_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: Niosballe_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "23 Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "24 Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "25 Niosballe_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: Niosballe_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "26 Niosballe_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: Niosballe_nios2_gen2_0_cpu_nios2_oci" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""} { "Info" "ISGN_ENTITY_NAME" "27 Niosballe_nios2_gen2_0_cpu " "Found entity 27: Niosballe_nios2_gen2_0_cpu" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Niosballe_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_mult_cell " "Found entity 1: Niosballe_nios2_gen2_0_cpu_mult_cell" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_test_bench " "Found entity 1: Niosballe_nios2_gen2_0_cpu_test_bench" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_balle/synthesis/submodules/niosballe_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_jtag_uart_0_sim_scfifo_w " "Found entity 1: Niosballe_jtag_uart_0_sim_scfifo_w" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387418 ""} { "Info" "ISGN_ENTITY_NAME" "2 Niosballe_jtag_uart_0_scfifo_w " "Found entity 2: Niosballe_jtag_uart_0_scfifo_w" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387418 ""} { "Info" "ISGN_ENTITY_NAME" "3 Niosballe_jtag_uart_0_sim_scfifo_r " "Found entity 3: Niosballe_jtag_uart_0_sim_scfifo_r" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387418 ""} { "Info" "ISGN_ENTITY_NAME" "4 Niosballe_jtag_uart_0_scfifo_r " "Found entity 4: Niosballe_jtag_uart_0_scfifo_r" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387418 ""} { "Info" "ISGN_ENTITY_NAME" "5 Niosballe_jtag_uart_0 " "Found entity 5: Niosballe_jtag_uart_0" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_en_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_en_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_en_nios " "Found entity 1: Niosballe_en_nios" {  } { { "Nios_balle/synthesis/submodules/Niosballe_en_nios.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_en_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_brique_morte.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_brique_morte.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_brique_morte " "Found entity 1: Niosballe_brique_morte" {  } { { "Nios_balle/synthesis/submodules/Niosballe_brique_morte.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_brique_morte.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_adr_brique.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_adr_brique.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_adr_brique " "Found entity 1: Niosballe_adr_brique" {  } { { "Nios_balle/synthesis/submodules/Niosballe_adr_brique.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_adr_brique.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/sram_de2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_balle/synthesis/submodules/sram_de2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_DE2-A " "Found design unit 1: SRAM_DE2-A" {  } { { "Nios_balle/synthesis/submodules/SRAM_DE2.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/SRAM_DE2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387543 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_DE2 " "Found entity 1: SRAM_DE2" {  } { { "Nios_balle/synthesis/submodules/SRAM_DE2.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/SRAM_DE2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_test-SYN " "Found design unit 1: ram_test-SYN" {  } { { "ram_test.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ram_test.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387579 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_test " "Found entity 1: ram_test" {  } { { "ram_test.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ram_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_bricks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_bricks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_bricks-SYN " "Found design unit 1: ram_bricks-SYN" {  } { { "ram_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ram_bricks.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387602 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_bricks " "Found entity 1: ram_bricks" {  } { { "ram_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ram_bricks.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_plateforme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_plateforme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print_plateforme-A " "Found design unit 1: print_plateforme-A" {  } { { "print_plateforme.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_plateforme.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387631 ""} { "Info" "ISGN_ENTITY_NAME" "1 print_plateforme " "Found entity 1: print_plateforme" {  } { { "print_plateforme.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_plateforme.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_bricks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_bricks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print_bricks-A " "Found design unit 1: print_bricks-A" {  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_bricks.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387659 ""} { "Info" "ISGN_ENTITY_NAME" "1 print_bricks " "Found entity 1: print_bricks" {  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_bricks.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print_ball-A " "Found design unit 1: print_ball-A" {  } { { "print_ball.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_ball.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387759 ""} { "Info" "ISGN_ENTITY_NAME" "1 print_ball " "Found entity 1: print_ball" {  } { { "print_ball.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_ball.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 platform_rom-SYN " "Found design unit 1: platform_rom-SYN" {  } { { "platform_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/platform_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387799 ""} { "Info" "ISGN_ENTITY_NAME" "1 platform_rom " "Found entity 1: platform_rom" {  } { { "platform_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/platform_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rom_brick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_rom_brick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_rom_brick-SYN " "Found design unit 1: mux_rom_brick-SYN" {  } { { "mux_rom_brick.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_rom_brick.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387825 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_rom_brick " "Found entity 1: mux_rom_brick" {  } { { "mux_rom_brick.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_rom_brick.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_platform.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_platform.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_platform-SYN " "Found design unit 1: mux_platform-SYN" {  } { { "mux_platform.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_platform.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387851 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_platform " "Found entity 1: mux_platform" {  } { { "mux_platform.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_platform.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ball-SYN " "Found design unit 1: mux_ball-SYN" {  } { { "mux_ball.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_ball.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387870 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_ball " "Found entity 1: mux_ball" {  } { { "mux_ball.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_ball.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_adr_etatbricks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_adr_etatbricks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_adr_etatbricks-SYN " "Found design unit 1: mux_adr_etatbricks-SYN" {  } { { "mux_adr_etatbricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_adr_etatbricks.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387900 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_adr_etatbricks " "Found entity 1: mux_adr_etatbricks" {  } { { "mux_adr_etatbricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_adr_etatbricks.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_plateforme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move_plateforme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_plateforme-A " "Found design unit 1: move_plateforme-A" {  } { { "move_plateforme.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/move_plateforme.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387929 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_plateforme " "Found entity 1: move_plateforme" {  } { { "move_plateforme.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/move_plateforme.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_platform.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_platform.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_platform " "Found entity 1: memory_platform" {  } { { "memory_platform.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_platform.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_brick.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_brick.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_brick " "Found entity 1: memory_brick" {  } { { "memory_brick.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_brick.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873387998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873387998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ball.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_ball.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ball " "Found entity 1: memory_ball" {  } { { "memory_ball.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_ball.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etat_briques.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etat_briques.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etat_briques " "Found entity 1: etat_briques" {  } { { "etat_briques.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_briques.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrementeurvie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decrementeurvie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrementeurvie-a " "Found design unit 1: decrementeurvie-a" {  } { { "decrementeurvie.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/decrementeurvie.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388129 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrementeurvie " "Found entity 1: decrementeurvie" {  } { { "decrementeurvie.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/decrementeurvie.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brick_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brick_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brick_rom-SYN " "Found design unit 1: brick_rom-SYN" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388164 ""} { "Info" "ISGN_ENTITY_NAME" "1 brick_rom " "Found entity 1: brick_rom" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_rom-SYN " "Found design unit 1: ball_rom-SYN" {  } { { "ball_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ball_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388190 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_rom " "Found entity 1: ball_rom" {  } { { "ball_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ball_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur.bdf 1 1 " "Found 1 design units, including 1 entities, in source file afficheur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 afficheur " "Found entity 1: afficheur" {  } { { "afficheur.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7s-A " "Found design unit 1: decod7s-A" {  } { { "decod7s.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/decod7s.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388225 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7s " "Found entity 1: decod7s" {  } { { "decod7s.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/decod7s.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleur-A " "Found design unit 1: controleur-A" {  } { { "controleur.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/controleur.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388255 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleur " "Found entity 1: controleur" {  } { { "controleur.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/controleur.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur_score.bdf 1 1 " "Found 1 design units, including 1 entities, in source file afficheur_score.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 afficheur_score " "Found entity 1: afficheur_score" {  } { { "afficheur_score.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur_score.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_test_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_test_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_test_25-rtl " "Found design unit 1: pll_test_25-rtl" {  } { { "pll_test_25.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/pll_test_25.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388290 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_test_25 " "Found entity 1: pll_test_25" {  } { { "pll_test_25.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/pll_test_25.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_test_25/pll_test_25_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_test_25/pll_test_25_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_25_0002 " "Found entity 1: pll_test_25_0002" {  } { { "pll_test_25/pll_test_25_0002.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/pll_test_25/pll_test_25_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etat_brick_charger.vhd 4 2 " "Found 4 design units, including 2 entities, in source file etat_brick_charger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etat_brick_charger_meminit_8ll-RTL " "Found design unit 1: etat_brick_charger_meminit_8ll-RTL" {  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388581 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 etat_brick_charger-RTL " "Found design unit 2: etat_brick_charger-RTL" {  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 422 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388581 ""} { "Info" "ISGN_ENTITY_NAME" "1 etat_brick_charger_meminit_8ll " "Found entity 1: etat_brick_charger_meminit_8ll" {  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388581 ""} { "Info" "ISGN_ENTITY_NAME" "2 etat_brick_charger " "Found entity 2: etat_brick_charger" {  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bricks_levels.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_bricks_levels.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_bricks_levels-SYN " "Found design unit 1: rom_bricks_levels-SYN" {  } { { "rom_bricks_levels.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/rom_bricks_levels.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388586 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_bricks_levels " "Found entity 1: rom_bricks_levels" {  } { { "rom_bricks_levels.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/rom_bricks_levels.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_etatbriques.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_etatbriques.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_etatbriques-SYN " "Found design unit 1: mux_etatbriques-SYN" {  } { { "mux_etatbriques.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_etatbriques.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388594 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_etatbriques " "Found entity 1: mux_etatbriques" {  } { { "mux_etatbriques.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_etatbriques.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388594 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pll_affich_25/pll_affich_25_0002.v " "Can't analyze file -- file pll_affich_25/pll_affich_25_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543873388600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cste-SYN " "Found design unit 1: cste-SYN" {  } { { "cste.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/cste.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388606 ""} { "Info" "ISGN_ENTITY_NAME" "1 cste " "Found entity 1: cste" {  } { { "cste.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/cste.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_2-SYN " "Found design unit 1: counter_2-SYN" {  } { { "counter_2.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter_2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388612 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_2 " "Found entity 1: counter_2" {  } { { "counter_2.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds_time-a " "Found design unit 1: leds_time-a" {  } { { "leds_time.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/leds_time.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388653 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds_time " "Found entity 1: leds_time" {  } { { "leds_time.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/leds_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_score-SYN " "Found design unit 1: mux_score-SYN" {  } { { "mux_score.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_score.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388660 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_score " "Found entity 1: mux_score" {  } { { "mux_score.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_score.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_life.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_life.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_life-SYN " "Found design unit 1: counter_life-SYN" {  } { { "counter_life.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter_life.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388665 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_life " "Found entity 1: counter_life" {  } { { "counter_life.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter_life.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_leds-SYN " "Found design unit 1: mux_leds-SYN" {  } { { "mux_leds.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_leds.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388671 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_leds " "Found entity 1: mux_leds" {  } { { "mux_leds.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_leds.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_life.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds_life.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds_life-a " "Found design unit 1: leds_life-a" {  } { { "leds_life.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/leds_life.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388716 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds_life " "Found entity 1: leds_life" {  } { { "leds_life.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/leds_life.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873388716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873388716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543873389426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe Niosballe:inst11 " "Elaborating entity \"Niosballe\" for hierarchy \"Niosballe:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 424 344 656 696 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873389896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_DE2 Niosballe:inst11\|SRAM_DE2:sram_de2_0 " "Elaborating entity \"SRAM_DE2\" for hierarchy \"Niosballe:inst11\|SRAM_DE2:sram_de2_0\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "sram_de2_0" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873390515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_adr_brique Niosballe:inst11\|Niosballe_adr_brique:adr_brique " "Elaborating entity \"Niosballe_adr_brique\" for hierarchy \"Niosballe:inst11\|Niosballe_adr_brique:adr_brique\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "adr_brique" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873390776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_brique_morte Niosballe:inst11\|Niosballe_brique_morte:brique_morte " "Elaborating entity \"Niosballe_brique_morte\" for hierarchy \"Niosballe:inst11\|Niosballe_brique_morte:brique_morte\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "brique_morte" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873390965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_en_nios Niosballe:inst11\|Niosballe_en_nios:en_nios " "Elaborating entity \"Niosballe_en_nios\" for hierarchy \"Niosballe:inst11\|Niosballe_en_nios:en_nios\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "en_nios" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873391251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_jtag_uart_0 Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Niosballe_jtag_uart_0\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "jtag_uart_0" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873391339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_jtag_uart_0_scfifo_w Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w " "Elaborating entity \"Niosballe_jtag_uart_0_scfifo_w\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "the_Niosballe_jtag_uart_0_scfifo_w" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873391602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "wfifo" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873393850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873393955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873393990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873393990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873393990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873393990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873393990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873393990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873393990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873393990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873393990 ""}  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873393990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873394305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873394305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873394312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873394450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873394450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873394460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873394528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873394528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873394538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873394805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873394805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873394823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873395610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873395610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873395623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873396009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873396009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873396018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_jtag_uart_0_scfifo_r Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_r:the_Niosballe_jtag_uart_0_scfifo_r " "Elaborating entity \"Niosballe_jtag_uart_0_scfifo_r\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_r:the_Niosballe_jtag_uart_0_scfifo_r\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "the_Niosballe_jtag_uart_0_scfifo_r" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873396251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "Niosballe_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873397062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873397195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873397195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873397195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873397195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873397195 ""}  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873397195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873397530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873397926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Niosballe_nios2_gen2_0\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "nios2_gen2_0" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873398099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0.v" "cpu" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873398228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_test_bench Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_test_bench:the_Niosballe_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_test_bench:the_Niosballe_nios2_gen2_0_cpu_test_bench\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873399099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_ic_data_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873399213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873399643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873399793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873399793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873399801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_ic_tag_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873399972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873400162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgj1 " "Found entity 1: altsyncram_vgj1" {  } { { "db/altsyncram_vgj1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_vgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873400297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873400297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgj1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated " "Elaborating entity \"altsyncram_vgj1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873400303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_bht_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_bht_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_bht" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873400441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873400602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873400729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873400729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873400734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_register_bank_a_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873400861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873400940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873401080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873401080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873401086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_register_bank_b_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_b_module:Niosballe_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_b_module:Niosballe_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873401211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_mult_cell Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873401288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873401732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873401968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873401968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873401979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873402251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873402511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873402578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873402658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873402760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873403052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873403155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873403283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873403428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873403488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873403562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873403676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873404378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873404687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873404739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873404825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873404896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873405008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873405115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_dc_tag_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873409086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873409202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pi1 " "Found entity 1: altsyncram_7pi1" {  } { { "db/altsyncram_7pi1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_7pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873409366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873409366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pi1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated " "Elaborating entity \"altsyncram_7pi1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873409377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_dc_data_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873409480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873409555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873409699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873409699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873409707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_dc_victim_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873409827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873409922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873410065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873410065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873410073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873410242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_debug Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_debug:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_debug:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873410354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_debug:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_debug:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873410538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_break Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_break:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_break:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873410626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873410874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873410955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873411033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873411127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace\|Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode:Niosballe_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace\|Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode:Niosballe_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873411273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873411421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873411596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873411711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873411829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_pib Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_pib:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_pib:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873411989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_im Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_im:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_im:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873412113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg:the_Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg:the_Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873412195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_ocimem Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873412278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873412411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873412534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873412709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873412709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873412719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873412821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_debug_slave_tck Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|Niosballe_nios2_gen2_0_cpu_debug_slave_tck:the_Niosballe_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|Niosballe_nios2_gen2_0_cpu_debug_slave_tck:the_Niosballe_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Niosballe_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873412861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk:the_Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk:the_Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873413099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Niosballe_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873413357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873413395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873413440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873413563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_pos_raquette Niosballe:inst11\|Niosballe_pos_raquette:pos_raquette " "Elaborating entity \"Niosballe_pos_raquette\" for hierarchy \"Niosballe:inst11\|Niosballe_pos_raquette:pos_raquette\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "pos_raquette" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873413658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_x_position Niosballe:inst11\|Niosballe_x_position:x_position " "Elaborating entity \"Niosballe_x_position\" for hierarchy \"Niosballe:inst11\|Niosballe_x_position:x_position\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "x_position" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873413749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Niosballe_mm_interconnect_0\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "mm_interconnect_0" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873413877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873414655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873414929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873415085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873415161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_de2_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_de2_0_s0_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_translator" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873415210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pos_raquette_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pos_raquette_s1_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "pos_raquette_s1_translator" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873415255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873415391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873415491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 2144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873415526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873415613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873415708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_de2_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_de2_0_s0_agent\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_agent" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873415793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_de2_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_de2_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873415927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_de2_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_de2_0_s0_agent_rsp_fifo\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_agent_rsp_fifo" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873416049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router:router " "Elaborating entity \"Niosballe_mm_interconnect_0_router\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router:router\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "router" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873416329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router_default_decode Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router:router\|Niosballe_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Niosballe_mm_interconnect_0_router_default_decode\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router:router\|Niosballe_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873416440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router_002 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Niosballe_mm_interconnect_0_router_002\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_002:router_002\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "router_002" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 3608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873416517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router_002_default_decode Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_002:router_002\|Niosballe_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Niosballe_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_002:router_002\|Niosballe_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873416551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router_004 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Niosballe_mm_interconnect_0_router_004\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_004:router_004\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "router_004" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 3640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873416599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router_004_default_decode Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_004:router_004\|Niosballe_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Niosballe_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_004:router_004\|Niosballe_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873416651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873416949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_de2_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_de2_0_s0_burst_adapter\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_burst_adapter" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 3934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873417083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_de2_0_s0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_de2_0_s0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873417129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_cmd_demux Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Niosballe_mm_interconnect_0_cmd_demux\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873417187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_cmd_mux Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Niosballe_mm_interconnect_0_cmd_mux\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873417257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873417393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873417475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_rsp_demux Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Niosballe_mm_interconnect_0_rsp_demux\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873417670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_rsp_mux Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Niosballe_mm_interconnect_0_rsp_mux\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873417780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873417949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873418082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_rsp_width_adapter\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_rsp_width_adapter" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873418150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543873418163 "|main|Niosballe:inst11|Niosballe_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_de2_0_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543873418164 "|main|Niosballe:inst11|Niosballe_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_de2_0_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543873418164 "|main|Niosballe:inst11|Niosballe_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_de2_0_s0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_cmd_width_adapter" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873418406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_avalon_st_adapter Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Niosballe_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873418534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873418649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_avalon_st_adapter_002 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"Niosballe_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 5037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873418724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873418748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_irq_mapper Niosballe:inst11\|Niosballe_irq_mapper:irq_mapper " "Elaborating entity \"Niosballe_irq_mapper\" for hierarchy \"Niosballe:inst11\|Niosballe_irq_mapper:irq_mapper\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "irq_mapper" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873419111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Niosballe:inst11\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Niosballe:inst11\|altera_reset_controller:rst_controller\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "rst_controller" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/Niosballe.vhd" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873419202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Niosballe:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Niosballe:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Nios_balle/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873419245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Niosballe:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Niosballe:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Nios_balle/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873419336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etat_briques etat_briques:inst14 " "Elaborating entity \"etat_briques\" for hierarchy \"etat_briques:inst14\"" {  } { { "main.bdf" "inst14" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 176 720 928 304 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873419405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_bricks etat_briques:inst14\|ram_bricks:inst2 " "Elaborating entity \"ram_bricks\" for hierarchy \"etat_briques:inst14\|ram_bricks:inst2\"" {  } { { "etat_briques.bdf" "inst2" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_briques.bdf" { { 320 160 376 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873419540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component\"" {  } { { "ram_bricks.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ram_bricks.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873419876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component\"" {  } { { "ram_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ram_bricks.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873420015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420016 ""}  } { { "ram_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ram_bricks.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873420016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m304.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m304.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m304 " "Found entity 1: altsyncram_m304" {  } { { "db/altsyncram_m304.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_m304.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873420117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873420117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m304 etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component\|altsyncram_m304:auto_generated " "Elaborating entity \"altsyncram_m304\" for hierarchy \"etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component\|altsyncram_m304:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873420126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_etatbriques etat_briques:inst14\|mux_etatbriques:inst50 " "Elaborating entity \"mux_etatbriques\" for hierarchy \"etat_briques:inst14\|mux_etatbriques:inst50\"" {  } { { "etat_briques.bdf" "inst50" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_briques.bdf" { { 600 504 648 680 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873420188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX etat_briques:inst14\|mux_etatbriques:inst50\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"etat_briques:inst14\|mux_etatbriques:inst50\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_etatbriques.vhd" "LPM_MUX_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_etatbriques.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873420562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etat_briques:inst14\|mux_etatbriques:inst50\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"etat_briques:inst14\|mux_etatbriques:inst50\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_etatbriques.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_etatbriques.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873420631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etat_briques:inst14\|mux_etatbriques:inst50\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"etat_briques:inst14\|mux_etatbriques:inst50\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873420631 ""}  } { { "mux_etatbriques.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_etatbriques.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873420631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k1e " "Found entity 1: mux_k1e" {  } { { "db/mux_k1e.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/mux_k1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873420804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873420804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k1e etat_briques:inst14\|mux_etatbriques:inst50\|LPM_MUX:LPM_MUX_component\|mux_k1e:auto_generated " "Elaborating entity \"mux_k1e\" for hierarchy \"etat_briques:inst14\|mux_etatbriques:inst50\|LPM_MUX:LPM_MUX_component\|mux_k1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873420811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etat_brick_charger etat_briques:inst14\|etat_brick_charger:inst3 " "Elaborating entity \"etat_brick_charger\" for hierarchy \"etat_briques:inst14\|etat_brick_charger:inst3\"" {  } { { "etat_briques.bdf" "inst3" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_briques.bdf" { { 816 536 760 992 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873420891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etat_brick_charger_meminit_8ll etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component " "Elaborating entity \"etat_brick_charger_meminit_8ll\" for hierarchy \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\"" {  } { { "etat_brick_charger.vhd" "etat_brick_charger_meminit_8ll_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873420960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:addr_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:addr_cmpr\"" {  } { { "etat_brick_charger.vhd" "addr_cmpr" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873421242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:addr_cmpr " "Elaborated megafunction instantiation \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:addr_cmpr\"" {  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 346 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873421324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:addr_cmpr " "Instantiated megafunction \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:addr_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873421324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873421324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873421324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873421324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873421324 ""}  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 346 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873421324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_95i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_95i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_95i " "Found entity 1: cmpr_95i" {  } { { "db/cmpr_95i.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/cmpr_95i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873421499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873421499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_95i etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:addr_cmpr\|cmpr_95i:auto_generated " "Elaborating entity \"cmpr_95i\" for hierarchy \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:addr_cmpr\|cmpr_95i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873421508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:wait_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:wait_cmpr\"" {  } { { "etat_brick_charger.vhd" "wait_cmpr" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873421647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:wait_cmpr " "Elaborated megafunction instantiation \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:wait_cmpr\"" {  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 357 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873421677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:wait_cmpr " "Instantiated megafunction \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:wait_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873421677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873421677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873421677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873421677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873421677 ""}  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 357 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873421677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_55i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_55i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_55i " "Found entity 1: cmpr_55i" {  } { { "db/cmpr_55i.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/cmpr_55i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873421759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873421759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_55i etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:wait_cmpr\|cmpr_55i:auto_generated " "Elaborating entity \"cmpr_55i\" for hierarchy \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_compare:wait_cmpr\|cmpr_55i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873421766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:addr_ctr " "Elaborating entity \"lpm_counter\" for hierarchy \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:addr_ctr\"" {  } { { "etat_brick_charger.vhd" "addr_ctr" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873422171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:addr_ctr " "Elaborated megafunction instantiation \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:addr_ctr\"" {  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 369 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873422313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:addr_ctr " "Instantiated megafunction \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:addr_ctr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 64 " "Parameter \"lpm_modulus\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422313 ""}  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 369 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873422313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rin.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rin.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rin " "Found entity 1: cntr_rin" {  } { { "db/cntr_rin.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/cntr_rin.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873422414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873422414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rin etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:addr_ctr\|cntr_rin:auto_generated " "Elaborating entity \"cntr_rin\" for hierarchy \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:addr_ctr\|cntr_rin:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873422422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:wait_ctr " "Elaborating entity \"lpm_counter\" for hierarchy \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:wait_ctr\"" {  } { { "etat_brick_charger.vhd" "wait_ctr" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873422543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:wait_ctr " "Elaborated megafunction instantiation \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:wait_ctr\"" {  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 385 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873422604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:wait_ctr " "Instantiated megafunction \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:wait_ctr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 2 " "Parameter \"lpm_modulus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873422604 ""}  } { { "etat_brick_charger.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_brick_charger.vhd" 385 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873422604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vgn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vgn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vgn " "Found entity 1: cntr_vgn" {  } { { "db/cntr_vgn.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/cntr_vgn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873422707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873422707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vgn etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:wait_ctr\|cntr_vgn:auto_generated " "Elaborating entity \"cntr_vgn\" for hierarchy \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:wait_ctr\|cntr_vgn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873422714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873422861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873422861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a9c etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:wait_ctr\|cntr_vgn:auto_generated\|cmpr_a9c:cmpr1 " "Elaborating entity \"cmpr_a9c\" for hierarchy \"etat_briques:inst14\|etat_brick_charger:inst3\|etat_brick_charger_meminit_8ll:etat_brick_charger_meminit_8ll_component\|lpm_counter:wait_ctr\|cntr_vgn:auto_generated\|cmpr_a9c:cmpr1\"" {  } { { "db/cntr_vgn.tdf" "cmpr1" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/cntr_vgn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873422872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bricks_levels etat_briques:inst14\|rom_bricks_levels:inst8 " "Elaborating entity \"rom_bricks_levels\" for hierarchy \"etat_briques:inst14\|rom_bricks_levels:inst8\"" {  } { { "etat_briques.bdf" "inst8" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_briques.bdf" { { 832 288 504 960 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873422941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram etat_briques:inst14\|rom_bricks_levels:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"etat_briques:inst14\|rom_bricks_levels:inst8\|altsyncram:altsyncram_component\"" {  } { { "rom_bricks_levels.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/rom_bricks_levels.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873423021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etat_briques:inst14\|rom_bricks_levels:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"etat_briques:inst14\|rom_bricks_levels:inst8\|altsyncram:altsyncram_component\"" {  } { { "rom_bricks_levels.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/rom_bricks_levels.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873423066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etat_briques:inst14\|rom_bricks_levels:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"etat_briques:inst14\|rom_bricks_levels:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file levels.mif " "Parameter \"init_file\" = \"levels.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423066 ""}  } { { "rom_bricks_levels.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/rom_bricks_levels.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873423066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u324.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u324.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u324 " "Found entity 1: altsyncram_u324" {  } { { "db/altsyncram_u324.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_u324.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873423164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873423164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u324 etat_briques:inst14\|rom_bricks_levels:inst8\|altsyncram:altsyncram_component\|altsyncram_u324:auto_generated " "Elaborating entity \"altsyncram_u324\" for hierarchy \"etat_briques:inst14\|rom_bricks_levels:inst8\|altsyncram:altsyncram_component\|altsyncram_u324:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873423174 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "124 256 124 10 " "124 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 124 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "49 " "Memory Initialization File address 49 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873423320 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "50 " "Memory Initialization File address 50 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873423320 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "51 " "Memory Initialization File address 51 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873423320 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "52 " "Memory Initialization File address 52 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873423320 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "53 " "Memory Initialization File address 53 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873423320 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "54 " "Memory Initialization File address 54 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873423320 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "41 " "Memory Initialization File address 41 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873423320 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "42 " "Memory Initialization File address 42 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873423320 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "43 " "Memory Initialization File address 43 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873423320 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "44 " "Memory Initialization File address 44 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873423320 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/levels.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/levels.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543873423320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrementeurvie etat_briques:inst14\|decrementeurvie:inst " "Elaborating entity \"decrementeurvie\" for hierarchy \"etat_briques:inst14\|decrementeurvie:inst\"" {  } { { "etat_briques.bdf" "inst" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/etat_briques.bdf" { { 144 512 728 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873423459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:inst3 " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 240 408 552 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873423532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_adr_etatbricks mux_adr_etatbricks:inst6 " "Elaborating entity \"mux_adr_etatbricks\" for hierarchy \"mux_adr_etatbricks:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 160 184 328 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873423558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_adr_etatbricks.vhd" "LPM_MUX_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_adr_etatbricks.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873423767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_adr_etatbricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_adr_etatbricks.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873423810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873423810 ""}  } { { "mux_adr_etatbricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_adr_etatbricks.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873423810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_90e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_90e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_90e " "Found entity 1: mux_90e" {  } { { "db/mux_90e.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/mux_90e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873423896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873423896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_90e mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component\|mux_90e:auto_generated " "Elaborating entity \"mux_90e\" for hierarchy \"mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component\|mux_90e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873423905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afficheur afficheur:inst1 " "Elaborating entity \"afficheur\" for hierarchy \"afficheur:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 792 360 648 952 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873424047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_bricks afficheur:inst1\|print_bricks:inst2 " "Elaborating entity \"print_bricks\" for hierarchy \"afficheur:inst1\|print_bricks:inst2\"" {  } { { "afficheur.bdf" "inst2" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur.bdf" { { 136 440 704 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873424128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR afficheur:inst1\|LPM_OR:inst11 " "Elaborating entity \"LPM_OR\" for hierarchy \"afficheur:inst1\|LPM_OR:inst11\"" {  } { { "afficheur.bdf" "inst11" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur.bdf" { { 472 1360 1480 528 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873424438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|LPM_OR:inst11 " "Elaborated megafunction instantiation \"afficheur:inst1\|LPM_OR:inst11\"" {  } { { "afficheur.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur.bdf" { { 472 1360 1480 528 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873424510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|LPM_OR:inst11 " "Instantiated megafunction \"afficheur:inst1\|LPM_OR:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873424510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873424510 ""}  } { { "afficheur.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur.bdf" { { 472 1360 1480 528 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873424510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_brick afficheur:inst1\|memory_brick:inst1 " "Elaborating entity \"memory_brick\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\"" {  } { { "afficheur.bdf" "inst1" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur.bdf" { { 136 752 944 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873424525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rom_brick afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst " "Elaborating entity \"mux_rom_brick\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\"" {  } { { "memory_brick.bdf" "inst" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_brick.bdf" { { 88 968 1160 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873424587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_rom_brick.vhd" "LPM_MUX_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_rom_brick.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873424718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_rom_brick.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_rom_brick.vhd" 181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873424808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873424808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873424808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873424808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873424808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873424808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873424808 ""}  } { { "mux_rom_brick.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_rom_brick.vhd" 181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873424808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_u1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_u1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_u1e " "Found entity 1: mux_u1e" {  } { { "db/mux_u1e.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/mux_u1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873424903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873424903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_u1e afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component\|mux_u1e:auto_generated " "Elaborating entity \"mux_u1e\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component\|mux_u1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873424910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\"" {  } { { "memory_brick.bdf" "inst1" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_brick.bdf" { { 104 424 608 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873425032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873425152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873425331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_bleu.mif " "Parameter \"init_file\" = \"./image/bricks_bleu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873425332 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873425332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc34 " "Found entity 1: altsyncram_pc34" {  } { { "db/altsyncram_pc34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_pc34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873425433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873425433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pc34:auto_generated " "Elaborating entity \"altsyncram_pc34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pc34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873425442 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873425510 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873425510 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873425510 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873425510 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873425510 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873425510 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873425510 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873425510 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873425510 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873425510 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_bleu.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_bleu.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543873425510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\"" {  } { { "memory_brick.bdf" "inst2" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_brick.bdf" { { 200 424 608 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873425823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873425942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873426022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_cyan.mif " "Parameter \"init_file\" = \"./image/bricks_cyan.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426023 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873426023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc34 " "Found entity 1: altsyncram_rc34" {  } { { "db/altsyncram_rc34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_rc34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873426127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873426127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rc34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_rc34:auto_generated " "Elaborating entity \"altsyncram_rc34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_rc34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873426136 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426217 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426217 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426217 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426217 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426217 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426217 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426217 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426217 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426217 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426217 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_cyan.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_cyan.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543873426217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\"" {  } { { "memory_brick.bdf" "inst3" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_brick.bdf" { { 296 424 608 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873426507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873426645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873426718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_jaune.mif " "Parameter \"init_file\" = \"./image/bricks_jaune.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873426719 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873426719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3g34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3g34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3g34 " "Found entity 1: altsyncram_3g34" {  } { { "db/altsyncram_3g34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_3g34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873426816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873426816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3g34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component\|altsyncram_3g34:auto_generated " "Elaborating entity \"altsyncram_3g34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component\|altsyncram_3g34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873426823 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426919 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426919 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426919 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426919 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426919 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426919 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426919 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426919 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426919 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873426919 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_jaune.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_jaune.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543873426919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\"" {  } { { "memory_brick.bdf" "inst4" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_brick.bdf" { { 392 424 608 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873427229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873427397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873427485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_orange.mif " "Parameter \"init_file\" = \"./image/bricks_orange.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873427485 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873427485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cj34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cj34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cj34 " "Found entity 1: altsyncram_cj34" {  } { { "db/altsyncram_cj34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_cj34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873427586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873427586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cj34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component\|altsyncram_cj34:auto_generated " "Elaborating entity \"altsyncram_cj34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component\|altsyncram_cj34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873427594 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873427670 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873427670 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873427670 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873427670 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873427670 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873427670 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873427670 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873427670 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873427670 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873427670 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_orange.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_orange.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543873427670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\"" {  } { { "memory_brick.bdf" "inst5" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_brick.bdf" { { 488 424 608 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873427963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873428132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873428322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_rouge.mif " "Parameter \"init_file\" = \"./image/bricks_rouge.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873428322 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873428322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ig34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ig34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ig34 " "Found entity 1: altsyncram_ig34" {  } { { "db/altsyncram_ig34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_ig34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873428428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873428428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ig34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component\|altsyncram_ig34:auto_generated " "Elaborating entity \"altsyncram_ig34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component\|altsyncram_ig34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873428438 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873428516 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873428516 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873428516 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873428516 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873428516 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873428516 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873428516 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873428516 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873428516 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873428516 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_rouge.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_rouge.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543873428516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\"" {  } { { "memory_brick.bdf" "inst6" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_brick.bdf" { { 584 424 608 664 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873429084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873429150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873429187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_violet.mif " "Parameter \"init_file\" = \"./image/bricks_violet.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429187 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873429187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3k34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3k34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3k34 " "Found entity 1: altsyncram_3k34" {  } { { "db/altsyncram_3k34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_3k34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873429291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873429291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3k34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component\|altsyncram_3k34:auto_generated " "Elaborating entity \"altsyncram_3k34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component\|altsyncram_3k34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873429297 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873429388 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873429388 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873429388 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873429388 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873429388 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873429388 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873429388 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873429388 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873429388 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873429388 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_violet.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_violet.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543873429388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\"" {  } { { "memory_brick.bdf" "inst7" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_brick.bdf" { { 680 424 608 760 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873429642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873429751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873429840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_noir.mif " "Parameter \"init_file\" = \"./image/bricks_noir.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873429840 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873429840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8d34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8d34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8d34 " "Found entity 1: altsyncram_8d34" {  } { { "db/altsyncram_8d34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_8d34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873429944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873429944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8d34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component\|altsyncram_8d34:auto_generated " "Elaborating entity \"altsyncram_8d34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component\|altsyncram_8d34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873429952 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873430066 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873430066 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873430066 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873430066 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873430066 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873430066 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873430066 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873430066 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873430066 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873430066 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_noir.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/bricks_noir.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543873430066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_platform afficheur:inst1\|memory_platform:inst4 " "Elaborating entity \"memory_platform\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\"" {  } { { "afficheur.bdf" "inst4" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur.bdf" { { 296 752 944 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873430330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_platform afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1 " "Elaborating entity \"mux_platform\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\"" {  } { { "memory_platform.bdf" "inst1" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_platform.bdf" { { 208 744 936 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873430359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_platform.vhd" "LPM_MUX_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_platform.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873430669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_platform.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_platform.vhd" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873430714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873430714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873430714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873430714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873430714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873430714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873430714 ""}  } { { "mux_platform.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_platform.vhd" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873430714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m1e " "Found entity 1: mux_m1e" {  } { { "db/mux_m1e.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/mux_m1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873430807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873430807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m1e afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component\|mux_m1e:auto_generated " "Elaborating entity \"mux_m1e\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component\|mux_m1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873430813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_rom afficheur:inst1\|memory_platform:inst4\|platform_rom:inst " "Elaborating entity \"platform_rom\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\"" {  } { { "memory_platform.bdf" "inst" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_platform.bdf" { { 224 336 520 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873430858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "platform_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/platform_rom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873431142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "platform_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/platform_rom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873431175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/plateforme.mif " "Parameter \"init_file\" = \"./image/plateforme.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873431175 ""}  } { { "platform_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/platform_rom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873431175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2a34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2a34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2a34 " "Found entity 1: altsyncram_2a34" {  } { { "db/altsyncram_2a34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_2a34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873431279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873431279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2a34 afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component\|altsyncram_2a34:auto_generated " "Elaborating entity \"altsyncram_2a34\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component\|altsyncram_2a34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873431286 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2400 4096 2400 10 " "2400 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2400 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873431398 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873431398 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873431398 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873431398 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873431398 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873431398 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873431398 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873431398 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873431398 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873431398 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/plateforme.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/plateforme.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543873431398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_plateforme afficheur:inst1\|print_plateforme:inst5 " "Elaborating entity \"print_plateforme\" for hierarchy \"afficheur:inst1\|print_plateforme:inst5\"" {  } { { "afficheur.bdf" "inst5" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur.bdf" { { 296 512 704 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873431737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ball afficheur:inst1\|memory_ball:inst7 " "Elaborating entity \"memory_ball\" for hierarchy \"afficheur:inst1\|memory_ball:inst7\"" {  } { { "afficheur.bdf" "inst7" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur.bdf" { { 456 752 936 552 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873431921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ball afficheur:inst1\|memory_ball:inst7\|mux_ball:inst1 " "Elaborating entity \"mux_ball\" for hierarchy \"afficheur:inst1\|memory_ball:inst7\|mux_ball:inst1\"" {  } { { "memory_ball.bdf" "inst1" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_ball.bdf" { { 264 944 1136 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873431950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_rom afficheur:inst1\|memory_ball:inst7\|ball_rom:inst " "Elaborating entity \"ball_rom\" for hierarchy \"afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\"" {  } { { "memory_ball.bdf" "inst" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/memory_ball.bdf" { { 280 568 752 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873432024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "ball_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ball_rom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873432108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "ball_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ball_rom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873432308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/ball.mif " "Parameter \"init_file\" = \"./image/ball.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873432308 ""}  } { { "ball_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/ball_rom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873432308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9i24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i24 " "Found entity 1: altsyncram_9i24" {  } { { "db/altsyncram_9i24.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_9i24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873432412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873432412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9i24 afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component\|altsyncram_9i24:auto_generated " "Elaborating entity \"altsyncram_9i24\" for hierarchy \"afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component\|altsyncram_9i24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873432420 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "400 512 400 10 " "400 out of 512 addresses are reinitialized. The latest initialized data will replace the existing data. There are 400 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873432471 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873432471 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873432471 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873432471 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873432471 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873432471 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873432471 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873432471 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873432471 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1543873432471 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/ball.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/image/ball.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543873432471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_ball afficheur:inst1\|print_ball:inst8 " "Elaborating entity \"print_ball\" for hierarchy \"afficheur:inst1\|print_ball:inst8\"" {  } { { "afficheur.bdf" "inst8" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur.bdf" { { 456 520 704 600 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873432680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_plateforme move_plateforme:inst " "Elaborating entity \"move_plateforme\" for hierarchy \"move_plateforme:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { -72 408 592 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873432744 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position move_plateforme.vhd(33) " "VHDL Process Statement warning at move_plateforme.vhd(33): inferring latch(es) for signal or variable \"position\", which holds its previous value in one or more paths through the process" {  } { { "move_plateforme.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/move_plateforme.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543873432793 "|main|move_plateforme:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[0\] move_plateforme.vhd(33) " "Inferred latch for \"position\[0\]\" at move_plateforme.vhd(33)" {  } { { "move_plateforme.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/move_plateforme.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873432794 "|main|move_plateforme:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[1\] move_plateforme.vhd(33) " "Inferred latch for \"position\[1\]\" at move_plateforme.vhd(33)" {  } { { "move_plateforme.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/move_plateforme.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873432794 "|main|move_plateforme:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vpg_xxx vpg_xxx:inst8 " "Elaborating entity \"vpg_xxx\" for hierarchy \"vpg_xxx:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 1024 344 536 1168 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873432847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_generator vpg_xxx:inst8\|hdmi_generator:u_vga_generator " "Elaborating entity \"hdmi_generator\" for hierarchy \"vpg_xxx:inst8\|hdmi_generator:u_vga_generator\"" {  } { { "hdmi/vpg_xxx.v" "u_vga_generator" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/hdmi/vpg_xxx.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873432996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_act_d hdmi_generator.v(33) " "Verilog HDL or VHDL warning at hdmi_generator.v(33): object \"v_act_d\" assigned a value but never read" {  } { { "hdmi/hdmi_generator.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/hdmi/hdmi_generator.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543873432997 "|main|vpg_xxx:inst8|hdmi_generator:u_vga_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_25 pll_test_25:inst100 " "Elaborating entity \"pll_test_25\" for hierarchy \"pll_test_25:inst100\"" {  } { { "main.bdf" "inst100" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 984 120 280 1128 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873433034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_25_0002 pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst " "Elaborating entity \"pll_test_25_0002\" for hierarchy \"pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\"" {  } { { "pll_test_25.vhd" "pll_test_25_inst" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/pll_test_25.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873433238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_test_25/pll_test_25_0002.v" "altera_pll_i" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/pll_test_25/pll_test_25_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873433578 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543873433637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_test_25/pll_test_25_0002.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/pll_test_25/pll_test_25_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873433882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873433883 ""}  } { { "pll_test_25/pll_test_25_0002.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/pll_test_25/pll_test_25_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873433883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_gestion start_gestion:inst12 " "Elaborating entity \"start_gestion\" for hierarchy \"start_gestion:inst12\"" {  } { { "main.bdf" "inst12" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 1264 344 512 1376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873433894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compteur_score Compteur_score:inst17 " "Elaborating entity \"Compteur_score\" for hierarchy \"Compteur_score:inst17\"" {  } { { "main.bdf" "inst17" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 1504 248 472 1664 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873433943 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE levels_nb_bricks.mif " "Can't find a definition for parameter LPM_FILE -- assuming levels_nb_bricks.mif was intended to be a quoted string" {  } { { "Compteur_score.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 912 408 520 1008 "inst8" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1543873433948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score Compteur_score:inst17\|score:inst5 " "Elaborating entity \"score\" for hierarchy \"Compteur_score:inst17\|score:inst5\"" {  } { { "Compteur_score.bdf" "inst5" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 184 448 672 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873433975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM Compteur_score:inst17\|LPM_ROM:inst8 " "Elaborating entity \"LPM_ROM\" for hierarchy \"Compteur_score:inst17\|LPM_ROM:inst8\"" {  } { { "Compteur_score.bdf" "inst8" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 912 408 520 1008 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873434114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Compteur_score:inst17\|LPM_ROM:inst8 " "Elaborated megafunction instantiation \"Compteur_score:inst17\|LPM_ROM:inst8\"" {  } { { "Compteur_score.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 912 408 520 1008 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873434147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Compteur_score:inst17\|LPM_ROM:inst8 " "Instantiated megafunction \"Compteur_score:inst17\|LPM_ROM:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873434148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE levels_nb_bricks.mif " "Parameter \"LPM_FILE\" = \"levels_nb_bricks.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873434148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873434148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873434148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 2 " "Parameter \"LPM_WIDTHAD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873434148 ""}  } { { "Compteur_score.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 912 408 520 1008 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873434148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Compteur_score:inst17\|LPM_ROM:inst8\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"Compteur_score:inst17\|LPM_ROM:inst8\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873434527 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Compteur_score:inst17\|LPM_ROM:inst8\|altrom:srom Compteur_score:inst17\|LPM_ROM:inst8 " "Elaborated megafunction instantiation \"Compteur_score:inst17\|LPM_ROM:inst8\|altrom:srom\", which is child of megafunction instantiation \"Compteur_score:inst17\|LPM_ROM:inst8\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "Compteur_score.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 912 408 520 1008 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873434587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Compteur_score:inst17\|LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"Compteur_score:inst17\|LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873434642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Compteur_score:inst17\|LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block Compteur_score:inst17\|LPM_ROM:inst8 " "Elaborated megafunction instantiation \"Compteur_score:inst17\|LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"Compteur_score:inst17\|LPM_ROM:inst8\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "Compteur_score.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 912 408 520 1008 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873434678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7c71 " "Found entity 1: altsyncram_7c71" {  } { { "db/altsyncram_7c71.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/altsyncram_7c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873434777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873434777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7c71 Compteur_score:inst17\|LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block\|altsyncram_7c71:auto_generated " "Elaborating entity \"altsyncram_7c71\" for hierarchy \"Compteur_score:inst17\|LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block\|altsyncram_7c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873434791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_leds Compteur_score:inst17\|mux_leds:inst21 " "Elaborating entity \"mux_leds\" for hierarchy \"Compteur_score:inst17\|mux_leds:inst21\"" {  } { { "Compteur_score.bdf" "inst21" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 432 1064 1208 512 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Compteur_score:inst17\|mux_leds:inst21\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Compteur_score:inst17\|mux_leds:inst21\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_leds.vhd" "LPM_MUX_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_leds.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Compteur_score:inst17\|mux_leds:inst21\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Compteur_score:inst17\|mux_leds:inst21\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_leds.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_leds.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Compteur_score:inst17\|mux_leds:inst21\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Compteur_score:inst17\|mux_leds:inst21\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435215 ""}  } { { "mux_leds.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/mux_leds.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873435215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_60e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_60e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_60e " "Found entity 1: mux_60e" {  } { { "db/mux_60e.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/mux_60e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873435305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873435305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_60e Compteur_score:inst17\|mux_leds:inst21\|LPM_MUX:LPM_MUX_component\|mux_60e:auto_generated " "Elaborating entity \"mux_60e\" for hierarchy \"Compteur_score:inst17\|mux_leds:inst21\|LPM_MUX:LPM_MUX_component\|mux_60e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2 Compteur_score:inst17\|counter_2:inst7 " "Elaborating entity \"counter_2\" for hierarchy \"Compteur_score:inst17\|counter_2:inst7\"" {  } { { "Compteur_score.bdf" "inst7" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 416 568 712 544 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Compteur_score:inst17\|counter_2:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Compteur_score:inst17\|counter_2:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_2.vhd" "LPM_COUNTER_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter_2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Compteur_score:inst17\|counter_2:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Compteur_score:inst17\|counter_2:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_2.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter_2.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Compteur_score:inst17\|counter_2:inst7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Compteur_score:inst17\|counter_2:inst7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435567 ""}  } { { "counter_2.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter_2.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873435567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fcj " "Found entity 1: cntr_fcj" {  } { { "db/cntr_fcj.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/cntr_fcj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873435670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873435670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fcj Compteur_score:inst17\|counter_2:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_fcj:auto_generated " "Elaborating entity \"cntr_fcj\" for hierarchy \"Compteur_score:inst17\|counter_2:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_fcj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Compteur_score:inst17\|counter:inst3 " "Elaborating entity \"counter\" for hierarchy \"Compteur_score:inst17\|counter:inst3\"" {  } { { "Compteur_score.bdf" "inst3" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 416 312 456 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Compteur_score:inst17\|counter:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Compteur_score:inst17\|counter:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "LPM_COUNTER_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Compteur_score:inst17\|counter:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Compteur_score:inst17\|counter:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Compteur_score:inst17\|counter:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Compteur_score:inst17\|counter:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873435866 ""}  } { { "counter.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873435866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gcj " "Found entity 1: cntr_gcj" {  } { { "db/cntr_gcj.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/cntr_gcj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873435972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873435972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gcj Compteur_score:inst17\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_gcj:auto_generated " "Elaborating entity \"cntr_gcj\" for hierarchy \"Compteur_score:inst17\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_gcj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873435979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "additionneur Compteur_score:inst17\|additionneur:inst4 " "Elaborating entity \"additionneur\" for hierarchy \"Compteur_score:inst17\|additionneur:inst4\"" {  } { { "Compteur_score.bdf" "inst4" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 184 992 1176 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873436056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Compteur_score:inst17\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Compteur_score:inst17\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "additionneur.v" "LPM_ADD_SUB_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/additionneur.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873436730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Compteur_score:inst17\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Compteur_score:inst17\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "additionneur.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/additionneur.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873436759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Compteur_score:inst17\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Compteur_score:inst17\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873436759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873436759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873436759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873436759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873436759 ""}  } { { "additionneur.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/additionneur.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873436759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pih " "Found entity 1: add_sub_pih" {  } { { "db/add_sub_pih.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/add_sub_pih.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873436941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873436941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pih Compteur_score:inst17\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_pih:auto_generated " "Elaborating entity \"add_sub_pih\" for hierarchy \"Compteur_score:inst17\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_pih:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873436947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_score Compteur_score:inst17\|mux_score:inst12 " "Elaborating entity \"mux_score\" for hierarchy \"Compteur_score:inst17\|mux_score:inst12\"" {  } { { "Compteur_score.bdf" "inst12" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Compteur_score.bdf" { { 232 816 960 312 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873437093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_life counter_life:inst5 " "Elaborating entity \"counter_life\" for hierarchy \"counter_life:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 1968 48 192 2096 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873437219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter_life:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter_life:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_life.vhd" "LPM_COUNTER_component" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter_life.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873437310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_life:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter_life:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_life.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter_life.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873437389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter_life:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter_life:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873437390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873437390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873437390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873437390 ""}  } { { "counter_life.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/counter_life.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873437390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3si.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3si.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3si " "Found entity 1: cntr_3si" {  } { { "db/cntr_3si.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/cntr_3si.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873437504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873437504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3si counter_life:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_3si:auto_generated " "Elaborating entity \"cntr_3si\" for hierarchy \"counter_life:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_3si:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873437512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afficheur_score afficheur_score:inst10 " "Elaborating entity \"afficheur_score\" for hierarchy \"afficheur_score:inst10\"" {  } { { "main.bdf" "inst10" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 1696 248 440 1824 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873437698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7s afficheur_score:inst10\|decod7s:inst " "Elaborating entity \"decod7s\" for hierarchy \"afficheur_score:inst10\|decod7s:inst\"" {  } { { "afficheur_score.bdf" "inst" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur_score.bdf" { { 120 608 800 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873437772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleur afficheur_score:inst10\|controleur:inst5 " "Elaborating entity \"controleur\" for hierarchy \"afficheur_score:inst10\|controleur:inst5\"" {  } { { "afficheur_score.bdf" "inst5" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/afficheur_score.bdf" { { 264 328 528 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873437823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_life leds_life:inst22 " "Elaborating entity \"leds_life\" for hierarchy \"leds_life:inst22\"" {  } { { "main.bdf" "inst22" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 2160 272 480 2240 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873437874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_time leds_time:inst2 " "Elaborating entity \"leds_time\" for hierarchy \"leds_time:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 1856 256 464 1936 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873437905 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1543873441411 "|main|Niosballe:inst11|Niosballe_nios2_gen2_0:nios2_gen2_0|Niosballe_nios2_gen2_0_cpu:cpu|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci|Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1543873445762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.12.03.22:44:16 Progress: Loading slddae46a68/alt_sld_fab_wrapper_hw.tcl " "2018.12.03.22:44:16 Progress: Loading slddae46a68/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873456416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873463410 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873463893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873467484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873467758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873468057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873468330 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873468409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873468429 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1543873469358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddae46a68/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddae46a68/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddae46a68/alt_sld_fab.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/ip/slddae46a68/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873469976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873469976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873470168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873470168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873470188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873470188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873470318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873470318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873470483 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873470483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873470483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/ip/slddae46a68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873470615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873470615 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Compteur_score:inst17\|lpm_rom:inst8\|otri\[6\] " "Converted tri-state buffer \"Compteur_score:inst17\|lpm_rom:inst8\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543873480346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Compteur_score:inst17\|lpm_rom:inst8\|otri\[5\] " "Converted tri-state buffer \"Compteur_score:inst17\|lpm_rom:inst8\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543873480346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Compteur_score:inst17\|lpm_rom:inst8\|otri\[4\] " "Converted tri-state buffer \"Compteur_score:inst17\|lpm_rom:inst8\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543873480346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Compteur_score:inst17\|lpm_rom:inst8\|otri\[3\] " "Converted tri-state buffer \"Compteur_score:inst17\|lpm_rom:inst8\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543873480346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Compteur_score:inst17\|lpm_rom:inst8\|otri\[2\] " "Converted tri-state buffer \"Compteur_score:inst17\|lpm_rom:inst8\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543873480346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Compteur_score:inst17\|lpm_rom:inst8\|otri\[1\] " "Converted tri-state buffer \"Compteur_score:inst17\|lpm_rom:inst8\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543873480346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Compteur_score:inst17\|lpm_rom:inst8\|otri\[0\] " "Converted tri-state buffer \"Compteur_score:inst17\|lpm_rom:inst8\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543873480346 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1543873480346 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "afficheur_score:inst10\|controleur:inst5\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"afficheur_score:inst10\|controleur:inst5\|Div2\"" {  } { { "controleur.vhd" "Div2" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/controleur.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543873485381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "afficheur_score:inst10\|controleur:inst5\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"afficheur_score:inst10\|controleur:inst5\|Div1\"" {  } { { "controleur.vhd" "Div1" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/controleur.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543873485381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "afficheur_score:inst10\|controleur:inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"afficheur_score:inst10\|controleur:inst5\|Div0\"" {  } { { "controleur.vhd" "Div0" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/controleur.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543873485381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "afficheur:inst1\|print_bricks:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"afficheur:inst1\|print_bricks:inst2\|Div0\"" {  } { { "print_bricks.vhd" "Div0" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_bricks.vhd" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543873485381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "afficheur:inst1\|print_bricks:inst2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"afficheur:inst1\|print_bricks:inst2\|Div1\"" {  } { { "print_bricks.vhd" "Div1" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_bricks.vhd" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543873485381 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543873485381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div2\"" {  } { { "controleur.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/controleur.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873485888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div2 " "Instantiated megafunction \"afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873485888 ""}  } { { "controleur.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/controleur.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873485888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/lpm_divide_epo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873486041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873486041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873486149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873486149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873486281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873486281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873486426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873486426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_7p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_7p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_7p9 " "Found entity 1: lpm_abs_7p9" {  } { { "db/lpm_abs_7p9.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/lpm_abs_7p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873486608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873486608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div1\"" {  } { { "controleur.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/controleur.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873486826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div1 " "Instantiated megafunction \"afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873486827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873486827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873486827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873486827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873486827 ""}  } { { "controleur.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/controleur.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873486827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gpo " "Found entity 1: lpm_divide_gpo" {  } { { "db/lpm_divide_gpo.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/lpm_divide_gpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873486928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873486928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_pbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_pbg " "Found entity 1: abs_divider_pbg" {  } { { "db/abs_divider_pbg.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/abs_divider_pbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873487079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873487079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_20f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_20f " "Found entity 1: alt_u_div_20f" {  } { { "db/alt_u_div_20f.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/alt_u_div_20f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873487207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873487207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/lpm_abs_nn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873487366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873487366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6p9 " "Found entity 1: lpm_abs_6p9" {  } { { "db/lpm_abs_6p9.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/lpm_abs_6p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873487541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873487541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div0\"" {  } { { "controleur.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/controleur.vhd" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873487706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div0 " "Instantiated megafunction \"afficheur_score:inst10\|controleur:inst5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873487706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873487706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873487706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873487706 ""}  } { { "controleur.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/controleur.vhd" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873487706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rcm " "Found entity 1: lpm_divide_rcm" {  } { { "db/lpm_divide_rcm.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/lpm_divide_rcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873487806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873487806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873487952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873487952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/alt_u_div_82f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873488069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873488069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div0\"" {  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_bricks.vhd" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873488224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873488225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873488225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873488225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873488225 ""}  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_bricks.vhd" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873488225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873488324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873488324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873488461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873488461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873488583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873488583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div1\"" {  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_bricks.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873488761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div1 " "Instantiated megafunction \"afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873488761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873488761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873488761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543873488761 ""}  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/print_bricks.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543873488761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873488864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873488864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873488940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873488940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543873489041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873489041 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1543873491403 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1543873491403 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1543873491636 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1543873491636 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1543873491636 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1543873491636 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1543873491636 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543873491673 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DECOD4\[1\] GND " "Pin \"DECOD4\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 1768 472 648 1784 "DECOD4\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|DECOD4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DECOD4\[2\] GND " "Pin \"DECOD4\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 1768 472 648 1784 "DECOD4\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|DECOD4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[19\] GND " "Pin \"HDMI_D\[19\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[18\] GND " "Pin \"HDMI_D\[18\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[17\] GND " "Pin \"HDMI_D\[17\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[16\] GND " "Pin \"HDMI_D\[16\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[11\] GND " "Pin \"HDMI_D\[11\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[10\] GND " "Pin \"HDMI_D\[10\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[9\] GND " "Pin \"HDMI_D\[9\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[8\] GND " "Pin \"HDMI_D\[8\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[3\] GND " "Pin \"HDMI_D\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[2\] GND " "Pin \"HDMI_D\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[1\] GND " "Pin \"HDMI_D\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[0\] GND " "Pin \"HDMI_D\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|HDMI_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS_R_TIME\[7\] VCC " "Pin \"LEDS_R_TIME\[7\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/main.bdf" { { 1880 624 819 1896 "LEDS_R_TIME\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543873497367 "|main|LEDS_R_TIME[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543873497367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873498111 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "142 " "142 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543873503693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873504678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873505566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/output_files/test_depl_plateforme.map.smsg " "Generated suppressed messages file C:/Users/paulb/Desktop/Supelec/Majeure/AA_PROJET_FPGA_6/output_files/test_depl_plateforme.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873507283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543873516292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543873516292 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543873520126 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543873520126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5547 " "Implemented 5547 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543873521652 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543873521652 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543873521652 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5060 " "Implemented 5060 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543873521652 ""} { "Info" "ICUT_CUT_TM_RAMS" "360 " "Implemented 360 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543873521652 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543873521652 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1543873521652 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543873521652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 152 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5107 " "Peak virtual memory: 5107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543873521972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 22:45:21 2018 " "Processing ended: Mon Dec 03 22:45:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543873521972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:55 " "Elapsed time: 00:02:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543873521972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543873521972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543873521972 ""}
