/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [28:0] _01_;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  reg [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [30:0] celloutsig_0_24z;
  wire [13:0] celloutsig_0_26z;
  reg [17:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_42z;
  wire [9:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_57z;
  wire [18:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~celloutsig_0_26z[10];
  assign celloutsig_0_23z = ~celloutsig_0_11z[3];
  assign celloutsig_0_50z = ~celloutsig_0_39z[1];
  assign celloutsig_0_4z = ~celloutsig_0_2z[13];
  assign celloutsig_1_1z = ~in_data[169];
  assign celloutsig_0_8z = ~celloutsig_0_6z;
  assign celloutsig_1_8z = ~in_data[128];
  assign celloutsig_0_9z = ~in_data[61];
  assign celloutsig_0_15z = ~celloutsig_0_2z[14];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 29'h00000000;
    else _01_ <= in_data[54:26];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 8'h00;
    else _00_ <= in_data[87:80];
  assign celloutsig_0_42z = _00_[5:2] & celloutsig_0_11z[3:0];
  assign celloutsig_0_57z = _01_[25:23] & { celloutsig_0_47z, celloutsig_0_12z, celloutsig_0_50z };
  assign celloutsig_0_59z = { celloutsig_0_43z[9:3], celloutsig_0_17z, celloutsig_0_40z } & { celloutsig_0_24z[24:7], celloutsig_0_21z };
  assign celloutsig_1_5z = celloutsig_1_0z[8:0] & { in_data[181:174], celloutsig_1_1z };
  assign celloutsig_0_26z = { celloutsig_0_2z[5:1], celloutsig_0_3z } & { celloutsig_0_13z[11:10], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_47z = celloutsig_0_40z[3:0] <= { celloutsig_0_43z[2:1], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_7z = _01_[5:2] <= { _01_[11:9], celloutsig_0_6z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z } <= { celloutsig_1_7z[1:0], celloutsig_1_7z };
  assign celloutsig_1_19z = { in_data[181:173], celloutsig_1_16z } <= { celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_10z, in_data[169], celloutsig_1_18z };
  assign celloutsig_0_12z = { _01_[8:4], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_8z } <= { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_6z } <= in_data[18:15];
  assign celloutsig_1_10z = in_data[151:146] % { 1'h1, in_data[179], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_43z = celloutsig_0_42z[2] ? in_data[78:69] : celloutsig_0_24z[18:9];
  assign celloutsig_0_72z = celloutsig_0_3z[0] ? { celloutsig_0_59z[17:10], celloutsig_0_16z, celloutsig_0_32z } : { celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_57z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[176] ? { in_data[180:177], 1'h1, in_data[175:167] } : in_data[147:134];
  assign celloutsig_0_13z = celloutsig_0_1z ? celloutsig_0_2z[13:2] : in_data[37:26];
  assign celloutsig_0_16z = celloutsig_0_2z[13] ? { celloutsig_0_13z[8], celloutsig_0_4z, celloutsig_0_7z } : { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_24z = celloutsig_0_18z ? in_data[68:38] : { _01_[16:4], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_1_2z = in_data[183:151] != in_data[168:136];
  assign celloutsig_1_6z = { celloutsig_1_0z[2:0], in_data[169] } != { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_1z } != { celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_0_18z = { celloutsig_0_12z, celloutsig_0_17z } != { celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_1z = _01_[13:11] != _01_[26:24];
  assign celloutsig_0_5z = | celloutsig_0_3z[6:0];
  assign celloutsig_0_6z = | { celloutsig_0_2z[15:4], celloutsig_0_1z };
  assign celloutsig_1_4z = | { celloutsig_1_2z, in_data[144:131] };
  assign celloutsig_1_12z = | in_data[166:164];
  assign celloutsig_1_13z = | celloutsig_1_0z[11:8];
  assign celloutsig_1_16z = | { celloutsig_1_7z[3:0], celloutsig_1_6z };
  assign celloutsig_1_17z = | { celloutsig_1_8z, celloutsig_1_7z[3:0], celloutsig_1_6z };
  assign celloutsig_0_39z = { celloutsig_0_17z[5:3], celloutsig_0_10z } ^ { celloutsig_0_13z[4:2], celloutsig_0_20z };
  assign celloutsig_0_40z = { _00_[4], celloutsig_0_23z, celloutsig_0_16z } ^ celloutsig_0_11z;
  assign celloutsig_0_3z = celloutsig_0_2z[10:2] ^ { in_data[90:83], celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_5z[4:0] ^ { celloutsig_1_4z, in_data[169], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z } ^ { _01_[25:22], celloutsig_0_9z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_17z = 7'h00;
    else if (clkin_data[32]) celloutsig_0_17z = { celloutsig_0_3z[8:4], celloutsig_0_10z, celloutsig_0_8z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_2z = 18'h00000;
    else if (clkin_data[32]) celloutsig_0_2z = _01_[22:5];
  assign celloutsig_0_10z = ~((celloutsig_0_5z & celloutsig_0_9z) | (celloutsig_0_5z & _01_[11]));
  assign celloutsig_0_20z = ~((celloutsig_0_10z & celloutsig_0_3z[1]) | (_01_[16] & _01_[14]));
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_2z[13] };
endmodule
