# Selevy

Selevy is extremely simple implementation of a sigle-cycle RISC-V CPU in Verilog.
