import chisel3._
import chisel3.util._
import lib.ControlBus

class PipelineValuesEX extends Bundle {

}

class Stage3_EX(fpga: Boolean) extends Module {
  val io = IO(new Bundle{
  })

  // Pipeline registers


  // ALU


  // Output


}
