# Mon Nov 25 21:42:05 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: /home/bernd/opt/lscc/diamond/3.14/synpbase
OS: Fedora Linux 40 (Workstation Edition)
Hostname: fedora
max virtual memory: unlimited (bytes)
max user processes: 62239
max stack size: 8388608 (bytes)


Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 191R, Built Sep 17 2024 09:08:23, @5637152


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 441MB peak: 441MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 455MB peak: 456MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 455MB peak: 456MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 458MB peak: 458MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 460MB peak: 460MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 507MB peak: 507MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net N_6 has multiple drivers .
@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net N_8 has multiple drivers .

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 508MB peak: 508MB)

@N: FX493 |Applying initial value "1" on instance r_OPERATION_TYPE[0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "1" on instance r_dataBitCounter[0].
@N: FX493 |Applying initial value "1" on instance r_dataBitCounter[1].
@N: FX493 |Applying initial value "1" on instance r_dataBitCounter[2].
@A: FX681 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Initial value on register r_addressBitCounter[0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "0" on instance r_addressBitCounter[0].
@A: FX681 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Initial value on register r_addressBitCounter[1] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "1" on instance r_addressBitCounter[1].
@A: FX681 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Initial value on register r_addressBitCounter[2] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "1" on instance r_addressBitCounter[2].
@A: FX681 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Initial value on register r_addressBitCounter[3] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "1" on instance r_addressBitCounter[3].
@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net r_PACKET_PHASE_ns[0] has multiple drivers .
@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net r_PACKET_PHASE_ns[1] has multiple drivers .
@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net N_84 has multiple drivers .

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 508MB peak: 508MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 509MB peak: 509MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 509MB peak: 509MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 509MB peak: 509MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 509MB peak: 509MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 509MB peak: 509MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 509MB peak: 509MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 511MB peak: 511MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     1.64ns		  83 /        63

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 511MB peak: 511MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_we.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_15_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_14_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_13_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_12_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_11_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_10_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_9_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_8_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_7_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_6_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_5_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_4_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_3_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_2_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_1_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_adr_0_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_miso.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_dat_7_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_dat_6_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_dat_5_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_dat_4_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_dat_3_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_dat_2_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_dat_1_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Boundary register o_wb_dat_0_.fb (in view: work.spi_interface(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net N_327 has multiple drivers .

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 511MB peak: 511MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 511MB peak: 511MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 511MB peak: 511MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 511MB peak: 511MB)

Writing Analyst data base /home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/impl1/synwork/memory_mapped_periphery_test_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 511MB peak: 511MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/impl1/memory_mapped_periphery_test_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 518MB peak: 518MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 518MB peak: 518MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 518MB peak: 518MB)

@W: MT420 |Found inferred clock spi_interface|i_wb_clk with period 5.00ns. Please declare a user-defined clock on port i_wb_clk.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Nov 25 21:42:09 2024
#


Top view:               spi_interface
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.220

                           Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock             Frequency     Frequency     Period        Period        Slack     Type         Group     
--------------------------------------------------------------------------------------------------------------------
spi_interface|i_wb_clk     200.0 MHz     264.6 MHz     5.000         3.780         1.220     inferred     (multiple)
====================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------
spi_interface|i_wb_clk  spi_interface|i_wb_clk  |  5.000       1.220  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_interface|i_wb_clk
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                                  Arrival          
Instance                   Reference                  Type        Pin     Net                        Time        Slack
                           Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------
r_dataBitCounter[0]        spi_interface|i_wb_clk     FD1S3AY     Q       r_dataBitCounter[0]        1.108       1.220
r_dataBitCounter[1]        spi_interface|i_wb_clk     FD1S3AY     Q       r_dataBitCounter[1]        1.108       1.220
r_perform_read             spi_interface|i_wb_clk     FD1P3IX     Q       r_perform_read             1.132       1.736
r_addressBitCounter[0]     spi_interface|i_wb_clk     FD1S3AX     Q       r_addressBitCounter[0]     1.172       1.837
r_addressBitCounter[1]     spi_interface|i_wb_clk     FD1S3AY     Q       r_addressBitCounter[1]     1.172       1.837
r_addressBitCounter[2]     spi_interface|i_wb_clk     FD1S3AY     Q       r_addressBitCounter[2]     1.108       1.902
r_addressBitCounter[3]     spi_interface|i_wb_clk     FD1S3AY     Q       r_addressBitCounter[3]     1.108       1.902
r_dataBitCounter[2]        spi_interface|i_wb_clk     FD1S3AY     Q       r_dataBitCounter[2]        1.144       2.076
r_PACKET_PHASE[0]          spi_interface|i_wb_clk     FD1S3AX     Q       r_PACKET_PHASE[0]          1.120       2.100
r_PACKET_PHASE[1]          spi_interface|i_wb_clk     FD1S3AX     Q       r_PACKET_PHASE[1]          1.120       2.100
======================================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                                           Required          
Instance      Reference                  Type        Pin     Net                                 Time         Slack
              Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------
r_data[1]     spi_interface|i_wb_clk     FD1P3IX     D       p_CONTROL\.r_data_8[1]              4.389        1.220
r_data[5]     spi_interface|i_wb_clk     FD1P3IX     D       p_CONTROL\.r_data_8[5]              4.389        1.220
r_data[0]     spi_interface|i_wb_clk     FD1P3IX     D       p_CONTROL\.r_data_8[0]              4.389        1.285
r_data[2]     spi_interface|i_wb_clk     FD1P3IX     D       p_CONTROL\.r_data_8[2]              4.389        1.285
r_data[3]     spi_interface|i_wb_clk     FD1P3IX     D       p_CONTROL\.r_data_8[3]              4.389        1.285
r_data[4]     spi_interface|i_wb_clk     FD1P3IX     D       p_CONTROL\.r_data_8[4]              4.389        1.285
r_data[6]     spi_interface|i_wb_clk     FD1P3IX     D       p_CONTROL\.r_data_8[6]              4.389        1.285
r_data[7]     spi_interface|i_wb_clk     FD1P3IX     D       p_CONTROL\.r_data_8[7]              4.389        1.285
r_data[0]     spi_interface|i_wb_clk     FD1P3IX     SP      un1_r_perform_read_0_sqmuxa_1_i     4.701        1.736
r_data[1]     spi_interface|i_wb_clk     FD1P3IX     SP      un1_r_perform_read_0_sqmuxa_1_i     4.701        1.736
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      3.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.220

    Number of logic level(s):                3
    Starting point:                          r_dataBitCounter[0] / Q
    Ending point:                            r_data[1] / D
    The start point is clocked by            spi_interface|i_wb_clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            spi_interface|i_wb_clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
r_dataBitCounter[0]           FD1S3AY      Q        Out     1.108     1.108 r     -         
r_dataBitCounter[0]           Net          -        -       -         -           8         
p_CONTROL\.un3_r_data_1_0     ORCALUT4     A        In      0.000     1.108 r     -         
p_CONTROL\.un3_r_data_1_0     ORCALUT4     Z        Out     0.892     2.000 r     -         
p_CONTROL\.un3_r_data_1_0     Net          -        -       -         -           3         
p_CONTROL\.r_data_2[1]        ORCALUT4     B        In      0.000     2.000 r     -         
p_CONTROL\.r_data_2[1]        ORCALUT4     Z        Out     0.754     2.754 r     -         
p_CONTROL\.r_data_2[1]        Net          -        -       -         -           1         
r_data_RNO[1]                 ORCALUT4     A        In      0.000     2.754 r     -         
r_data_RNO[1]                 ORCALUT4     Z        Out     0.415     3.169 r     -         
p_CONTROL\.r_data_8[1]        Net          -        -       -         -           1         
r_data[1]                     FD1P3IX      D        In      0.000     3.169 r     -         
============================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 518MB peak: 518MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 518MB peak: 518MB)

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-6

Register bits: 63 of 4752 (1%)
PIC Latch:       0
I/O cells:       42


Details:
FD1P3IX:        26
FD1S3AX:        3
FD1S3AY:        7
GSR:            1
IB:             13
IFS1P3IX:       1
INV:            1
L6MUX21:        1
OB:             29
OFS1P3DX:       1
OFS1P3IX:       25
ORCALUT4:       80
PFUMX:          2
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 429MB peak: 518MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Nov 25 21:42:09 2024

###########################################################]
