
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.493616                       # Number of seconds simulated
sim_ticks                                493615800000                       # Number of ticks simulated
final_tick                               1739187060500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  27711                       # Simulator instruction rate (inst/s)
host_op_rate                                    59969                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              136787763                       # Simulator tick rate (ticks/s)
host_mem_usage                                2228800                       # Number of bytes of host memory used
host_seconds                                  3608.63                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     216404767                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            157696                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           7964288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8121984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       157696                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          157696                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5578496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5578496                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               2464                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             124442                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                126906                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           87164                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                87164                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               319471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             16134589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16454060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          319471                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             319471                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11301291                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11301291                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11301291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              319471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            16134589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               27755351                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         126138                       # number of replacements
system.l2.tagsinuse                        985.452345                       # Cycle average of tags in use
system.l2.total_refs                          1428650                       # Total number of references to valid blocks.
system.l2.sampled_refs                         127126                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.238063                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   1488202192500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           323.017169                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             105.202916                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             557.232260                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.315446                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.102737                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.544172                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.962356                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst              1254613                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                81876                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1336489                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           114321                       # number of Writeback hits
system.l2.Writeback_hits::total                114321                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              16411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16411                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst               1254613                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 98287                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1352900                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1254613                       # number of overall hits
system.l2.overall_hits::cpu.data                98287                       # number of overall hits
system.l2.overall_hits::total                 1352900                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               2464                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             102518                       # number of ReadReq misses
system.l2.ReadReq_misses::total                104982                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            21924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21924                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                2464                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              124442                       # number of demand (read+write) misses
system.l2.demand_misses::total                 126906                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2464                       # number of overall misses
system.l2.overall_misses::cpu.data             124442                       # number of overall misses
system.l2.overall_misses::total                126906                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    128851500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   5351544000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5480395500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1146891500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1146891500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     128851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    6498435500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6627287000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    128851500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   6498435500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6627287000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst          1257077                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           184394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1441471                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       114321                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            114321                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          38335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38335                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1257077                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            222729                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1479806                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1257077                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           222729                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1479806                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.001960                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.555973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.072830                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.571906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.571906                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001960                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.558715                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085759                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001960                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.558715                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085759                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52293.628247                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52201.018358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52203.191976                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52312.146506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52312.146506                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52293.628247                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52220.596744                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52222.014720                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52293.628247                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52220.596744                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52222.014720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                87164                       # number of writebacks
system.l2.writebacks::total                     87164                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          2464                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        102518                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           104982                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        21924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21924                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         124442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            126906                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        124442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           126906                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     98637500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   4100927500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4199565000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    877006000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    877006000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     98637500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4977933500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5076571000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     98637500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4977933500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5076571000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.001960                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.555973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.072830                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.571906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.571906                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.558715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085759                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.558715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085759                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40031.452922                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40002.024035                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40002.714751                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40002.098157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40002.098157                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40031.452922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40002.037094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40002.608230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40031.452922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40002.037094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40002.608230                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                27565444                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27565444                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           6015709                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13051838                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12015081                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.056621                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  212                       # Number of system calls
system.cpu.numCycles                        987231600                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           36255540                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101632215                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    27565444                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12015081                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     222011344                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                12031418                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              705835798                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  11424246                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 48745                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          970118391                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.225359                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.417818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                751493724     77.46%     77.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                218624667     22.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            970118391                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.027922                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.102947                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                184735393                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             561007948                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 162107698                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              56251641                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                6015709                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              218359341                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                6015709                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                250143484                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               496368384                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1058                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  61013568                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             156576187                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              217589544                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               48486256                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           265966681                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             591392450                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        573644738                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          17747712                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             264155446                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1811232                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                212                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            212                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 156841504                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             20273578                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11932627                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  216404555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 212                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 216404767                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     970118391                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.223070                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.416305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           753713624     77.69%     77.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           216404767     22.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       970118391                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           6669163      3.08%      3.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             172889515     79.89%     82.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4639884      2.14%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20273578      9.37%     94.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11932627      5.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              216404767                       # Type of FU issued
system.cpu.iq.rate                           0.219204                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1389534701                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         209708155                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    209708155                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            13393224                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            6696612                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      6696612                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              203038992                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 6696612                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            57970                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                6015709                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                74576079                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              13894379                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           216404767                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              20273578                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11932627                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                212                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         995556                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5020153                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              6015709                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             216404767                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              20273578                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32206205                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 27540820                       # Number of branches executed
system.cpu.iew.exec_stores                   11932627                       # Number of stores executed
system.cpu.iew.exec_rate                     0.219204                       # Inst execution rate
system.cpu.iew.wb_sent                      216404767                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     216404767                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.219204                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitNonSpecStalls             212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6015709                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    964102682                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.224462                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.417228                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    747697915     77.55%     77.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    216404767     22.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    964102682                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              216404767                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32206205                       # Number of memory references committed
system.cpu.commit.loads                      20273578                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   27540820                       # Number of branches committed
system.cpu.commit.fp_insts                    6696612                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 211807121                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             216404767                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    964102682                       # The number of ROB reads
system.cpu.rob.rob_writes                   438825243                       # The number of ROB writes
system.cpu.timesIdled                         1361198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        17113209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     216404767                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               9.872316                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.872316                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.101293                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.101293                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                503665168                       # number of integer regfile reads
system.cpu.int_regfile_writes               258843981                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  10128501                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5311680                       # number of floating regfile writes
system.cpu.misc_regfile_reads                75189155                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                1256862                       # number of replacements
system.cpu.icache.tagsinuse                196.195331                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10160044                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                1257077                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   8.082277                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     196.195331                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.766388                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.766388                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10160044                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10160044                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10160044                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10160044                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10160044                       # number of overall hits
system.cpu.icache.overall_hits::total        10160044                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1264202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1264202                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1264202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1264202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1264202                       # number of overall misses
system.cpu.icache.overall_misses::total       1264202                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  16480093500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16480093500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  16480093500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16480093500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  16480093500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16480093500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     11424246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11424246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     11424246                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11424246                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     11424246                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11424246                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.110660                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.110660                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.110660                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.110660                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.110660                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.110660                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13035.965376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13035.965376                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13035.965376                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13035.965376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13035.965376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13035.965376                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7125                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7125                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7125                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7125                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7125                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7125                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1257077                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1257077                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1257077                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1257077                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1257077                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1257077                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  13932059000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13932059000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  13932059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13932059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  13932059000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13932059000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.110036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.110036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.110036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.110036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.110036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.110036                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11082.900252                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11082.900252                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11082.900252                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11082.900252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11082.900252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11082.900252                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 222473                       # number of replacements
system.cpu.dcache.tagsinuse                255.670428                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 31958177                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 222729                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 143.484580                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1248661434000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.670428                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.998713                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.998713                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20037943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20037943                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11920234                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11920234                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      31958177                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31958177                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     31958177                       # number of overall hits
system.cpu.dcache.overall_hits::total        31958177                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       185857                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        185857                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        38336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        38336                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       224193                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         224193                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       224193                       # number of overall misses
system.cpu.dcache.overall_misses::total        224193                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6755111000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6755111000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1426056500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1426056500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   8181167500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8181167500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   8181167500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8181167500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20223800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20223800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11958570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11958570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32182370                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32182370                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32182370                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32182370                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009190                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003206                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006966                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36345.744309                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36345.744309                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37198.886164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37198.886164                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36491.627749                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36491.627749                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36491.627749                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36491.627749                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       114321                       # number of writebacks
system.cpu.dcache.writebacks::total            114321                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1463                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1464                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1464                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       184394                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       184394                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        38335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38335                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       222729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       222729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       222729                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       222729                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6354752500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6354752500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1349337000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1349337000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7704089500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7704089500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7704089500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7704089500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006921                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006921                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006921                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006921                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34462.902806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34462.902806                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35198.565280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35198.565280                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34589.521347                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34589.521347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34589.521347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34589.521347                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
