 To modify the design style of ALU and MULTIPLEXER block in an AI accelerator chip such that power consumption and delay is reduced without any compromises in its performance
