<dec f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='77' type='13'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='131'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h' l='116'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsBaseInfo.h' l='133'/>
<use f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h' l='114'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCTargetDesc.h' l='42'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h' l='74'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/SnippetGenerator.cpp' l='231' u='r' c='_ZN4llvm8exegesisL18randomizeMCOperandERKNS0_9LLVMStateERKNS0_11InstructionERKNS0_8VariableERNS_9MCOperandERKNS_9BitVectorE'/>
