INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/not_1/not_1.srcs/sources_1/new/not_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/not_1/not_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
