
image:     file format elf32-lm32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000057c  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000014  0000057c  0000057c  000005d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000014  00000590  00000590  000005e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000004  000005a4  000005a4  000005f8  2**2
                  ALLOC
  4 .debug_abbrev 00000252  00000000  00000000  000005f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000705  00000000  00000000  0000084a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000470  00000000  00000000  00000f4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000001a0  00000000  00000000  000013c0  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000010d  00000000  00000000  00001560  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000001d0  00000000  00000000  0000166d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubtypes 00000080  00000000  00000000  0000183d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000040  00000000  00000000  000018bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00000249  00000000  00000000  000018fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      00000011  00000000  00000000  00001b46  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 3b 	calli 100 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
  20:	34 00 00 00 	nop
  24:	34 00 00 00 	nop
  28:	34 00 00 00 	nop
  2c:	34 00 00 00 	nop
  30:	34 00 00 00 	nop
  34:	34 00 00 00 	nop
  38:	34 00 00 00 	nop
  3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
  40:	34 00 00 00 	nop
  44:	34 00 00 00 	nop
  48:	34 00 00 00 	nop
  4c:	34 00 00 00 	nop
  50:	34 00 00 00 	nop
  54:	34 00 00 00 	nop
  58:	34 00 00 00 	nop
  5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
  60:	34 00 00 00 	nop
  64:	34 00 00 00 	nop
  68:	34 00 00 00 	nop
  6c:	34 00 00 00 	nop
  70:	34 00 00 00 	nop
  74:	34 00 00 00 	nop
  78:	34 00 00 00 	nop
  7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
  80:	34 00 00 00 	nop
  84:	34 00 00 00 	nop
  88:	34 00 00 00 	nop
  8c:	34 00 00 00 	nop
  90:	34 00 00 00 	nop
  94:	34 00 00 00 	nop
  98:	34 00 00 00 	nop
  9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
  a0:	34 00 00 00 	nop
  a4:	34 00 00 00 	nop
  a8:	34 00 00 00 	nop
  ac:	34 00 00 00 	nop
  b0:	34 00 00 00 	nop
  b4:	34 00 00 00 	nop
  b8:	34 00 00 00 	nop
  bc:	34 00 00 00 	nop

000000c0 <_interrupt_handler>:
  c0:	5b 9d 00 00 	sw (sp+0),ra
  c4:	f8 00 00 2b 	calli 170 <_save_all>
  c8:	90 40 08 00 	rcsr r1,IP
  cc:	f8 00 00 4f 	calli 208 <irq_handler>
  d0:	78 01 ff ff 	mvhi r1,0xffff
  d4:	38 21 ff ff 	ori r1,r1,0xffff
  d8:	d0 41 00 00 	wcsr IP,r1
  dc:	e0 00 00 38 	bi 1bc <_restore_all_and_eret>

000000e0 <_scall_handler>:
  e0:	34 00 00 00 	nop
  e4:	34 00 00 00 	nop
  e8:	34 00 00 00 	nop
  ec:	34 00 00 00 	nop
  f0:	34 00 00 00 	nop
  f4:	34 00 00 00 	nop
  f8:	34 00 00 00 	nop
  fc:	34 00 00 00 	nop

00000100 <_crt0>:
 100:	78 1c 00 00 	mvhi sp,0x0
 104:	3b 9c 0f fc 	ori sp,sp,0xffc
 108:	78 1a 00 00 	mvhi gp,0x0
 10c:	3b 5a 05 b0 	ori gp,gp,0x5b0
 110:	78 01 00 00 	mvhi r1,0x0
 114:	38 21 05 a4 	ori r1,r1,0x5a4
 118:	78 03 00 00 	mvhi r3,0x0
 11c:	38 63 05 a8 	ori r3,r3,0x5a8

00000120 <.clearBSS>:
 120:	44 23 00 04 	be r1,r3,130 <.callMain>
 124:	58 20 00 00 	sw (r1+0),r0
 128:	34 21 00 04 	addi r1,r1,4
 12c:	e3 ff ff fd 	bi 120 <.clearBSS>

00000130 <.callMain>:
 130:	34 01 00 00 	mvi r1,0
 134:	34 02 00 00 	mvi r2,0
 138:	34 03 00 00 	mvi r3,0
 13c:	f8 00 00 3b 	calli 228 <main>

00000140 <irq_enable>:
 140:	34 01 00 01 	mvi r1,1
 144:	d0 01 00 00 	wcsr IE,r1
 148:	c3 a0 00 00 	ret

0000014c <irq_disable>:
 14c:	34 01 00 00 	mvi r1,0
 150:	d0 01 00 00 	wcsr IE,r1
 154:	c3 a0 00 00 	ret

00000158 <irq_set_mask>:
 158:	d0 21 00 00 	wcsr IM,r1
 15c:	c3 a0 00 00 	ret

00000160 <irq_get_mask>:
 160:	90 20 08 00 	rcsr r1,IM
 164:	c3 a0 00 00 	ret

00000168 <jump>:
 168:	c0 20 00 00 	b r1

0000016c <halt>:
 16c:	e0 00 00 00 	bi 16c <halt>

00000170 <_save_all>:
 170:	37 9c ff 80 	addi sp,sp,-128
 174:	5b 81 00 04 	sw (sp+4),r1
 178:	5b 82 00 08 	sw (sp+8),r2
 17c:	5b 83 00 0c 	sw (sp+12),r3
 180:	5b 84 00 10 	sw (sp+16),r4
 184:	5b 85 00 14 	sw (sp+20),r5
 188:	5b 86 00 18 	sw (sp+24),r6
 18c:	5b 87 00 1c 	sw (sp+28),r7
 190:	5b 88 00 20 	sw (sp+32),r8
 194:	5b 89 00 24 	sw (sp+36),r9
 198:	5b 8a 00 28 	sw (sp+40),r10
 19c:	5b 9e 00 78 	sw (sp+120),ea
 1a0:	5b 9f 00 7c 	sw (sp+124),ba
 1a4:	2b 81 00 80 	lw r1,(sp+128)
 1a8:	5b 81 00 74 	sw (sp+116),r1
 1ac:	bb 80 08 00 	mv r1,sp
 1b0:	34 21 00 80 	addi r1,r1,128
 1b4:	5b 81 00 70 	sw (sp+112),r1
 1b8:	c3 a0 00 00 	ret

000001bc <_restore_all_and_eret>:
 1bc:	2b 81 00 04 	lw r1,(sp+4)
 1c0:	2b 82 00 08 	lw r2,(sp+8)
 1c4:	2b 83 00 0c 	lw r3,(sp+12)
 1c8:	2b 84 00 10 	lw r4,(sp+16)
 1cc:	2b 85 00 14 	lw r5,(sp+20)
 1d0:	2b 86 00 18 	lw r6,(sp+24)
 1d4:	2b 87 00 1c 	lw r7,(sp+28)
 1d8:	2b 88 00 20 	lw r8,(sp+32)
 1dc:	2b 89 00 24 	lw r9,(sp+36)
 1e0:	2b 8a 00 28 	lw r10,(sp+40)
 1e4:	2b 9d 00 74 	lw ra,(sp+116)
 1e8:	2b 9e 00 78 	lw ea,(sp+120)
 1ec:	2b 9f 00 7c 	lw ba,(sp+124)
 1f0:	2b 9c 00 70 	lw sp,(sp+112)
 1f4:	c3 c0 00 00 	eret

000001f8 <get_sp>:
 1f8:	bb 80 08 00 	mv r1,sp
 1fc:	c3 a0 00 00 	ret

00000200 <get_gp>:
 200:	bb 40 08 00 	mv r1,gp
 204:	c3 a0 00 00 	ret

00000208 <irq_handler>:

#include "soc-hw.h"
void irq_handler(uint32_t pending);

void irq_handler(uint32_t pending)
{
 208:	37 9c ff fc 	addi sp,sp,-4
 20c:	5b 9d 00 04 	sw (sp+4),ra
	irq_disable();	
 210:	fb ff ff cf 	calli 14c <irq_disable>
	gpio_set_out(0xFF);
 214:	34 01 00 ff 	mvi r1,255
 218:	f8 00 00 b2 	calli 4e0 <gpio_set_out>
        //irq_enable();
}
 21c:	2b 9d 00 04 	lw ra,(sp+4)
 220:	37 9c 00 04 	addi sp,sp,4
 224:	c3 a0 00 00 	ret

00000228 <main>:


int main()
{
 228:	37 9c ff e8 	addi sp,sp,-24
 22c:	5b 8b 00 18 	sw (sp+24),r11
 230:	5b 8c 00 14 	sw (sp+20),r12
 234:	5b 8d 00 10 	sw (sp+16),r13
 238:	5b 8e 00 0c 	sw (sp+12),r14
 23c:	5b 8f 00 08 	sw (sp+8),r15
 240:	5b 9d 00 04 	sw (sp+4),ra
	
        gpio_set_dir(0xF0);
 244:	34 01 00 f0 	mvi r1,240
 248:	f8 00 00 a0 	calli 4c8 <gpio_set_dir>

        irq_enable();
 24c:	fb ff ff bd 	calli 140 <irq_enable>
        irq_set_mask(0x04);
 250:	34 01 00 04 	mvi r1,4
 254:	78 0d 00 00 	mvhi r13,0x0
 258:	78 0c 00 00 	mvhi r12,0x0
 25c:	78 0f 00 00 	mvhi r15,0x0
 260:	fb ff ff be 	calli 158 <irq_set_mask>
 264:	39 ad 05 9c 	ori r13,r13,0x59c
 268:	39 8c 05 a0 	ori r12,r12,0x5a0
 26c:	39 ef 05 7c 	ori r15,r15,0x57c
	irq_set_mask(0x04);
	
	irq_set_mask(0x08);
	
	
	if (a == 0x0F){
 270:	34 0e 00 0f 	mvi r14,15
char c;// = gpio_get_in();
char m;
	
	while (1){
        
	spi_set_cs(spi0, ~0x00);
 274:	29 a1 00 00 	lw r1,(r13+0)
 278:	34 02 00 ff 	mvi r2,255
 27c:	f8 00 00 b0 	calli 53c <spi_set_cs>
	//msleep(100);
	spi_set_cs(spi0, ~0xFF);
 280:	29 a1 00 00 	lw r1,(r13+0)
 284:	34 02 00 00 	mvi r2,0
 288:	f8 00 00 ad 	calli 53c <spi_set_cs>
	//msleep(100);			
	spi_set_mosi(spi0, 0xA0);
 28c:	29 a1 00 00 	lw r1,(r13+0)
 290:	34 02 00 a0 	mvi r2,160
 294:	f8 00 00 ad 	calli 548 <spi_set_mosi>

	spi_set_cs(spi1, ~0x00);
 298:	29 81 00 00 	lw r1,(r12+0)
 29c:	34 02 00 ff 	mvi r2,255
 2a0:	f8 00 00 a7 	calli 53c <spi_set_cs>
	//msleep(200);
	spi_set_cs(spi1, ~0xFF);
 2a4:	29 81 00 00 	lw r1,(r12+0)
 2a8:	34 02 00 00 	mvi r2,0
 2ac:	f8 00 00 a4 	calli 53c <spi_set_cs>
	//msleep(200);			
	spi_set_mosi(spi1, 0x0A);
 2b0:	29 81 00 00 	lw r1,(r12+0)
 2b4:	34 02 00 0a 	mvi r2,10
 2b8:	f8 00 00 a4 	calli 548 <spi_set_mosi>

	
	
	a= gpio_get_in();
 2bc:	f8 00 00 6b 	calli 468 <gpio_get_in>
 2c0:	b8 20 58 00 	mv r11,r1
	nsleep(5);
 2c4:	34 01 00 05 	mvi r1,5
 2c8:	f8 00 00 25 	calli 35c <nsleep>
	gpio_set_out(a);
 2cc:	b9 60 08 00 	mv r1,r11
 2d0:	f8 00 00 84 	calli 4e0 <gpio_set_out>
	nsleep(5);
 2d4:	34 01 00 05 	mvi r1,5
 2d8:	f8 00 00 21 	calli 35c <nsleep>
	b = a << 4;
 2dc:	3d 61 00 04 	sli r1,r11,4
	gpio_set_out(b);
 2e0:	20 21 00 f0 	andi r1,r1,0xf0
 2e4:	f8 00 00 7f 	calli 4e0 <gpio_set_out>
	nsleep(5);
 2e8:	34 01 00 05 	mvi r1,5
 2ec:	f8 00 00 1c 	calli 35c <nsleep>
	
	irq_set_mask(0x00);
 2f0:	34 01 00 00 	mvi r1,0
 2f4:	fb ff ff 99 	calli 158 <irq_set_mask>
	
	irq_set_mask(0x02);
 2f8:	34 01 00 02 	mvi r1,2
 2fc:	fb ff ff 97 	calli 158 <irq_set_mask>
	
	irq_set_mask(0x04);
 300:	34 01 00 04 	mvi r1,4
 304:	fb ff ff 95 	calli 158 <irq_set_mask>
	
	irq_set_mask(0x08);
 308:	34 01 00 08 	mvi r1,8
 30c:	fb ff ff 93 	calli 158 <irq_set_mask>
	
	
	if (a == 0x0F){
 310:	5d 6e ff d9 	bne r11,r14,274 <main+0x4c>
	uart_putstr("lo ke sea: \n");
 314:	b9 e0 08 00 	mv r1,r15
 318:	f8 00 00 47 	calli 434 <uart_putstr>
 31c:	e3 ff ff d6 	bi 274 <main+0x4c>

00000320 <msleep>:
void msleep(uint32_t msec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000)*msec;
 320:	78 04 00 00 	mvhi r4,0x0
 324:	38 84 05 8c 	ori r4,r4,0x58c
 328:	28 83 00 00 	lw r3,(r4+0)
 32c:	78 02 00 00 	mvhi r2,0x0
 330:	38 42 05 94 	ori r2,r2,0x594
 334:	28 42 00 00 	lw r2,(r2+0)
 338:	88 23 08 00 	mul r1,r1,r3
 33c:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 340:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 344:	34 01 00 08 	mvi r1,8
 348:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 34c:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 350:	20 21 00 01 	andi r1,r1,0x1
 354:	44 20 ff fe 	be r1,r0,34c <msleep+0x2c>
}
 358:	c3 a0 00 00 	ret

0000035c <nsleep>:
void nsleep(uint32_t nsec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000000)*nsec;
 35c:	78 02 00 00 	mvhi r2,0x0
 360:	38 42 05 94 	ori r2,r2,0x594
 364:	28 42 00 00 	lw r2,(r2+0)
 368:	08 21 00 64 	muli r1,r1,100
 36c:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 370:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 374:	34 01 00 08 	mvi r1,8
 378:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 37c:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 380:	20 21 00 01 	andi r1,r1,0x1
 384:	44 20 ff fe 	be r1,r0,37c <nsleep+0x20>
}
 388:	c3 a0 00 00 	ret

0000038c <tic_isr>:

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 38c:	78 01 00 00 	mvhi r1,0x0
 390:	38 21 05 a4 	ori r1,r1,0x5a4
 394:	28 23 00 00 	lw r3,(r1+0)
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 398:	78 02 00 00 	mvhi r2,0x0
 39c:	38 42 05 94 	ori r2,r2,0x594
 3a0:	28 42 00 00 	lw r2,(r2+0)

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 3a4:	34 63 00 01 	addi r3,r3,1
 3a8:	58 23 00 00 	sw (r1+0),r3
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 3ac:	34 01 00 0e 	mvi r1,14
 3b0:	58 41 00 00 	sw (r2+0),r1
}
 3b4:	c3 a0 00 00 	ret

000003b8 <tic_init>:
void tic_init()
{
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 3b8:	78 01 00 00 	mvhi r1,0x0
 3bc:	38 21 05 94 	ori r1,r1,0x594
 3c0:	28 21 00 00 	lw r1,(r1+0)
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 3c4:	78 02 00 00 	mvhi r2,0x0

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 3c8:	34 03 27 10 	mvi r3,10000
 3cc:	58 23 00 04 	sw (r1+4),r3
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 3d0:	38 42 05 a4 	ori r2,r2,0x5a4
 3d4:	58 40 00 00 	sw (r2+0),r0

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
 3d8:	58 20 00 08 	sw (r1+8),r0
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 3dc:	34 02 00 0e 	mvi r2,14
 3e0:	58 22 00 00 	sw (r1+0),r2

	//isr_register(1, &tic_isr);
}
 3e4:	c3 a0 00 00 	ret

000003e8 <uart_init>:
	//uart0->lcr = 0x03;  // Line Control Register:    8N1
	//uart0->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}
 3e8:	c3 a0 00 00 	ret

000003ec <uart_getchar>:

char uart_getchar()
{   
 3ec:	78 01 00 00 	mvhi r1,0x0
 3f0:	38 21 05 90 	ori r1,r1,0x590
 3f4:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart0->ucr & UART_DR)) ;
 3f8:	28 41 00 00 	lw r1,(r2+0)
 3fc:	20 21 00 01 	andi r1,r1,0x1
 400:	44 20 ff fe 	be r1,r0,3f8 <uart_getchar+0xc>
	return uart0->rxtx;
 404:	28 41 00 04 	lw r1,(r2+4)
}
 408:	20 21 00 ff 	andi r1,r1,0xff
 40c:	c3 a0 00 00 	ret

00000410 <uart_putchar>:

void uart_putchar(char c)
{
 410:	78 02 00 00 	mvhi r2,0x0
 414:	38 42 05 90 	ori r2,r2,0x590
 418:	28 43 00 00 	lw r3,(r2+0)
 41c:	20 21 00 ff 	andi r1,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
 420:	28 62 00 00 	lw r2,(r3+0)
 424:	20 42 00 10 	andi r2,r2,0x10
 428:	5c 40 ff fe 	bne r2,r0,420 <uart_putchar+0x10>
	uart0->rxtx = c;
 42c:	58 61 00 04 	sw (r3+4),r1
}
 430:	c3 a0 00 00 	ret

00000434 <uart_putstr>:

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 434:	40 24 00 00 	lbu r4,(r1+0)
 438:	44 80 00 0b 	be r4,r0,464 <uart_putstr+0x30>
 43c:	78 02 00 00 	mvhi r2,0x0
 440:	38 42 05 90 	ori r2,r2,0x590
 444:	28 43 00 00 	lw r3,(r2+0)
	return uart0->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
 448:	28 62 00 00 	lw r2,(r3+0)
 44c:	20 42 00 10 	andi r2,r2,0x10
 450:	5c 40 ff fe 	bne r2,r0,448 <uart_putstr+0x14>
	uart0->rxtx = c;
 454:	58 64 00 04 	sw (r3+4),r4
void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar(*c);
		c++;
 458:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 45c:	40 24 00 00 	lbu r4,(r1+0)
 460:	5c 82 ff fa 	bne r4,r2,448 <uart_putstr+0x14>
 464:	c3 a0 00 00 	ret

00000468 <gpio_get_in>:
 * GPIO Functions
 */


char gpio_get_in(){
	return gpio0->gpio_in;
 468:	78 01 00 00 	mvhi r1,0x0
 46c:	38 21 05 98 	ori r1,r1,0x598
 470:	28 21 00 00 	lw r1,(r1+0)
 474:	28 21 00 00 	lw r1,(r1+0)
}
 478:	20 21 00 ff 	andi r1,r1,0xff
 47c:	c3 a0 00 00 	ret

00000480 <gpio_get_dir>:

char gpio_get_dir(){
	return gpio0->gpio_dir;
 480:	78 01 00 00 	mvhi r1,0x0
 484:	38 21 05 98 	ori r1,r1,0x598
 488:	28 21 00 00 	lw r1,(r1+0)
 48c:	28 21 00 08 	lw r1,(r1+8)

}
 490:	20 21 00 ff 	andi r1,r1,0xff
 494:	c3 a0 00 00 	ret

00000498 <gpio_get_out>:

char gpio_get_out(){
	return gpio0->gpio_out;
 498:	78 01 00 00 	mvhi r1,0x0
 49c:	38 21 05 98 	ori r1,r1,0x598
 4a0:	28 21 00 00 	lw r1,(r1+0)
 4a4:	28 21 00 04 	lw r1,(r1+4)

}
 4a8:	20 21 00 ff 	andi r1,r1,0xff
 4ac:	c3 a0 00 00 	ret

000004b0 <gpio_set_in>:

void gpio_set_in(char c){
	 gpio0->gpio_in = c;
 4b0:	78 02 00 00 	mvhi r2,0x0
 4b4:	38 42 05 98 	ori r2,r2,0x598
 4b8:	28 42 00 00 	lw r2,(r2+0)
char gpio_get_out(){
	return gpio0->gpio_out;

}

void gpio_set_in(char c){
 4bc:	20 21 00 ff 	andi r1,r1,0xff
	 gpio0->gpio_in = c;
 4c0:	58 41 00 00 	sw (r2+0),r1
}
 4c4:	c3 a0 00 00 	ret

000004c8 <gpio_set_dir>:

void gpio_set_dir(char c){
	 gpio0->gpio_dir = c;
 4c8:	78 02 00 00 	mvhi r2,0x0
 4cc:	38 42 05 98 	ori r2,r2,0x598
 4d0:	28 42 00 00 	lw r2,(r2+0)

void gpio_set_in(char c){
	 gpio0->gpio_in = c;
}

void gpio_set_dir(char c){
 4d4:	20 21 00 ff 	andi r1,r1,0xff
	 gpio0->gpio_dir = c;
 4d8:	58 41 00 08 	sw (r2+8),r1
}
 4dc:	c3 a0 00 00 	ret

000004e0 <gpio_set_out>:

void gpio_set_out(char c){
	 gpio0->gpio_out = c;
 4e0:	78 02 00 00 	mvhi r2,0x0
 4e4:	38 42 05 98 	ori r2,r2,0x598
 4e8:	28 42 00 00 	lw r2,(r2+0)

void gpio_set_dir(char c){
	 gpio0->gpio_dir = c;
}

void gpio_set_out(char c){
 4ec:	20 21 00 ff 	andi r1,r1,0xff
	 gpio0->gpio_out = c;
 4f0:	58 41 00 04 	sw (r2+4),r1
}
 4f4:	c3 a0 00 00 	ret

000004f8 <spi_get_div>:

/*****************************************SPI0 Functions****/
char spi_get_div(spi_t *spi){
	return spi->spi_divisor;
 4f8:	28 21 00 0c 	lw r1,(r1+12)
}
 4fc:	20 21 00 ff 	andi r1,r1,0xff
 500:	c3 a0 00 00 	ret

00000504 <spi_get_mosi>:

char spi_get_mosi(spi_t *spi){
	return spi->spi_rx_tx;
 504:	28 21 00 00 	lw r1,(r1+0)

}
 508:	20 21 00 ff 	andi r1,r1,0xff
 50c:	c3 a0 00 00 	ret

00000510 <spi_get_cs>:

char spi_get_cs(spi_t *spi){
	return spi->spi_cs;
 510:	28 21 00 08 	lw r1,(r1+8)
}
 514:	20 21 00 ff 	andi r1,r1,0xff
 518:	c3 a0 00 00 	ret

0000051c <spi_get_miso>:

char spi_get_miso(spi_t *spi){
	while ((spi -> spi_run));
 51c:	28 22 00 04 	lw r2,(r1+4)
 520:	5c 40 ff ff 	bne r2,r0,51c <spi_get_miso>
	return spi->spi_rx_tx;
 524:	28 21 00 00 	lw r1,(r1+0)

}
 528:	20 21 00 ff 	andi r1,r1,0xff
 52c:	c3 a0 00 00 	ret

00000530 <spi_set_div>:

void spi_set_div(spi_t *spi, char c){
 530:	20 42 00 ff 	andi r2,r2,0xff
	 spi->spi_divisor = c;
 534:	58 22 00 0c 	sw (r1+12),r2
}
 538:	c3 a0 00 00 	ret

0000053c <spi_set_cs>:

void spi_set_cs(spi_t *spi, char  c){
 53c:	20 42 00 ff 	andi r2,r2,0xff
	spi->spi_cs=c;
 540:	58 22 00 08 	sw (r1+8),r2
}
 544:	c3 a0 00 00 	ret

00000548 <spi_set_mosi>:
void spi_set_mosi(spi_t *spi, char c){
 548:	20 42 00 ff 	andi r2,r2,0xff
	 while ((spi -> spi_run));
 54c:	28 23 00 04 	lw r3,(r1+4)
 550:	5c 60 ff ff 	bne r3,r0,54c <spi_set_mosi+0x4>
	 spi->	spi_rx_tx = c;
 554:	58 22 00 00 	sw (r1+0),r2
}
 558:	c3 a0 00 00 	ret

0000055c <spi_set_miso>:

void spi_set_miso(spi_t *spi, char c){
 55c:	20 42 00 ff 	andi r2,r2,0xff
	 while ((spi -> spi_run));
 560:	28 23 00 04 	lw r3,(r1+4)
 564:	5c 60 ff ff 	bne r3,r0,560 <spi_set_miso+0x4>
	 spi0->spi_rx_tx = c;
 568:	78 01 00 00 	mvhi r1,0x0
 56c:	38 21 05 9c 	ori r1,r1,0x59c
 570:	28 21 00 00 	lw r1,(r1+0)
 574:	58 22 00 00 	sw (r1+0),r2
}
 578:	c3 a0 00 00 	ret
