Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Sep  9 13:54:52 2022
| Host         : TWT-Studio-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file time_display_control_sets_placed.rpt
| Design       : time_display
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            6 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             166 |           50 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+----------------------------------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------+---------------+----------------------------------------------+------------------+----------------+
|  sys_clk_in_IBUF_BUFG |               |                                              |                2 |              2 |
|  clk_BUFG             |               | bcd_coder[14]_i_1_n_0                        |                1 |              6 |
|  clk_BUFG             |               | bcd_coder[6]_i_1_n_0                         |                3 |              6 |
|  clk_BUFG             |               | bcd_coder[54]_i_1_n_0                        |                3 |              6 |
|  clk_BUFG             |               | bcd_coder[30]_i_1_n_0                        |                3 |              6 |
|  clk_BUFG             |               | bcd_coder[38]_i_1_n_0                        |                2 |              6 |
|  clk_BUFG             |               | bcd_coder[62]_i_1_n_0                        |                2 |              6 |
|  sys_clk_in_IBUF_BUFG |               | display_time/segs_division/cnt[0]_i_1__0_n_0 |                5 |             17 |
|  clk_BUFG             |               |                                              |               15 |             23 |
|  clk_out_BUFG         |               |                                              |               10 |             23 |
|  sys_clk_in_IBUF_BUFG |               | second_update/cnt[0]_i_1_n_0                 |                7 |             27 |
|  clk_BUFG             |               | minute[31]_i_1_n_0                           |                7 |             28 |
|  clk_BUFG             |               | second[31]_i_1_n_0                           |                9 |             29 |
|  clk_out_BUFG         |               | display_time/bcd_array_pos[31]_i_1_n_0       |                8 |             29 |
+-----------------------+---------------+----------------------------------------------+------------------+----------------+


