<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>test_hmac_sha256</TopModelName>
        <TargetClockPeriod>15.00</TargetClockPeriod>
        <ClockUncertainty>1.50</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>12.550</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>test.cpp:65</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>176</BRAM_18K>
            <FF>21283</FF>
            <LUT>24303</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>test_hmac_sha256</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>test_hmac_sha256</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>test_hmac_sha256</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>test_hmac_sha256</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>test_hmac_sha256</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>test_hmac_sha256</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>keyStrm_dout</name>
            <Object>keyStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>keyStrm_empty_n</name>
            <Object>keyStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>keyStrm_read</name>
            <Object>keyStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>msgStrm_dout</name>
            <Object>msgStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>msgStrm_empty_n</name>
            <Object>msgStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>msgStrm_read</name>
            <Object>msgStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lenStrm_dout</name>
            <Object>lenStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lenStrm_empty_n</name>
            <Object>lenStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lenStrm_read</name>
            <Object>lenStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>eLenStrm_dout</name>
            <Object>eLenStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>eLenStrm_empty_n</name>
            <Object>eLenStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>eLenStrm_read</name>
            <Object>eLenStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hshStrm_din</name>
            <Object>hshStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hshStrm_full_n</name>
            <Object>hshStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hshStrm_write</name>
            <Object>hshStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>eHshStrm_din</name>
            <Object>eHshStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>eHshStrm_full_n</name>
            <Object>eHshStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>eHshStrm_write</name>
            <Object>eHshStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>test_hmac_sha256</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38</InstName>
                    <ModuleName>hmacDataflow_32_64_256_32_64_sha256_wrapper_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>38</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>kpad_32_64_256_32_64_sha256_wrapper_U0</InstName>
                            <ModuleName>kpad_32_64_256_32_64_sha256_wrapper_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>84</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2_fu_215</InstName>
                                    <ModuleName>kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>215</ID>
                                    <BindInstances>icmp_ln120_fu_80_p2 i_7_fu_86_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>xor_ln131_fu_257_p2 xor_ln132_fu_263_p2 xor_ln131_1_fu_277_p2 xor_ln132_1_fu_283_p2 xor_ln131_2_fu_297_p2 xor_ln132_2_fu_303_p2 xor_ln131_3_fu_317_p2 xor_ln132_3_fu_323_p2 xor_ln131_4_fu_337_p2 xor_ln132_4_fu_343_p2 xor_ln131_5_fu_357_p2 xor_ln132_5_fu_363_p2 xor_ln131_6_fu_377_p2 xor_ln132_6_fu_383_p2 xor_ln131_7_fu_397_p2 xor_ln132_7_fu_403_p2 xor_ln131_8_fu_417_p2 xor_ln132_8_fu_423_p2 xor_ln131_9_fu_437_p2 xor_ln132_9_fu_443_p2 xor_ln131_10_fu_457_p2 xor_ln132_10_fu_463_p2 xor_ln131_11_fu_477_p2 xor_ln132_11_fu_483_p2 xor_ln131_12_fu_497_p2 xor_ln132_12_fu_503_p2 xor_ln131_13_fu_517_p2 xor_ln132_13_fu_523_p2 xor_ln131_14_fu_537_p2 xor_ln132_14_fu_543_p2 xor_ln131_15_fu_557_p2 xor_ln132_15_fu_563_p2 xor_ln131_16_fu_577_p2 xor_ln132_16_fu_583_p2 xor_ln131_17_fu_597_p2 xor_ln132_17_fu_603_p2 xor_ln131_18_fu_617_p2 xor_ln132_18_fu_623_p2 xor_ln131_19_fu_637_p2 xor_ln132_19_fu_643_p2 xor_ln131_20_fu_657_p2 xor_ln132_20_fu_663_p2 xor_ln131_21_fu_677_p2 xor_ln132_21_fu_683_p2 xor_ln131_22_fu_697_p2 xor_ln132_22_fu_703_p2 xor_ln131_23_fu_717_p2 xor_ln132_23_fu_723_p2 xor_ln131_24_fu_737_p2 xor_ln132_24_fu_743_p2 xor_ln131_25_fu_757_p2 xor_ln132_25_fu_763_p2 xor_ln131_26_fu_777_p2 xor_ln132_26_fu_783_p2 xor_ln131_27_fu_797_p2 xor_ln132_27_fu_803_p2 xor_ln131_28_fu_817_p2 xor_ln132_28_fu_823_p2 xor_ln131_29_fu_837_p2 xor_ln132_29_fu_843_p2 xor_ln131_30_fu_857_p2 xor_ln132_30_fu_863_p2 xor_ln131_31_fu_877_p2 xor_ln132_31_fu_883_p2 xor_ln131_32_fu_897_p2 xor_ln132_32_fu_903_p2 xor_ln131_33_fu_917_p2 xor_ln132_33_fu_923_p2 xor_ln131_34_fu_937_p2 xor_ln132_34_fu_943_p2 xor_ln131_35_fu_957_p2 xor_ln132_35_fu_963_p2 xor_ln131_36_fu_977_p2 xor_ln132_36_fu_983_p2 xor_ln131_37_fu_997_p2 xor_ln132_37_fu_1003_p2 xor_ln131_38_fu_1017_p2 xor_ln132_38_fu_1023_p2 xor_ln131_39_fu_1037_p2 xor_ln132_39_fu_1043_p2 xor_ln131_40_fu_1057_p2 xor_ln132_40_fu_1063_p2 xor_ln131_41_fu_1077_p2 xor_ln132_41_fu_1083_p2 xor_ln131_42_fu_1097_p2 xor_ln132_42_fu_1103_p2 xor_ln131_43_fu_1117_p2 xor_ln132_43_fu_1123_p2 xor_ln131_44_fu_1137_p2 xor_ln132_44_fu_1143_p2 xor_ln131_45_fu_1157_p2 xor_ln132_45_fu_1163_p2 xor_ln131_46_fu_1177_p2 xor_ln132_46_fu_1183_p2 xor_ln131_47_fu_1197_p2 xor_ln132_47_fu_1203_p2 xor_ln131_48_fu_1217_p2 xor_ln132_48_fu_1223_p2 xor_ln131_49_fu_1237_p2 xor_ln132_49_fu_1243_p2 xor_ln131_50_fu_1257_p2 xor_ln132_50_fu_1263_p2 xor_ln131_51_fu_1277_p2 xor_ln132_51_fu_1283_p2 xor_ln131_52_fu_1297_p2 xor_ln132_52_fu_1303_p2 xor_ln131_53_fu_1317_p2 xor_ln132_53_fu_1323_p2 xor_ln131_54_fu_1337_p2 xor_ln132_54_fu_1343_p2 xor_ln131_55_fu_1357_p2 xor_ln132_55_fu_1363_p2 xor_ln131_56_fu_1377_p2 xor_ln132_56_fu_1383_p2 xor_ln131_57_fu_1397_p2 xor_ln132_57_fu_1403_p2 xor_ln131_58_fu_1417_p2 xor_ln132_58_fu_1423_p2 xor_ln131_59_fu_1437_p2 xor_ln132_59_fu_1443_p2 xor_ln131_60_fu_1457_p2 xor_ln132_60_fu_1463_p2 xor_ln131_61_fu_1477_p2 xor_ln132_61_fu_1483_p2 xor_ln131_62_fu_1497_p2 xor_ln132_62_fu_1636_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>msgHash_32_64_256_32_64_sha256_wrapper_U0</InstName>
                            <ModuleName>msgHash_32_64_256_32_64_sha256_wrapper_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>95</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>mergeKipad_32_64_256_64_U0</InstName>
                                    <ModuleName>mergeKipad_32_64_256_64_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>72</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_162_2_fu_126</InstName>
                                            <ModuleName>mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_162_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>126</ID>
                                            <BindInstances>icmp_ln162_fu_84_p2 i_6_fu_90_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_171_3_fu_133</InstName>
                                            <ModuleName>mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_171_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>133</ID>
                                            <BindInstances>icmp_ln171_fu_74_p2 add_ln171_fu_79_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mergeKipadLenStrm_din add_ln171_fu_161_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>hash_U0</InstName>
                                    <ModuleName>hash</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>91</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_sha256_top_32_256_s_fu_32</InstName>
                                            <ModuleName>sha256_top_32_256_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>32</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>preProcessing_U0</InstName>
                                                    <ModuleName>preProcessing</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>192</ID>
                                                    <BindInstances>icmp_ln99_fu_4150_p2 select_ln99_fu_4156_p3 blk_num_fu_4164_p2 icmp_ln105_fu_4175_p2 j_1_fu_4180_p2 icmp_ln134_fu_4371_p2 icmp_ln157_fu_4376_p2 cmp275_fu_4459_p2 cmp281_fu_4464_p2 cmp298_fu_4469_p2 icmp_ln221_fu_4474_p2 icmp_ln229_fu_4537_p2 or_ln229_fu_4542_p2 select_ln229_fu_4548_p3 icmp_ln178_fu_4719_p2 icmp_ln168_fu_4725_p2 i_fu_4730_p2 icmp_ln176_fu_4736_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>sha256_dispatch_2_U0</InstName>
                                                    <ModuleName>sha256_dispatch_2_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>205</ID>
                                                    <BindInstances>rr_fu_185_p2 icmp_ln770_fu_191_p2 i_1_fu_196_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>generateMsgSchedule_2_U0</InstName>
                                                    <ModuleName>generateMsgSchedule_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>220</ID>
                                                    <BindInstances>sub44_fu_2192_p2 icmp_ln533_fu_2206_p2 add_ln533_fu_2211_p2 icmp_ln542_fu_2217_p2 select_ln533_fu_2223_p3 add_ln533_1_fu_2231_p2 select_ln533_1_fu_2237_p3 first_iter_0_fu_2245_p2 icmp_ln545_fu_2265_p2 sparsemux_33_4_32_1_1_U39 sparsemux_33_4_32_1_1_U40 sparsemux_33_4_32_1_1_U41 sparsemux_33_4_32_1_1_U42 xor_ln558_fu_2842_p2 xor_ln558_1_fu_2848_p2 xor_ln558_2_fu_2854_p2 xor_ln558_3_fu_2860_p2 add_ln558_1_fu_2872_p2 sparsemux_33_4_32_1_1_U43 add_ln542_fu_2271_p2 icmp_ln542_1_fu_2277_p2 icmp_ln565_fu_2283_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>generateMsgSchedule_U0</InstName>
                                                    <ModuleName>generateMsgSchedule</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>230</ID>
                                                    <BindInstances>sub44_fu_2192_p2 icmp_ln533_fu_2206_p2 add_ln533_fu_2211_p2 icmp_ln542_fu_2217_p2 select_ln533_fu_2223_p3 add_ln533_2_fu_2231_p2 select_ln533_2_fu_2237_p3 first_iter_0_fu_2245_p2 icmp_ln545_fu_2265_p2 sparsemux_33_4_32_1_1_U61 sparsemux_33_4_32_1_1_U62 sparsemux_33_4_32_1_1_U63 sparsemux_33_4_32_1_1_U64 xor_ln558_fu_2842_p2 xor_ln558_4_fu_2848_p2 xor_ln558_5_fu_2854_p2 xor_ln558_6_fu_2860_p2 add_ln558_3_fu_2872_p2 sparsemux_33_4_32_1_1_U65 add_ln542_fu_2271_p2 icmp_ln542_2_fu_2277_p2 icmp_ln565_fu_2283_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>sha256Digest_onW_256_3_U0</InstName>
                                                    <ModuleName>sha256Digest_onW_256_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>240</ID>
                                                    <BindInstances>xor_ln626_fu_751_p2 and_ln626_fu_765_p2 xor_ln626_1_fu_771_p2 xor_ln626_2_fu_777_p2 xor_ln626_3_fu_783_p2 add_ln626_1_fu_789_p2 add_ln626_fu_801_p2 e_2_fu_812_p2 xor_ln637_fu_842_p2 xor_ln637_1_fu_848_p2 xor_ln637_2_fu_854_p2 and_ln637_fu_860_p2 and_ln637_1_fu_866_p2 xor_ln637_3_fu_872_p2 add_ln642_fu_639_p2 sparsemux_129_6_32_1_1_U54 icmp_ln696_fu_645_p2 l_fu_1153_p2 l_1_fu_1158_p2 l_2_fu_1164_p2 l_3_fu_1170_p2 l_4_fu_1176_p2 l_5_fu_1181_p2 l_6_fu_1187_p2 l_7_fu_1193_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>sha256Digest_onW_256_U0</InstName>
                                                    <ModuleName>sha256Digest_onW_256_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>249</ID>
                                                    <BindInstances>xor_ln626_fu_751_p2 and_ln626_fu_765_p2 xor_ln626_4_fu_771_p2 xor_ln626_5_fu_777_p2 xor_ln626_6_fu_783_p2 add_ln626_4_fu_789_p2 add_ln626_fu_801_p2 e_4_fu_812_p2 xor_ln637_fu_842_p2 xor_ln637_4_fu_848_p2 xor_ln637_5_fu_854_p2 and_ln637_fu_860_p2 and_ln637_2_fu_866_p2 xor_ln637_6_fu_872_p2 add_ln642_fu_639_p2 sparsemux_129_6_32_1_1_U72 icmp_ln696_fu_645_p2 l_fu_1153_p2 l_8_fu_1158_p2 l_9_fu_1164_p2 l_10_fu_1170_p2 l_11_fu_1176_p2 l_12_fu_1181_p2 l_13_fu_1187_p2 l_14_fu_1193_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>sha256_collect_256_2_U0</InstName>
                                                    <ModuleName>sha256_collect_256_2_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>258</ID>
                                                    <BindInstances>icmp_ln808_fu_120_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>blk_strm_U nblk_strm_U end_nblk_strm_U blk_lane_0_U blk_lane_1_U nblk_lane_U nblk_lane_1_U end_lane_U end_lane_1_U order_lane_U order_end_U w_lane_U w_blk_last_lane_U msg_eos_lane_U hash_lane_U ehash_lane_U w_lane_1_U w_blk_last_lane_1_U msg_eos_lane_1_U hash_lane_1_U ehash_lane_1_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mergeKipadStrm_U mergeKipadLenStrm_U eMergeKipadLenStrm_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>resHash_32_64_256_32_64_sha256_wrapper_U0</InstName>
                            <ModuleName>resHash_32_64_256_32_64_sha256_wrapper_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>109</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>mergeKopad_32_64_256_32_64_U0</InstName>
                                    <ModuleName>mergeKopad_32_64_256_32_64_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>62</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_mergeKopad_32_64_256_32_64_Pipeline_VITIS_LOOP_220_2_fu_91</InstName>
                                            <ModuleName>mergeKopad_32_64_256_32_64_Pipeline_VITIS_LOOP_220_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>91</ID>
                                            <BindInstances>icmp_ln220_fu_84_p2 i_5_fu_90_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_mergeKopad_32_64_256_32_64_Pipeline_VITIS_LOOP_226_3_fu_98</InstName>
                                            <ModuleName>mergeKopad_32_64_256_32_64_Pipeline_VITIS_LOOP_226_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>98</ID>
                                            <BindInstances>icmp_ln226_fu_84_p2 i_3_fu_90_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>hash_1_U0</InstName>
                                    <ModuleName>hash_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>75</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_sha256_top_32_256_s_fu_30</InstName>
                                            <ModuleName>sha256_top_32_256_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>30</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>preProcessing_U0</InstName>
                                                    <ModuleName>preProcessing</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>192</ID>
                                                    <BindInstances>icmp_ln99_fu_4150_p2 select_ln99_fu_4156_p3 blk_num_fu_4164_p2 icmp_ln105_fu_4175_p2 j_1_fu_4180_p2 icmp_ln134_fu_4371_p2 icmp_ln157_fu_4376_p2 cmp275_fu_4459_p2 cmp281_fu_4464_p2 cmp298_fu_4469_p2 icmp_ln221_fu_4474_p2 icmp_ln229_fu_4537_p2 or_ln229_fu_4542_p2 select_ln229_fu_4548_p3 icmp_ln178_fu_4719_p2 icmp_ln168_fu_4725_p2 i_fu_4730_p2 icmp_ln176_fu_4736_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>sha256_dispatch_2_U0</InstName>
                                                    <ModuleName>sha256_dispatch_2_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>205</ID>
                                                    <BindInstances>rr_fu_185_p2 icmp_ln770_fu_191_p2 i_1_fu_196_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>generateMsgSchedule_2_U0</InstName>
                                                    <ModuleName>generateMsgSchedule_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>220</ID>
                                                    <BindInstances>sub44_fu_2192_p2 icmp_ln533_fu_2206_p2 add_ln533_fu_2211_p2 icmp_ln542_fu_2217_p2 select_ln533_fu_2223_p3 add_ln533_1_fu_2231_p2 select_ln533_1_fu_2237_p3 first_iter_0_fu_2245_p2 icmp_ln545_fu_2265_p2 sparsemux_33_4_32_1_1_U39 sparsemux_33_4_32_1_1_U40 sparsemux_33_4_32_1_1_U41 sparsemux_33_4_32_1_1_U42 xor_ln558_fu_2842_p2 xor_ln558_1_fu_2848_p2 xor_ln558_2_fu_2854_p2 xor_ln558_3_fu_2860_p2 add_ln558_1_fu_2872_p2 sparsemux_33_4_32_1_1_U43 add_ln542_fu_2271_p2 icmp_ln542_1_fu_2277_p2 icmp_ln565_fu_2283_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>generateMsgSchedule_U0</InstName>
                                                    <ModuleName>generateMsgSchedule</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>230</ID>
                                                    <BindInstances>sub44_fu_2192_p2 icmp_ln533_fu_2206_p2 add_ln533_fu_2211_p2 icmp_ln542_fu_2217_p2 select_ln533_fu_2223_p3 add_ln533_2_fu_2231_p2 select_ln533_2_fu_2237_p3 first_iter_0_fu_2245_p2 icmp_ln545_fu_2265_p2 sparsemux_33_4_32_1_1_U61 sparsemux_33_4_32_1_1_U62 sparsemux_33_4_32_1_1_U63 sparsemux_33_4_32_1_1_U64 xor_ln558_fu_2842_p2 xor_ln558_4_fu_2848_p2 xor_ln558_5_fu_2854_p2 xor_ln558_6_fu_2860_p2 add_ln558_3_fu_2872_p2 sparsemux_33_4_32_1_1_U65 add_ln542_fu_2271_p2 icmp_ln542_2_fu_2277_p2 icmp_ln565_fu_2283_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>sha256Digest_onW_256_3_U0</InstName>
                                                    <ModuleName>sha256Digest_onW_256_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>240</ID>
                                                    <BindInstances>xor_ln626_fu_751_p2 and_ln626_fu_765_p2 xor_ln626_1_fu_771_p2 xor_ln626_2_fu_777_p2 xor_ln626_3_fu_783_p2 add_ln626_1_fu_789_p2 add_ln626_fu_801_p2 e_2_fu_812_p2 xor_ln637_fu_842_p2 xor_ln637_1_fu_848_p2 xor_ln637_2_fu_854_p2 and_ln637_fu_860_p2 and_ln637_1_fu_866_p2 xor_ln637_3_fu_872_p2 add_ln642_fu_639_p2 sparsemux_129_6_32_1_1_U54 icmp_ln696_fu_645_p2 l_fu_1153_p2 l_1_fu_1158_p2 l_2_fu_1164_p2 l_3_fu_1170_p2 l_4_fu_1176_p2 l_5_fu_1181_p2 l_6_fu_1187_p2 l_7_fu_1193_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>sha256Digest_onW_256_U0</InstName>
                                                    <ModuleName>sha256Digest_onW_256_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>249</ID>
                                                    <BindInstances>xor_ln626_fu_751_p2 and_ln626_fu_765_p2 xor_ln626_4_fu_771_p2 xor_ln626_5_fu_777_p2 xor_ln626_6_fu_783_p2 add_ln626_4_fu_789_p2 add_ln626_fu_801_p2 e_4_fu_812_p2 xor_ln637_fu_842_p2 xor_ln637_4_fu_848_p2 xor_ln637_5_fu_854_p2 and_ln637_fu_860_p2 and_ln637_2_fu_866_p2 xor_ln637_6_fu_872_p2 add_ln642_fu_639_p2 sparsemux_129_6_32_1_1_U72 icmp_ln696_fu_645_p2 l_fu_1153_p2 l_8_fu_1158_p2 l_9_fu_1164_p2 l_10_fu_1170_p2 l_11_fu_1176_p2 l_12_fu_1181_p2 l_13_fu_1187_p2 l_14_fu_1193_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>sha256_collect_256_2_U0</InstName>
                                                    <ModuleName>sha256_collect_256_2_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>258</ID>
                                                    <BindInstances>icmp_ln808_fu_120_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>blk_strm_U nblk_strm_U end_nblk_strm_U blk_lane_0_U blk_lane_1_U nblk_lane_U nblk_lane_1_U end_lane_U end_lane_1_U order_lane_U order_end_U w_lane_U w_blk_last_lane_U msg_eos_lane_U hash_lane_U ehash_lane_U w_lane_1_U w_blk_last_lane_1_U msg_eos_lane_1_U hash_lane_1_U ehash_lane_1_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mergeKopadStrm_U mergeKopadLenStrm_U eMergeKopadLenStrm_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>kipadStrm_U kopadStrm_U eKipadStrm_U kopad2Strm_U msgHashStrm_U eMsgHashStrm_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2</Name>
            <Loops>
                <VITIS_LOOP_120_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>5.065</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_120_2>
                        <Name>VITIS_LOOP_120_2</Name>
                        <Slack>13.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_120_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_120_2>
                            <Name>VITIS_LOOP_120_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:120</SourceLocation>
                        </VITIS_LOOP_120_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>263</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_120_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln120_fu_80_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_2" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_86_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kpad_32_64_256_32_64_sha256_wrapper_s</Name>
            <Loops>
                <VITIS_LOOP_118_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>7.111</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_1>
                        <Name>VITIS_LOOP_118_1</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>14</IterationLatency>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2_fu_215</Instance>
                        </InstanceList>
                    </VITIS_LOOP_118_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:118</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_118_1>
                            <Name>VITIS_LOOP_118_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:118</SourceLocation>
                        </VITIS_LOOP_118_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>271</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1197</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_fu_257_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_fu_263_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_1_fu_277_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_1_fu_283_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_2_fu_297_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_2_fu_303_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_3_fu_317_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_3_fu_323_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_4_fu_337_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_4_fu_343_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_5_fu_357_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_5_fu_363_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_6_fu_377_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_6_fu_383_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_7_fu_397_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_7_fu_403_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_8_fu_417_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_8_fu_423_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_9_fu_437_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_9_fu_443_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_10_fu_457_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_10_fu_463_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_11_fu_477_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_11_fu_483_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_12_fu_497_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_12_fu_503_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_13_fu_517_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_13_fu_523_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_14_fu_537_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_14_fu_543_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_15_fu_557_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_15_fu_563_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_16_fu_577_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_16_fu_583_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_17_fu_597_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_17_fu_603_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_18_fu_617_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_18_fu_623_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_19_fu_637_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_19_fu_643_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_20_fu_657_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_20_fu_663_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_21_fu_677_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_21_fu_683_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_22_fu_697_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_22_fu_703_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_23_fu_717_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_23_fu_723_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_24_fu_737_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_24_fu_743_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_25_fu_757_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_25_fu_763_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_26_fu_777_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_26_fu_783_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_27_fu_797_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_27_fu_803_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_28_fu_817_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_28_fu_823_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_29_fu_837_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_29_fu_843_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_30_fu_857_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_30_fu_863_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_31_fu_877_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_31_fu_883_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_32_fu_897_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_32_fu_903_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_33_fu_917_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_33_fu_923_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_34_fu_937_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_34_fu_943_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_35_fu_957_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_35_fu_963_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_36_fu_977_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_36_fu_983_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_37_fu_997_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_37_fu_1003_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_38_fu_1017_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_38_fu_1023_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_39_fu_1037_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_39_fu_1043_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_40_fu_1057_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_40_fu_1063_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_41_fu_1077_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_41_fu_1083_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_42_fu_1097_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_42_fu_1103_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_43_fu_1117_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_43_fu_1123_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_44_fu_1137_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_44_fu_1143_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_45_fu_1157_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_45_fu_1163_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_46_fu_1177_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_46_fu_1183_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_47_fu_1197_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_47_fu_1203_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_48_fu_1217_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_48_fu_1223_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_49_fu_1237_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_49_fu_1243_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_50_fu_1257_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_50_fu_1263_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_51_fu_1277_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_51_fu_1283_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_52_fu_1297_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_52_fu_1303_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_53_fu_1317_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_53_fu_1323_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_54_fu_1337_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_54_fu_1343_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_55_fu_1357_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_55_fu_1363_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_56_fu_1377_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_56_fu_1383_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_57_fu_1397_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_57_fu_1403_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_58_fu_1417_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_58_fu_1423_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_59_fu_1437_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_59_fu_1443_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_60_fu_1457_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_60_fu_1463_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_61_fu_1477_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_61_fu_1483_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_62_fu_1497_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_62_fu_1636_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132_62" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_162_2</Name>
            <Loops>
                <VITIS_LOOP_162_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_162_2>
                        <Name>VITIS_LOOP_162_2</Name>
                        <Slack>13.50</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_162_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:160</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_162_2>
                            <Name>VITIS_LOOP_162_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:162</SourceLocation>
                        </VITIS_LOOP_162_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>520</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_162_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln162_fu_84_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_2" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_90_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_171_3</Name>
            <Loops>
                <VITIS_LOOP_171_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>7.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_171_3>
                        <Name>VITIS_LOOP_171_3</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_171_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:143</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_171_3>
                            <Name>VITIS_LOOP_171_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:171</SourceLocation>
                        </VITIS_LOOP_171_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_171_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln171_fu_74_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_79_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeKipad_32_64_256_64_s</Name>
            <Loops>
                <VITIS_LOOP_152_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>10.631</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_152_1>
                        <Name>VITIS_LOOP_152_1</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_162_2_fu_126</Instance>
                            <Instance>grp_mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_171_3_fu_133</Instance>
                        </InstanceList>
                    </VITIS_LOOP_152_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:152</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_152_1>
                            <Name>VITIS_LOOP_152_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:152</SourceLocation>
                        </VITIS_LOOP_152_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1173</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>597</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_1" OPTYPE="add" PRAGMA="" RTLNAME="mergeKipadLenStrm_din" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mergeKipadLen" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_161_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>preProcessing</Name>
            <Loops>
                <LOOP_SHA256_GENENERATE_MAIN>
                    <LOOP_SHA256_GEN_FULL_BLKS/>
                    <LOOP_SHA256_GEN_COPY_TAIL_AND_ONE/>
                </LOOP_SHA256_GENENERATE_MAIN>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>12.550</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_SHA256_GENENERATE_MAIN>
                        <Name>LOOP_SHA256_GENENERATE_MAIN</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>36</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 36</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <LOOP_SHA256_GEN_FULL_BLKS>
                            <Name>LOOP_SHA256_GEN_FULL_BLKS</Name>
                            <Slack>13.50</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>1</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 16</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 0.240 us</AbsoluteTimeLatency>
                            <PipelineII>16</PipelineII>
                            <PipelineDepth>17</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </LOOP_SHA256_GEN_FULL_BLKS>
                        <LOOP_SHA256_GEN_COPY_TAIL_AND_ONE>
                            <Name>LOOP_SHA256_GEN_COPY_TAIL_AND_ONE</Name>
                            <Slack>13.50</Slack>
                            <TripCount>14</TripCount>
                            <Latency>14</Latency>
                            <AbsoluteTimeLatency>0.210 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </LOOP_SHA256_GEN_COPY_TAIL_AND_ONE>
                    </LOOP_SHA256_GENENERATE_MAIN>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LOOP_SHA256_GENENERATE_MAIN>
                            <Name>LOOP_SHA256_GENENERATE_MAIN</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:93</SourceLocation>
                            <LOOP_SHA256_GEN_FULL_BLKS>
                                <Name>LOOP_SHA256_GEN_FULL_BLKS</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:105</SourceLocation>
                            </LOOP_SHA256_GEN_FULL_BLKS>
                            <LOOP_SHA256_GEN_COPY_TAIL_AND_ONE>
                                <Name>LOOP_SHA256_GEN_COPY_TAIL_AND_ONE</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:178</SourceLocation>
                            </LOOP_SHA256_GEN_COPY_TAIL_AND_ONE>
                        </LOOP_SHA256_GENENERATE_MAIN>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1894</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2007</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln99_fu_4150_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_fu_4156_p3" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="add" PRAGMA="" RTLNAME="blk_num_fu_4164_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="blk_num" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GEN_FULL_BLKS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_4175_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA256_GEN_FULL_BLKS" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_4180_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="j_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln134_fu_4371_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln157_fu_4376_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp275_fu_4459_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp281_fu_4464_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp281" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp298_fu_4469_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp298" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln221_fu_4474_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln221" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln229_fu_4537_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="or" PRAGMA="" RTLNAME="or_ln229_fu_4542_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LOOP_SHA256_GENENERATE_MAIN" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_fu_4548_p3" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GEN_COPY_TAIL_AND_ONE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln178_fu_4719_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GEN_COPY_TAIL_AND_ONE" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln168_fu_4725_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA256_GEN_COPY_TAIL_AND_ONE" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_4730_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_GEN_COPY_TAIL_AND_ONE" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln176_fu_4736_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln176" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_dispatch_2_s</Name>
            <Loops>
                <VITIS_LOOP_762_1>
                    <VITIS_LOOP_770_2/>
                </VITIS_LOOP_762_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.452</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_762_1>
                        <Name>VITIS_LOOP_762_1</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_770_2>
                            <Name>VITIS_LOOP_770_2</Name>
                            <Slack>13.50</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_770_2>
                    </VITIS_LOOP_762_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:754</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_762_1>
                            <Name>VITIS_LOOP_762_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:762</SourceLocation>
                            <VITIS_LOOP_770_2>
                                <Name>VITIS_LOOP_770_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:770</SourceLocation>
                            </VITIS_LOOP_770_2>
                        </VITIS_LOOP_762_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>140</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_762_1" OPTYPE="xor" PRAGMA="" RTLNAME="rr_fu_185_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:765" STORAGESUBTYPE="" URAM="0" VARIABLE="rr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_770_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln770_fu_191_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:770" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln770" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_770_2" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_196_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:770" STORAGESUBTYPE="" URAM="0" VARIABLE="i_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generateMsgSchedule_2</Name>
            <Loops>
                <GEN_MS_MSG>
                    <GEN_MS_PER_BLOCK_GEN_W64/>
                </GEN_MS_MSG>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>10.722</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <GEN_MS_MSG>
                        <Name>GEN_MS_MSG</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>68</IterationLatency>
                        <PipelineDepth>68</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <GEN_MS_PER_BLOCK_GEN_W64>
                            <Name>GEN_MS_PER_BLOCK_GEN_W64</Name>
                            <Slack>13.50</Slack>
                            <TripCount>64</TripCount>
                            <Latency>65</Latency>
                            <AbsoluteTimeLatency>0.975 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </GEN_MS_PER_BLOCK_GEN_W64>
                    </GEN_MS_MSG>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:523</SourceLocation>
                    <SummaryOfLoopViolations>
                        <GEN_MS_MSG>
                            <Name>GEN_MS_MSG</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:526</SourceLocation>
                            <GEN_MS_PER_BLOCK_GEN_W64>
                                <Name>GEN_MS_PER_BLOCK_GEN_W64</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533</SourceLocation>
                            </GEN_MS_PER_BLOCK_GEN_W64>
                        </GEN_MS_MSG>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1449</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1626</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GEN_MS_MSG" OPTYPE="add" PRAGMA="" RTLNAME="sub44_fu_2192_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="sub44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln533_fu_2206_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln533" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln533_fu_2211_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln533" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln542_fu_2217_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:542" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln542" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="select" PRAGMA="" RTLNAME="select_ln533_fu_2223_p3" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln533" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln533_1_fu_2231_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln533_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="select" PRAGMA="" RTLNAME="select_ln533_1_fu_2237_p3" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln533_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_2245_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln545_fu_2265_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:545" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U39" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="w0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U40" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:550" STORAGESUBTYPE="" URAM="0" VARIABLE="w1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U41" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:551" STORAGESUBTYPE="" URAM="0" VARIABLE="w9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U42" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="w14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln558_fu_2842_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:558" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln558" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln558_1_fu_2848_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:558" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln558_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln558_2_fu_2854_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:558" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln558_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln558_3_fu_2860_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:558" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln558_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln558_1_fu_2872_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:558" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln558_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U43" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:546" STORAGESUBTYPE="" URAM="0" VARIABLE="Wt_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln542_fu_2271_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:542" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln542" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln542_1_fu_2277_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:542" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln542_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln565_fu_2283_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln565" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256Digest_onW_256_3</Name>
            <Loops>
                <MSG_LOOP>
                    <VITIS_LOOP_690_1>
                        <LOOP_SHA256_UPDATE_64_ROUNDS_ONW/>
                    </VITIS_LOOP_690_1>
                </MSG_LOOP>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>11.294</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MSG_LOOP>
                        <Name>MSG_LOOP</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_690_1>
                            <Name>VITIS_LOOP_690_1</Name>
                            <Slack>13.50</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>67</IterationLatency>
                            <PipelineDepth>67</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <LOOP_SHA256_UPDATE_64_ROUNDS_ONW>
                                <Name>LOOP_SHA256_UPDATE_64_ROUNDS_ONW</Name>
                                <Slack>13.50</Slack>
                                <TripCount>64</TripCount>
                                <Latency>64</Latency>
                                <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                                <PipelineII>1</PipelineII>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>yes</PipelineType>
                                <InstanceList/>
                            </LOOP_SHA256_UPDATE_64_ROUNDS_ONW>
                        </VITIS_LOOP_690_1>
                    </MSG_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:676</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MSG_LOOP>
                            <Name>MSG_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:676</SourceLocation>
                            <VITIS_LOOP_690_1>
                                <Name>VITIS_LOOP_690_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:690</SourceLocation>
                                <LOOP_SHA256_UPDATE_64_ROUNDS_ONW>
                                    <Name>LOOP_SHA256_UPDATE_64_ROUNDS_ONW</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:697</SourceLocation>
                                </LOOP_SHA256_UPDATE_64_ROUNDS_ONW>
                            </VITIS_LOOP_690_1>
                        </MSG_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>662</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1499</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln626_fu_751_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln626" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="and" PRAGMA="" RTLNAME="and_ln626_fu_765_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln626" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln626_1_fu_771_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln626_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln626_2_fu_777_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln626_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln626_3_fu_783_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln626_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln626_1_fu_789_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln626_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln626_fu_801_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln626" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="add" PRAGMA="" RTLNAME="e_2_fu_812_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:633" STORAGESUBTYPE="" URAM="0" VARIABLE="e_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln637_fu_842_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln637" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln637_1_fu_848_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln637_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln637_2_fu_854_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln637_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="and" PRAGMA="" RTLNAME="and_ln637_fu_860_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln637" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="and" PRAGMA="" RTLNAME="and_ln637_1_fu_866_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln637_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln637_3_fu_872_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln637_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln642_fu_639_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:642" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln642" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_32_1_1_U54" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:642" STORAGESUBTYPE="" URAM="0" VARIABLE="Kt" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln696_fu_645_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:696" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln696" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_fu_1153_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:701" STORAGESUBTYPE="" URAM="0" VARIABLE="l" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_1_fu_1158_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:701" STORAGESUBTYPE="" URAM="0" VARIABLE="l_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_2_fu_1164_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:701" STORAGESUBTYPE="" URAM="0" VARIABLE="l_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_3_fu_1170_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:701" STORAGESUBTYPE="" URAM="0" VARIABLE="l_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_4_fu_1176_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="l_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_5_fu_1181_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="l_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_6_fu_1187_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="l_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_7_fu_1193_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="l_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generateMsgSchedule</Name>
            <Loops>
                <GEN_MS_MSG>
                    <GEN_MS_PER_BLOCK_GEN_W64/>
                </GEN_MS_MSG>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>10.722</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <GEN_MS_MSG>
                        <Name>GEN_MS_MSG</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>68</IterationLatency>
                        <PipelineDepth>68</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <GEN_MS_PER_BLOCK_GEN_W64>
                            <Name>GEN_MS_PER_BLOCK_GEN_W64</Name>
                            <Slack>13.50</Slack>
                            <TripCount>64</TripCount>
                            <Latency>65</Latency>
                            <AbsoluteTimeLatency>0.975 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </GEN_MS_PER_BLOCK_GEN_W64>
                    </GEN_MS_MSG>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:523</SourceLocation>
                    <SummaryOfLoopViolations>
                        <GEN_MS_MSG>
                            <Name>GEN_MS_MSG</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:526</SourceLocation>
                            <GEN_MS_PER_BLOCK_GEN_W64>
                                <Name>GEN_MS_PER_BLOCK_GEN_W64</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533</SourceLocation>
                            </GEN_MS_PER_BLOCK_GEN_W64>
                        </GEN_MS_MSG>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1449</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1626</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GEN_MS_MSG" OPTYPE="add" PRAGMA="" RTLNAME="sub44_fu_2192_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="sub44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln533_fu_2206_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln533" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln533_fu_2211_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln533" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln542_fu_2217_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:542" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln542" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="select" PRAGMA="" RTLNAME="select_ln533_fu_2223_p3" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln533" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln533_2_fu_2231_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln533_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="select" PRAGMA="" RTLNAME="select_ln533_2_fu_2237_p3" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln533_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_2245_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln545_fu_2265_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:545" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U61" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="w0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U62" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:550" STORAGESUBTYPE="" URAM="0" VARIABLE="w1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U63" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:551" STORAGESUBTYPE="" URAM="0" VARIABLE="w9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U64" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="w14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln558_fu_2842_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:558" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln558" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln558_4_fu_2848_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:558" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln558_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln558_5_fu_2854_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:558" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln558_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln558_6_fu_2860_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:558" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln558_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln558_3_fu_2872_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:558" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln558_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U65" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:546" STORAGESUBTYPE="" URAM="0" VARIABLE="Wt_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln542_fu_2271_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:542" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln542" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln542_2_fu_2277_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:542" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln542_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="GEN_MS_PER_BLOCK_GEN_W64" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln565_fu_2283_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln565" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256Digest_onW_256_s</Name>
            <Loops>
                <MSG_LOOP>
                    <VITIS_LOOP_690_1>
                        <LOOP_SHA256_UPDATE_64_ROUNDS_ONW/>
                    </VITIS_LOOP_690_1>
                </MSG_LOOP>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>11.294</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MSG_LOOP>
                        <Name>MSG_LOOP</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_690_1>
                            <Name>VITIS_LOOP_690_1</Name>
                            <Slack>13.50</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>67</IterationLatency>
                            <PipelineDepth>67</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <LOOP_SHA256_UPDATE_64_ROUNDS_ONW>
                                <Name>LOOP_SHA256_UPDATE_64_ROUNDS_ONW</Name>
                                <Slack>13.50</Slack>
                                <TripCount>64</TripCount>
                                <Latency>64</Latency>
                                <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                                <PipelineII>1</PipelineII>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>yes</PipelineType>
                                <InstanceList/>
                            </LOOP_SHA256_UPDATE_64_ROUNDS_ONW>
                        </VITIS_LOOP_690_1>
                    </MSG_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:676</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MSG_LOOP>
                            <Name>MSG_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:676</SourceLocation>
                            <VITIS_LOOP_690_1>
                                <Name>VITIS_LOOP_690_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:690</SourceLocation>
                                <LOOP_SHA256_UPDATE_64_ROUNDS_ONW>
                                    <Name>LOOP_SHA256_UPDATE_64_ROUNDS_ONW</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:697</SourceLocation>
                                </LOOP_SHA256_UPDATE_64_ROUNDS_ONW>
                            </VITIS_LOOP_690_1>
                        </MSG_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>662</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1499</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln626_fu_751_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln626" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="and" PRAGMA="" RTLNAME="and_ln626_fu_765_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln626" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln626_4_fu_771_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln626_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln626_5_fu_777_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln626_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln626_6_fu_783_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln626_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln626_4_fu_789_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln626_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln626_fu_801_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln626" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="add" PRAGMA="" RTLNAME="e_4_fu_812_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:633" STORAGESUBTYPE="" URAM="0" VARIABLE="e_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln637_fu_842_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln637" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln637_4_fu_848_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln637_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln637_5_fu_854_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln637_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="and" PRAGMA="" RTLNAME="and_ln637_fu_860_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln637" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="and" PRAGMA="" RTLNAME="and_ln637_2_fu_866_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln637_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln637_6_fu_872_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:637" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln637_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln642_fu_639_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:642" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln642" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_32_1_1_U72" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:642" STORAGESUBTYPE="" URAM="0" VARIABLE="Kt" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOOP_SHA256_UPDATE_64_ROUNDS_ONW" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln696_fu_645_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:696" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln696" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_fu_1153_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:701" STORAGESUBTYPE="" URAM="0" VARIABLE="l" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_8_fu_1158_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:701" STORAGESUBTYPE="" URAM="0" VARIABLE="l_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_9_fu_1164_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:701" STORAGESUBTYPE="" URAM="0" VARIABLE="l_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_10_fu_1170_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:701" STORAGESUBTYPE="" URAM="0" VARIABLE="l_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_11_fu_1176_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="l_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_12_fu_1181_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="l_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_13_fu_1187_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="l_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_690_1" OPTYPE="add" PRAGMA="" RTLNAME="l_14_fu_1193_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="l_14" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_collect_256_2_s</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>10.863</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:799</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:806</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln808_fu_120_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:808" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln808" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_top_32_256_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>12.550</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:838</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>87</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>31</UTIL_BRAM>
                    <FF>8507</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>10648</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="bram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="blk_strm_U" SOURCE=":0" STORAGESIZE="512 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="blk_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nblk_strm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:842" STORAGESIZE="64 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nblk_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="end_nblk_strm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:843" STORAGESIZE="1 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="end_nblk_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="bram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="blk_lane_0_U" SOURCE=":0" STORAGESIZE="512 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="blk_lane_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="bram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="blk_lane_1_U" SOURCE=":0" STORAGESIZE="512 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="blk_lane_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nblk_lane_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:863" STORAGESIZE="64 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nblk_lane" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nblk_lane_1_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:863" STORAGESIZE="64 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nblk_lane_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="end_lane_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:864" STORAGESIZE="1 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="end_lane" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="end_lane_1_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:864" STORAGESIZE="1 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="end_lane_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="order_lane_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:911" STORAGESIZE="8 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="order_lane" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="order_end_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:912" STORAGESIZE="1 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="order_end" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="w_lane_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:925" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="w_lane" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="w_blk_last_lane_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:926" STORAGESIZE="1 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="w_blk_last_lane" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="msg_eos_lane_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:927" STORAGESIZE="1 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="msg_eos_lane" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hash_lane_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:928" STORAGESIZE="256 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hash_lane" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ehash_lane_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:929" STORAGESIZE="1 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ehash_lane" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="w_lane_1_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:925" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="w_lane_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="w_blk_last_lane_1_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:926" STORAGESIZE="1 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="w_blk_last_lane_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="msg_eos_lane_1_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:927" STORAGESIZE="1 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="msg_eos_lane_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hash_lane_1_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:928" STORAGESIZE="256 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hash_lane_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ehash_lane_1_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:929" STORAGESIZE="1 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ehash_lane_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hash</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>12.550</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:1049~test.cpp:61</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>87</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>31</UTIL_BRAM>
                    <FF>8513</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>10675</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>msgHash_32_64_256_32_64_sha256_wrapper_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>12.550</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:188</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>89</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>31</UTIL_BRAM>
                    <FF>10042</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>11497</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="bram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mergeKipadStrm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:190" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mergeKipadStrm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mergeKipadLenStrm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:193" STORAGESIZE="64 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mergeKipadLenStrm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="eMergeKipadLenStrm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:196" STORAGESIZE="1 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="eMergeKipadLenStrm" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeKopad_32_64_256_32_64_Pipeline_VITIS_LOOP_220_2</Name>
            <Loops>
                <VITIS_LOOP_220_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_220_2>
                        <Name>VITIS_LOOP_220_2</Name>
                        <Slack>13.50</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_220_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:217</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_220_2>
                            <Name>VITIS_LOOP_220_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:220</SourceLocation>
                        </VITIS_LOOP_220_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>520</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_220_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln220_fu_84_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_220_2" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_90_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeKopad_32_64_256_32_64_Pipeline_VITIS_LOOP_226_3</Name>
            <Loops>
                <VITIS_LOOP_226_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.911</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_226_3>
                        <Name>VITIS_LOOP_226_3</Name>
                        <Slack>13.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_226_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:218</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_226_3>
                            <Name>VITIS_LOOP_226_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:226</SourceLocation>
                        </VITIS_LOOP_226_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>263</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_226_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln226_fu_84_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:226" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_226_3" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_90_p2" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:226" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeKopad_32_64_256_32_64_s</Name>
            <Loops>
                <VITIS_LOOP_213_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_213_1>
                        <Name>VITIS_LOOP_213_1</Name>
                        <Slack>13.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>33</IterationLatency>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_mergeKopad_32_64_256_32_64_Pipeline_VITIS_LOOP_220_2_fu_91</Instance>
                            <Instance>grp_mergeKopad_32_64_256_32_64_Pipeline_VITIS_LOOP_226_3_fu_98</Instance>
                        </InstanceList>
                    </VITIS_LOOP_213_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:213</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_213_1>
                            <Name>VITIS_LOOP_213_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:213</SourceLocation>
                        </VITIS_LOOP_213_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1561</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>310</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>hash_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>12.550</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/sha224_256.hpp:1049~test.cpp:61</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>87</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>31</UTIL_BRAM>
                    <FF>8513</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>10675</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>resHash_32_64_256_32_64_sha256_wrapper_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>12.550</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:241</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>87</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>31</UTIL_BRAM>
                    <FF>10371</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>11191</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mergeKopadStrm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:243" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mergeKopadStrm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mergeKopadLenStrm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:246" STORAGESIZE="64 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mergeKopadLenStrm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="eMergeKopadLenStrm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:249" STORAGESIZE="1 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="eMergeKopadLenStrm" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hmacDataflow_32_64_256_32_64_sha256_wrapper_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>12.550</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:266</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>176</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>62</UTIL_BRAM>
                    <FF>21278</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>19</UTIL_FF>
                    <LUT>24295</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>45</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="kipadStrm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:271" STORAGESIZE="512 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="kipadStrm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="kopadStrm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:274" STORAGESIZE="512 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="kopadStrm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="eKipadStrm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:267" STORAGESIZE="1 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="eKipadStrm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="kopad2Strm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:277" STORAGESIZE="512 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="kopad2Strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="msgHashStrm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:281" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="msgHashStrm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="eMsgHashStrm_U" SOURCE="/home/honghongv/HLS_Proj/my_contest_ws/security/L1/include/xf_security/hmac.hpp:284" STORAGESIZE="1 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="eMsgHashStrm" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_hmac_sha256</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>1.50</ClockUncertainty>
                    <EstimatedClockPeriod>12.550</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>test.cpp:65</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>176</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>62</UTIL_BRAM>
                    <FF>21283</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>20</UTIL_FF>
                    <LUT>24311</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>45</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>blk_strm_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>nblk_strm_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>end_nblk_strm_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>blk_lane_0_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>blk_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>nblk_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>nblk_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>end_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>end_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>order_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>order_end_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>w_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>w_blk_last_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>msg_eos_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>hash_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ehash_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>w_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>w_blk_last_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>msg_eos_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>hash_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ehash_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_32</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mergeKipadStrm_U</Name>
            <ParentInst>msgHash_32_64_256_32_64_sha256_wrapper_U0</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mergeKipadLenStrm_U</Name>
            <ParentInst>msgHash_32_64_256_32_64_sha256_wrapper_U0</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>eMergeKipadLenStrm_U</Name>
            <ParentInst>msgHash_32_64_256_32_64_sha256_wrapper_U0</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>blk_strm_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>nblk_strm_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>end_nblk_strm_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>blk_lane_0_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>blk_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>nblk_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>nblk_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>end_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>end_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>order_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>order_end_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>w_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>w_blk_last_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>msg_eos_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>hash_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ehash_lane_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>w_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>w_blk_last_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>msg_eos_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>hash_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ehash_lane_1_U</Name>
            <ParentInst>grp_sha256_top_32_256_s_fu_30</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mergeKopadStrm_U</Name>
            <ParentInst>resHash_32_64_256_32_64_sha256_wrapper_U0</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mergeKopadLenStrm_U</Name>
            <ParentInst>resHash_32_64_256_32_64_sha256_wrapper_U0</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>eMergeKopadLenStrm_U</Name>
            <ParentInst>resHash_32_64_256_32_64_sha256_wrapper_U0</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>kipadStrm_U</Name>
            <ParentInst>grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>kopadStrm_U</Name>
            <ParentInst>grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>eKipadStrm_U</Name>
            <ParentInst>grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>kopad2Strm_U</Name>
            <ParentInst>grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>msgHashStrm_U</Name>
            <ParentInst>grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>eMsgHashStrm_U</Name>
            <ParentInst>grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export flow="impl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="keyStrm" index="0" direction="in" srcType="stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="keyStrm" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msgStrm" index="1" direction="in" srcType="stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="msgStrm" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lenStrm" index="2" direction="in" srcType="stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="lenStrm" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="eLenStrm" index="3" direction="in" srcType="stream&lt;bool, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="eLenStrm" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hshStrm" index="4" direction="out" srcType="stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="hshStrm" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="eHshStrm" index="5" direction="out" srcType="stream&lt;bool, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="eHshStrm" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="keyStrm" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="32" portPrefix="keyStrm_">
            <portMaps>
                <portMap portMapName="keyStrm_dout">RD_DATA</portMap>
                <portMap portMapName="keyStrm_empty_n">EMPTY_N</portMap>
                <portMap portMapName="keyStrm_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>keyStrm_dout</port>
                <port>keyStrm_empty_n</port>
                <port>keyStrm_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="keyStrm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="msgStrm" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="32" portPrefix="msgStrm_">
            <portMaps>
                <portMap portMapName="msgStrm_dout">RD_DATA</portMap>
                <portMap portMapName="msgStrm_empty_n">EMPTY_N</portMap>
                <portMap portMapName="msgStrm_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>msgStrm_dout</port>
                <port>msgStrm_empty_n</port>
                <port>msgStrm_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="msgStrm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lenStrm" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="64" portPrefix="lenStrm_">
            <portMaps>
                <portMap portMapName="lenStrm_dout">RD_DATA</portMap>
                <portMap portMapName="lenStrm_empty_n">EMPTY_N</portMap>
                <portMap portMapName="lenStrm_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>lenStrm_dout</port>
                <port>lenStrm_empty_n</port>
                <port>lenStrm_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lenStrm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="eLenStrm" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="1" portPrefix="eLenStrm_">
            <portMaps>
                <portMap portMapName="eLenStrm_dout">RD_DATA</portMap>
                <portMap portMapName="eLenStrm_empty_n">EMPTY_N</portMap>
                <portMap portMapName="eLenStrm_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>eLenStrm_dout</port>
                <port>eLenStrm_empty_n</port>
                <port>eLenStrm_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="eLenStrm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hshStrm" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="256" portPrefix="hshStrm_">
            <portMaps>
                <portMap portMapName="hshStrm_din">WR_DATA</portMap>
                <portMap portMapName="hshStrm_full_n">FULL_N</portMap>
                <portMap portMapName="hshStrm_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>hshStrm_din</port>
                <port>hshStrm_full_n</port>
                <port>hshStrm_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="hshStrm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="eHshStrm" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="1" portPrefix="eHshStrm_">
            <portMaps>
                <portMap portMapName="eHshStrm_din">WR_DATA</portMap>
                <portMap portMapName="eHshStrm_full_n">FULL_N</portMap>
                <portMap portMapName="eHshStrm_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>eHshStrm_din</port>
                <port>eHshStrm_full_n</port>
                <port>eHshStrm_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="eHshStrm"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="eHshStrm">out, 1</column>
                    <column name="eLenStrm">in, 1</column>
                    <column name="hshStrm">out, 256</column>
                    <column name="keyStrm">in, 32</column>
                    <column name="lenStrm">in, 64</column>
                    <column name="msgStrm">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="keyStrm">in, stream&lt;ap_uint&lt;32&gt; 0&gt;&amp;</column>
                    <column name="msgStrm">in, stream&lt;ap_uint&lt;32&gt; 0&gt;&amp;</column>
                    <column name="lenStrm">in, stream&lt;ap_uint&lt;64&gt; 0&gt;&amp;</column>
                    <column name="eLenStrm">in, stream&lt;bool 0&gt;&amp;</column>
                    <column name="hshStrm">out, stream&lt;ap_uint&lt;256&gt; 0&gt;&amp;</column>
                    <column name="eHshStrm">out, stream&lt;bool 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="keyStrm">keyStrm, interface</column>
                    <column name="msgStrm">msgStrm, interface</column>
                    <column name="lenStrm">lenStrm, interface</column>
                    <column name="eLenStrm">eLenStrm, interface</column>
                    <column name="hshStrm">hshStrm, interface</column>
                    <column name="eHshStrm">eHshStrm, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="../../../include/xf_security/hmac.hpp:58" status="valid" parentFunction="genpad" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../../include/xf_security/hmac.hpp:65" status="valid" parentFunction="genpad" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../include/xf_security/hmac.hpp:70" status="valid" parentFunction="genpad" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../include/xf_security/hmac.hpp:87" status="valid" parentFunction="kpadhash" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:90" status="valid" parentFunction="kpadhash" variable="" isDirective="0" options="variable = eKeyStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:91" status="warning" parentFunction="kpadhash" variable="" isDirective="0" options="variable = eKeyStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:93" status="valid" parentFunction="kpadhash" variable="" isDirective="0" options="variable = keyLenStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:94" status="warning" parentFunction="kpadhash" variable="" isDirective="0" options="variable = keyLenStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:96" status="valid" parentFunction="kpadhash" variable="" isDirective="0" options="variable = keyHashStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:97" status="warning" parentFunction="kpadhash" variable="" isDirective="0" options="variable = keyHashStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:99" status="valid" parentFunction="kpadhash" variable="" isDirective="0" options="variable = ekeyHashStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:100" status="warning" parentFunction="kpadhash" variable="" isDirective="0" options="variable = ekeyHashStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="../../../include/xf_security/hmac.hpp:121" status="valid" parentFunction="kpad" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../../include/xf_security/hmac.hpp:130" status="valid" parentFunction="kpad" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/xf_security/hmac.hpp:163" status="valid" parentFunction="mergekipad" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/xf_security/hmac.hpp:172" status="valid" parentFunction="mergekipad" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dataflow" location="../../../include/xf_security/hmac.hpp:188" status="valid" parentFunction="msghash" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:191" status="valid" parentFunction="msghash" variable="" isDirective="0" options="variable = mergeKipadStrm depth = 128"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:192" status="warning" parentFunction="msghash" variable="" isDirective="0" options="variable = mergeKipadStrm core = FIFO_BRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:194" status="valid" parentFunction="msghash" variable="" isDirective="0" options="variable = mergeKipadLenStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:195" status="warning" parentFunction="msghash" variable="" isDirective="0" options="variable = mergeKipadLenStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:197" status="valid" parentFunction="msghash" variable="" isDirective="0" options="variable = eMergeKipadLenStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:198" status="warning" parentFunction="msghash" variable="" isDirective="0" options="variable = eMergeKipadLenStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="../../../include/xf_security/hmac.hpp:221" status="valid" parentFunction="mergekopad" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/xf_security/hmac.hpp:227" status="valid" parentFunction="mergekopad" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dataflow" location="../../../include/xf_security/hmac.hpp:241" status="valid" parentFunction="reshash" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:244" status="valid" parentFunction="reshash" variable="" isDirective="0" options="variable = mergeKopadStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:245" status="warning" parentFunction="reshash" variable="" isDirective="0" options="variable = mergeKopadStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:247" status="valid" parentFunction="reshash" variable="" isDirective="0" options="variable = mergeKopadLenStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:248" status="warning" parentFunction="reshash" variable="" isDirective="0" options="variable = mergeKopadLenStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:250" status="valid" parentFunction="reshash" variable="" isDirective="0" options="variable = eMergeKopadLenStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:251" status="warning" parentFunction="reshash" variable="" isDirective="0" options="variable = eMergeKopadLenStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="dataflow" location="../../../include/xf_security/hmac.hpp:266" status="valid" parentFunction="hmacdataflow" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:268" status="valid" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = eKipadStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:269" status="warning" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = eKipadStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:272" status="valid" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = kipadStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:273" status="warning" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = kipadStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:275" status="valid" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = kopadStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:276" status="warning" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = kopadStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:278" status="valid" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = kopad2Strm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:279" status="warning" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = kopad2Strm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:282" status="valid" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = msgHashStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:283" status="warning" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = msgHashStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/hmac.hpp:285" status="valid" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = eMsgHashStrm depth = 4"/>
        <Pragma type="resource" location="../../../include/xf_security/hmac.hpp:286" status="warning" parentFunction="hmacdataflow" variable="" isDirective="0" options="variable = eMsgHashStrm core = FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="../../../include/xf_security/sha224_256.hpp:106" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="II = 16 rewind"/>
        <Pragma type="loop_tripcount" location="../../../include/xf_security/sha224_256.hpp:108" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="min = 0 max = 1"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:111" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b0.M complete"/>
        <Pragma type="unroll" location="../../../include/xf_security/sha224_256.hpp:115" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:139" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b.M complete"/>
        <Pragma type="unrolltrm" location="../../../include/xf_security/sha224_256.hpp:146" status="invalid" parentFunction="preprocessing" variable="" isDirective="0" options="">
            <Msg msg_id="207-5590" msg_severity="WARNING" msg_body="unknown HLS pragma ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:162" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b.M complete"/>
        <Pragma type="pipeline" location="../../../include/xf_security/sha224_256.hpp:166" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:216" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b.M complete"/>
        <Pragma type="unroll" location="../../../include/xf_security/sha224_256.hpp:220" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:261" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b1.M complete"/>
        <Pragma type="unroll" location="../../../include/xf_security/sha224_256.hpp:264" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/xf_security/sha224_256.hpp:312" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="II = 16 rewind"/>
        <Pragma type="loop_tripcount" location="../../../include/xf_security/sha224_256.hpp:314" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="min = 0 max = 1"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:317" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b0.M complete"/>
        <Pragma type="unroll" location="../../../include/xf_security/sha224_256.hpp:322" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:355" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b.M complete"/>
        <Pragma type="unroll" location="../../../include/xf_security/sha224_256.hpp:362" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:379" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b.M complete"/>
        <Pragma type="pipeline" location="../../../include/xf_security/sha224_256.hpp:383" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:483" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options="variable = b1.M complete"/>
        <Pragma type="unroll" location="../../../include/xf_security/sha224_256.hpp:486" status="valid" parentFunction="preprocessing" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/xf_security/sha224_256.hpp:521" status="valid" parentFunction="generatemsgschedule" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../include/xf_security/sha224_256.hpp:534" status="valid" parentFunction="generatemsgschedule" variable="" isDirective="0" options="min=1 max=1"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:536" status="valid" parentFunction="generatemsgschedule" variable="blk.M" isDirective="0" options="variable=blk.M complete"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:539" status="valid" parentFunction="generatemsgschedule" variable="W" isDirective="0" options="variable=W complete"/>
        <Pragma type="pipeline" location="../../../include/xf_security/sha224_256.hpp:543" status="valid" parentFunction="generatemsgschedule" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="inline" location="../../../include/xf_security/sha224_256.hpp:594" status="valid" parentFunction="sha256_iter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/xf_security/sha224_256.hpp:658" status="valid" parentFunction="sha256digest_onw" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:672" status="valid" parentFunction="sha256digest_onw" variable="K" isDirective="0" options="variable=K complete"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:679" status="valid" parentFunction="sha256digest_onw" variable="H" isDirective="0" options="variable=H complete"/>
        <Pragma type="pipeline" location="../../../include/xf_security/sha224_256.hpp:697" status="valid" parentFunction="sha256digest_onw" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="../../../include/xf_security/sha224_256.hpp:712" status="valid" parentFunction="sha256digest_onw" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../include/xf_security/sha224_256.hpp:726" status="valid" parentFunction="sha256digest_onw" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/xf_security/sha224_256.hpp:753" status="valid" parentFunction="sha256_dispatch" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../include/xf_security/sha224_256.hpp:754" status="warning" parentFunction="sha256_dispatch" variable="" isDirective="0" options="II=1 rewind">
            <Msg msg_id="207-1561" msg_severity="WARNING" msg_body="'rewind' option is for 'loop pipeline' only - ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:755" status="valid" parentFunction="sha256_dispatch" variable="blk_out" isDirective="0" options="variable=blk_out complete"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:756" status="valid" parentFunction="sha256_dispatch" variable="nblk_out" isDirective="0" options="variable=nblk_out complete"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:757" status="valid" parentFunction="sha256_dispatch" variable="end_out" isDirective="0" options="variable=end_out complete"/>
        <Pragma type="pipeline" location="../../../include/xf_security/sha224_256.hpp:771" status="valid" parentFunction="sha256_dispatch" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="../../../include/xf_security/sha224_256.hpp:784" status="valid" parentFunction="sha256_dispatch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/xf_security/sha224_256.hpp:798" status="valid" parentFunction="sha256_collect" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../include/xf_security/sha224_256.hpp:799" status="warning" parentFunction="sha256_collect" variable="" isDirective="0" options="II=1 rewind">
            <Msg msg_id="207-1561" msg_severity="WARNING" msg_body="'rewind' option is for 'loop pipeline' only - ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:800" status="valid" parentFunction="sha256_collect" variable="hash_in" isDirective="0" options="variable=hash_in complete"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:801" status="valid" parentFunction="sha256_collect" variable="end_in" isDirective="0" options="variable=end_in complete"/>
        <Pragma type="unroll" location="../../../include/xf_security/sha224_256.hpp:817" status="valid" parentFunction="sha256_collect" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../include/xf_security/sha224_256.hpp:838" status="warning" parentFunction="sha256_top" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:845" status="valid" parentFunction="sha256_top" variable="blk_strm" isDirective="0" options="variable=blk_strm depth=64"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:846" status="valid" parentFunction="sha256_top" variable="nblk_strm" isDirective="0" options="variable=nblk_strm depth=32"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:847" status="valid" parentFunction="sha256_top" variable="end_nblk_strm" isDirective="0" options="variable=end_nblk_strm depth=32"/>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:852" status="warning" parentFunction="sha256_top" variable="blk_strm" isDirective="0" options="variable=blk_strm core=FIFO_BRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="bind_storage" location="../../../include/xf_security/sha224_256.hpp:853" status="valid" parentFunction="sha256_top" variable="blk_strm" isDirective="0" options="variable=blk_strm type=fifo impl=bram"/>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:855" status="warning" parentFunction="sha256_top" variable="nblk_strm" isDirective="0" options="variable=nblk_strm core=FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:856" status="warning" parentFunction="sha256_top" variable="end_nblk_strm" isDirective="0" options="variable=end_nblk_strm core=FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:865" status="valid" parentFunction="sha256_top" variable="blk_lane" isDirective="0" options="variable=blk_lane complete"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:866" status="valid" parentFunction="sha256_top" variable="nblk_lane" isDirective="0" options="variable=nblk_lane complete"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:867" status="valid" parentFunction="sha256_top" variable="end_lane" isDirective="0" options="variable=end_lane complete"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:870" status="valid" parentFunction="sha256_top" variable="blk_lane[0]" isDirective="0" options="variable=blk_lane[0] depth=64"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:871" status="valid" parentFunction="sha256_top" variable="nblk_lane[0]" isDirective="0" options="variable=nblk_lane[0] depth=32"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:872" status="valid" parentFunction="sha256_top" variable="end_lane[0]" isDirective="0" options="variable=end_lane[0] depth=32"/>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:877" status="warning" parentFunction="sha256_top" variable="blk_lane[0]" isDirective="0" options="variable=blk_lane[0] core=FIFO_BRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="bind_storage" location="../../../include/xf_security/sha224_256.hpp:878" status="valid" parentFunction="sha256_top" variable="blk_lane[0]" isDirective="0" options="variable=blk_lane[0] type=fifo impl=bram"/>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:879" status="warning" parentFunction="sha256_top" variable="nblk_lane[0]" isDirective="0" options="variable=nblk_lane[0] core=FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:880" status="warning" parentFunction="sha256_top" variable="end_lane[0]" isDirective="0" options="variable=end_lane[0] core=FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:883" status="valid" parentFunction="sha256_top" variable="blk_lane[1]" isDirective="0" options="variable=blk_lane[1] depth=64"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:884" status="valid" parentFunction="sha256_top" variable="nblk_lane[1]" isDirective="0" options="variable=nblk_lane[1] depth=32"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:885" status="valid" parentFunction="sha256_top" variable="end_lane[1]" isDirective="0" options="variable=end_lane[1] depth=32"/>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:889" status="warning" parentFunction="sha256_top" variable="blk_lane[1]" isDirective="0" options="variable=blk_lane[1] core=FIFO_BRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="bind_storage" location="../../../include/xf_security/sha224_256.hpp:890" status="valid" parentFunction="sha256_top" variable="blk_lane[1]" isDirective="0" options="variable=blk_lane[1] type=fifo impl=bram"/>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:891" status="warning" parentFunction="sha256_top" variable="nblk_lane[1]" isDirective="0" options="variable=nblk_lane[1] core=FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:892" status="warning" parentFunction="sha256_top" variable="end_lane[1]" isDirective="0" options="variable=end_lane[1] core=FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:914" status="valid" parentFunction="sha256_top" variable="order_lane" isDirective="0" options="variable=order_lane depth=32"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:915" status="valid" parentFunction="sha256_top" variable="order_end" isDirective="0" options="variable=order_end depth=8"/>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:916" status="warning" parentFunction="sha256_top" variable="order_lane" isDirective="0" options="variable=order_lane core=FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:917" status="warning" parentFunction="sha256_top" variable="order_end" isDirective="0" options="variable=order_end core=FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:930" status="valid" parentFunction="sha256_top" variable="w_lane" isDirective="0" options="variable=w_lane complete"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:931" status="valid" parentFunction="sha256_top" variable="w_blk_last_lane" isDirective="0" options="variable=w_blk_last_lane complete"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:932" status="valid" parentFunction="sha256_top" variable="msg_eos_lane" isDirective="0" options="variable=msg_eos_lane complete"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:933" status="valid" parentFunction="sha256_top" variable="hash_lane" isDirective="0" options="variable=hash_lane complete"/>
        <Pragma type="array_partition" location="../../../include/xf_security/sha224_256.hpp:934" status="valid" parentFunction="sha256_top" variable="ehash_lane" isDirective="0" options="variable=ehash_lane complete"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:938" status="valid" parentFunction="sha256_top" variable="w_lane[0]" isDirective="0" options="variable=w_lane[0] depth=128"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:939" status="valid" parentFunction="sha256_top" variable="w_blk_last_lane[0]" isDirective="0" options="variable=w_blk_last_lane[0] depth=32"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:940" status="valid" parentFunction="sha256_top" variable="msg_eos_lane[0]" isDirective="0" options="variable=msg_eos_lane[0] depth=16"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:941" status="valid" parentFunction="sha256_top" variable="hash_lane[0]" isDirective="0" options="variable=hash_lane[0] depth=32"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:942" status="valid" parentFunction="sha256_top" variable="ehash_lane[0]" isDirective="0" options="variable=ehash_lane[0] depth=8"/>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:944" status="warning" parentFunction="sha256_top" variable="w_lane[0]" isDirective="0" options="variable=w_lane[0] core=FIFO_SRL">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:945" status="warning" parentFunction="sha256_top" variable="w_blk_last_lane[0]" isDirective="0" options="variable=w_blk_last_lane[0] core=FIFO_SRL">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:946" status="warning" parentFunction="sha256_top" variable="msg_eos_lane[0]" isDirective="0" options="variable=msg_eos_lane[0] core=FIFO_SRL">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:947" status="warning" parentFunction="sha256_top" variable="hash_lane[0]" isDirective="0" options="variable=hash_lane[0] core=FIFO_SRL">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:948" status="warning" parentFunction="sha256_top" variable="ehash_lane[0]" isDirective="0" options="variable=ehash_lane[0] core=FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:951" status="valid" parentFunction="sha256_top" variable="w_lane[1]" isDirective="0" options="variable=w_lane[1] depth=128"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:952" status="valid" parentFunction="sha256_top" variable="w_blk_last_lane[1]" isDirective="0" options="variable=w_blk_last_lane[1] depth=32"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:953" status="valid" parentFunction="sha256_top" variable="msg_eos_lane[1]" isDirective="0" options="variable=msg_eos_lane[1] depth=16"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:954" status="valid" parentFunction="sha256_top" variable="hash_lane[1]" isDirective="0" options="variable=hash_lane[1] depth=32"/>
        <Pragma type="stream" location="../../../include/xf_security/sha224_256.hpp:955" status="valid" parentFunction="sha256_top" variable="ehash_lane[1]" isDirective="0" options="variable=ehash_lane[1] depth=8"/>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:957" status="warning" parentFunction="sha256_top" variable="w_lane[1]" isDirective="0" options="variable=w_lane[1] core=FIFO_SRL">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:958" status="warning" parentFunction="sha256_top" variable="w_blk_last_lane[1]" isDirective="0" options="variable=w_blk_last_lane[1] core=FIFO_SRL">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:959" status="warning" parentFunction="sha256_top" variable="msg_eos_lane[1]" isDirective="0" options="variable=msg_eos_lane[1] core=FIFO_SRL">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:960" status="warning" parentFunction="sha256_top" variable="hash_lane[1]" isDirective="0" options="variable=hash_lane[1] core=FIFO_SRL">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../include/xf_security/sha224_256.hpp:961" status="warning" parentFunction="sha256_top" variable="ehash_lane[1]" isDirective="0" options="variable=ehash_lane[1] core=FIFO_LUTRAM">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="unroll" location="../../../include/xf_security/sha224_256.hpp:992" status="valid" parentFunction="sha256_top" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="test.cpp:214" status="valid" parentFunction="main" variable="" isDirective="0" options="variable = keyStrm depth = 128"/>
        <Pragma type="stream" location="test.cpp:216" status="valid" parentFunction="main" variable="" isDirective="0" options="variable = lenKeyStrm depth = 128"/>
        <Pragma type="stream" location="test.cpp:218" status="valid" parentFunction="main" variable="" isDirective="0" options="variable = msgStrm depth = 128"/>
        <Pragma type="stream" location="test.cpp:220" status="valid" parentFunction="main" variable="" isDirective="0" options="variable = lenMsgStrm depth = 128"/>
        <Pragma type="stream" location="test.cpp:222" status="valid" parentFunction="main" variable="" isDirective="0" options="variable = endLenStrm depth = 128"/>
        <Pragma type="stream" location="test.cpp:224" status="valid" parentFunction="main" variable="" isDirective="0" options="variable = hshStrm depth = 128"/>
        <Pragma type="stream" location="test.cpp:226" status="valid" parentFunction="main" variable="" isDirective="0" options="variable = endHshStrm depth = 128"/>
    </PragmaReport>
</profile>

