#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=[0131] In an embodiment, the thick-film paste may include lead-tellurium-boron-oxide in an amount of 0.5 to 15%, 0.5 to 7%, or 1 to 3% by weight based on solids.
#Text=[0132] In one embodiment, a semiconductor device is manufactured from an article comprising a junction-bearing semiconductor substrate and a silicon nitride insulating film formed on a main surface thereof.
1-1	0-1	[	_	_	
1-2	1-5	0131	_	_	
1-3	5-6	]	_	_	
1-4	7-9	In	_	_	
1-5	10-12	an	_	_	
1-6	13-23	embodiment	_	_	
1-7	23-24	,	_	_	
1-8	25-28	the	_	_	
1-9	29-39	thick-film	_	_	
1-10	40-45	paste	_	_	
1-11	46-49	may	_	_	
1-12	50-57	include	_	_	
1-13	58-84	lead-tellurium-boron-oxide	_	_	
1-14	85-87	in	_	_	
1-15	88-90	an	_	_	
1-16	91-97	amount	_	_	
1-17	98-100	of	_	_	
1-18	101-104	0.5	_	_	
1-19	105-107	to	_	_	
1-20	108-111	15%	_	_	
1-21	111-112	,	_	_	
1-22	113-116	0.5	_	_	
1-23	117-119	to	_	_	
1-24	120-122	7%	_	_	
1-25	122-123	,	_	_	
1-26	124-126	or	_	_	
1-27	127-128	1	_	_	
1-28	129-131	to	_	_	
1-29	132-134	3%	_	_	
1-30	135-137	by	_	_	
1-31	138-144	weight	_	_	
1-32	145-150	based	_	_	
1-33	151-153	on	_	_	
1-34	154-160	solids	_	_	
1-35	160-161	.	_	_	
1-36	162-163	[	_	_	
1-37	163-167	0132	_	_	
1-38	167-168	]	_	_	
1-39	169-171	In	_	_	
1-40	172-175	one	_	_	
1-41	176-186	embodiment	_	_	
1-42	186-187	,	_	_	
1-43	188-189	a	_	_	
1-44	190-203	semiconductor	_	_	
1-45	204-210	device	_	_	
1-46	211-213	is	_	_	
1-47	214-226	manufactured	_	_	
1-48	227-231	from	_	_	
1-49	232-234	an	_	_	
1-50	235-242	article	_	_	
1-51	243-253	comprising	_	_	
1-52	254-255	a	_	_	
1-53	256-272	junction-bearing	_	_	
1-54	273-286	semiconductor	_	_	
1-55	287-296	substrate	_	_	
1-56	297-300	and	_	_	
1-57	301-302	a	_	_	
1-58	303-310	silicon	_	_	
1-59	311-318	nitride	_	_	
1-60	319-329	insulating	_	_	
1-61	330-334	film	_	_	
1-62	335-341	formed	_	_	
1-63	342-344	on	_	_	
1-64	345-346	a	_	_	
1-65	347-351	main	_	_	
1-66	352-359	surface	_	_	
1-67	360-367	thereof	_	_	
1-68	367-368	.	_	_	

#Text=The process includes the steps of applying (for example, coating or screen-printing) onto the insulating film, in a predetermined shape and thickness and at a predetermined position, the thick-film paste composition having the ability to penetrate the insulating layer, then firing so that thick-film paste composition reacts with the insulating film and penetrates the insulating film, thereby effecting electrical contact with the silicon substrate.
#Text=[0133] One embodiment of this process is illustrated in FIG. 1.
#Text=[0134] FIG. 1(a) shows a single-crystal silicon or multi-crystalline silicon p-type substrate 10.
#Text=[0135] In FIG. 1(b), an n-type diffusion layer 20 of the reverse polarity is formed to create a p-n junction.
2-1	369-372	The	*[1]	2-79[2_1]	
2-2	373-380	process	*[1]	_	
2-3	381-389	includes	*[1]	_	
2-4	390-393	the	*[1]	_	
2-5	394-399	steps	*[1]	_	
2-6	400-402	of	*[1]	_	
2-7	403-411	applying	*[1]	_	
2-8	412-413	(	*[1]	_	
2-9	413-416	for	*[1]	_	
2-10	417-424	example	*[1]	_	
2-11	424-425	,	*[1]	_	
2-12	426-433	coating	*[1]	_	
2-13	434-436	or	*[1]	_	
2-14	437-452	screen-printing	*[1]	_	
2-15	452-453	)	*[1]	_	
2-16	454-458	onto	*[1]	_	
2-17	459-462	the	*[1]	_	
2-18	463-473	insulating	*[1]	_	
2-19	474-478	film	*[1]	_	
2-20	478-479	,	*[1]	_	
2-21	480-482	in	*[1]	_	
2-22	483-484	a	*[1]	_	
2-23	485-498	predetermined	*[1]	_	
2-24	499-504	shape	*[1]	_	
2-25	505-508	and	*[1]	_	
2-26	509-518	thickness	*[1]	_	
2-27	519-522	and	*[1]	_	
2-28	523-525	at	*[1]	_	
2-29	526-527	a	*[1]	_	
2-30	528-541	predetermined	*[1]	_	
2-31	542-550	position	*[1]	_	
2-32	550-551	,	*[1]	_	
2-33	552-555	the	*[1]	_	
2-34	556-566	thick-film	*[1]	_	
2-35	567-572	paste	*[1]	_	
2-36	573-584	composition	*[1]	_	
2-37	585-591	having	*[1]	_	
2-38	592-595	the	*[1]	_	
2-39	596-603	ability	*[1]	_	
2-40	604-606	to	*[1]	_	
2-41	607-616	penetrate	*[1]	_	
2-42	617-620	the	*[1]	_	
2-43	621-631	insulating	*[1]	_	
2-44	632-637	layer	*[1]	_	
2-45	637-638	,	*[1]	_	
2-46	639-643	then	*[1]	_	
2-47	644-650	firing	*[1]	_	
2-48	651-653	so	*[1]	_	
2-49	654-658	that	*[1]	_	
2-50	659-669	thick-film	*[1]	_	
2-51	670-675	paste	*[1]	_	
2-52	676-687	composition	*[1]	_	
2-53	688-694	reacts	*[1]	_	
2-54	695-699	with	*[1]	_	
2-55	700-703	the	*[1]	_	
2-56	704-714	insulating	*[1]	_	
2-57	715-719	film	*[1]	_	
2-58	720-723	and	*[1]	_	
2-59	724-734	penetrates	*[1]	_	
2-60	735-738	the	*[1]	_	
2-61	739-749	insulating	*[1]	_	
2-62	750-754	film	*[1]	_	
2-63	754-755	,	*[1]	_	
2-64	756-763	thereby	*[1]	_	
2-65	764-773	effecting	*[1]	_	
2-66	774-784	electrical	*[1]	_	
2-67	785-792	contact	*[1]	_	
2-68	793-797	with	*[1]	_	
2-69	798-801	the	*[1]	_	
2-70	802-809	silicon	*[1]	_	
2-71	810-819	substrate	*[1]	_	
2-72	819-820	.	*[1]	_	
2-73	821-822	[	_	_	
2-74	822-826	0133	_	_	
2-75	826-827	]	_	_	
2-76	828-831	One	_	_	
2-77	832-842	embodiment	_	_	
2-78	843-845	of	_	_	
2-79	846-850	this	*[2]	_	
2-80	851-858	process	*[2]	_	
2-81	859-861	is	_	_	
2-82	862-873	illustrated	_	_	
2-83	874-876	in	_	_	
2-84	877-880	FIG	_	_	
2-85	880-881	.	_	_	
2-86	882-883	1	_	_	
2-87	883-884	.	_	_	
2-88	885-886	[	_	_	
2-89	886-890	0134	_	_	
2-90	890-891	]	_	_	
2-91	892-895	FIG	_	_	
2-92	895-896	.	_	_	
2-93	897-898	1	_	_	
2-94	898-899	(	_	_	
2-95	899-900	a	_	_	
2-96	900-901	)	_	_	
2-97	902-907	shows	_	_	
2-98	908-909	a	_	_	
2-99	910-924	single-crystal	_	_	
2-100	925-932	silicon	_	_	
2-101	933-935	or	_	_	
2-102	936-953	multi-crystalline	_	_	
2-103	954-961	silicon	_	_	
2-104	962-968	p-type	_	_	
2-105	969-978	substrate	_	_	
2-106	979-981	10	_	_	
2-107	981-982	.	_	_	
2-108	983-984	[	_	_	
2-109	984-988	0135	_	_	
2-110	988-989	]	_	_	
2-111	990-992	In	_	_	
2-112	993-996	FIG	_	_	
2-113	996-997	.	_	_	
2-114	998-999	1	_	_	
2-115	999-1000	(	_	_	
2-116	1000-1001	b	_	_	
2-117	1001-1002	)	_	_	
2-118	1002-1003	,	_	_	
2-119	1004-1006	an	_	_	
2-120	1007-1013	n-type	_	_	
2-121	1014-1023	diffusion	_	_	
2-122	1024-1029	layer	_	_	
2-123	1030-1032	20	_	_	
2-124	1033-1035	of	_	_	
2-125	1036-1039	the	_	_	
2-126	1040-1047	reverse	_	_	
2-127	1048-1056	polarity	_	_	
2-128	1057-1059	is	_	_	
2-129	1060-1066	formed	_	_	
2-130	1067-1069	to	_	_	
2-131	1070-1076	create	_	_	
2-132	1077-1078	a	_	_	
2-133	1079-1082	p-n	_	_	
2-134	1083-1091	junction	_	_	
2-135	1091-1092	.	_	_	

#Text=The n-type diffusion layer 20 can be formed by thermal diffusion of phosphorus (P) using phosphorus oxychloride (POCl.sub.3) as the phosphorus source.
3-1	1093-1096	The	_	_	
3-2	1097-1103	n-type	_	_	
3-3	1104-1113	diffusion	_	_	
3-4	1114-1119	layer	_	_	
3-5	1120-1122	20	_	_	
3-6	1123-1126	can	_	_	
3-7	1127-1129	be	_	_	
3-8	1130-1136	formed	_	_	
3-9	1137-1139	by	_	_	
3-10	1140-1147	thermal	_	_	
3-11	1148-1157	diffusion	_	_	
3-12	1158-1160	of	_	_	
3-13	1161-1171	phosphorus	_	_	
3-14	1172-1173	(	_	_	
3-15	1173-1174	P	_	_	
3-16	1174-1175	)	_	_	
3-17	1176-1181	using	_	_	
3-18	1182-1192	phosphorus	_	_	
3-19	1193-1204	oxychloride	_	_	
3-20	1205-1206	(	_	_	
3-21	1206-1214	POCl.sub	_	_	
3-22	1214-1216	.3	_	_	
3-23	1216-1217	)	_	_	
3-24	1218-1220	as	_	_	
3-25	1221-1224	the	_	_	
3-26	1225-1235	phosphorus	_	_	
3-27	1236-1242	source	_	_	
3-28	1242-1243	.	_	_	

#Text=In the absence of any particular modifications, the n-type diffusion layer 20 is formed over the entire surface of the silicon p-type substrate.
4-1	1244-1246	In	_	_	
4-2	1247-1250	the	_	_	
4-3	1251-1258	absence	_	_	
4-4	1259-1261	of	_	_	
4-5	1262-1265	any	_	_	
4-6	1266-1276	particular	_	_	
4-7	1277-1290	modifications	_	_	
4-8	1290-1291	,	_	_	
4-9	1292-1295	the	_	_	
4-10	1296-1302	n-type	_	_	
4-11	1303-1312	diffusion	_	_	
4-12	1313-1318	layer	_	_	
4-13	1319-1321	20	_	_	
4-14	1322-1324	is	_	_	
4-15	1325-1331	formed	_	_	
4-16	1332-1336	over	_	_	
4-17	1337-1340	the	_	_	
4-18	1341-1347	entire	_	_	
4-19	1348-1355	surface	_	_	
4-20	1356-1358	of	_	_	
4-21	1359-1362	the	_	_	
4-22	1363-1370	silicon	_	_	
4-23	1371-1377	p-type	_	_	
4-24	1378-1387	substrate	_	_	
4-25	1387-1388	.	_	_	

#Text=The depth of the diffusion layer can be varied by controlling the diffusion temperature and time, and is generally formed in a thickness range of about 0.3 to 0.5 microns.
5-1	1389-1392	The	_	_	
5-2	1393-1398	depth	_	_	
5-3	1399-1401	of	_	_	
5-4	1402-1405	the	_	_	
5-5	1406-1415	diffusion	_	_	
5-6	1416-1421	layer	_	_	
5-7	1422-1425	can	_	_	
5-8	1426-1428	be	_	_	
5-9	1429-1435	varied	_	_	
5-10	1436-1438	by	_	_	
5-11	1439-1450	controlling	_	_	
5-12	1451-1454	the	_	_	
5-13	1455-1464	diffusion	_	_	
5-14	1465-1476	temperature	_	_	
5-15	1477-1480	and	_	_	
5-16	1481-1485	time	_	_	
5-17	1485-1486	,	_	_	
5-18	1487-1490	and	_	_	
5-19	1491-1493	is	_	_	
5-20	1494-1503	generally	_	_	
5-21	1504-1510	formed	_	_	
5-22	1511-1513	in	_	_	
5-23	1514-1515	a	_	_	
5-24	1516-1525	thickness	_	_	
5-25	1526-1531	range	_	_	
5-26	1532-1534	of	_	_	
5-27	1535-1540	about	_	_	
5-28	1541-1544	0.3	_	_	
5-29	1545-1547	to	_	_	
5-30	1548-1551	0.5	_	_	
5-31	1552-1559	microns	_	_	
5-32	1559-1560	.	_	_	

#Text=The n-type diffusion layer may have a sheet resistivity of several tens of ohms per square up to about 120 ohms per square.
6-1	1561-1564	The	_	_	
6-2	1565-1571	n-type	_	_	
6-3	1572-1581	diffusion	_	_	
6-4	1582-1587	layer	_	_	
6-5	1588-1591	may	_	_	
6-6	1592-1596	have	_	_	
6-7	1597-1598	a	_	_	
6-8	1599-1604	sheet	_	_	
6-9	1605-1616	resistivity	_	_	
6-10	1617-1619	of	_	_	
6-11	1620-1627	several	_	_	
6-12	1628-1632	tens	_	_	
6-13	1633-1635	of	_	_	
6-14	1636-1640	ohms	_	_	
6-15	1641-1644	per	_	_	
6-16	1645-1651	square	_	_	
6-17	1652-1654	up	_	_	
6-18	1655-1657	to	_	_	
6-19	1658-1663	about	_	_	
6-20	1664-1667	120	_	_	
6-21	1668-1672	ohms	_	_	
6-22	1673-1676	per	_	_	
6-23	1677-1683	square	_	_	
6-24	1683-1684	.	_	_	
