<stg><name>cmul</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:0 %w_imag_val_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %w_imag_val

]]></Node>
<StgValue><ssdm name="w_imag_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1 %w_real_val_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %w_real_val

]]></Node>
<StgValue><ssdm name="w_real_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %x_imag_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_imag_val

]]></Node>
<StgValue><ssdm name="x_imag_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %x_real_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_real_val

]]></Node>
<StgValue><ssdm name="x_real_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="28" op_0_bw="14">
<![CDATA[
entry:4 %sext_ln10 = sext i14 %w_real_val_read

]]></Node>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="28" op_0_bw="16">
<![CDATA[
entry:5 %sext_ln10_4 = sext i16 %x_real_val_read

]]></Node>
<StgValue><ssdm name="sext_ln10_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="28" op_0_bw="14">
<![CDATA[
entry:6 %sext_ln10_5 = sext i14 %w_imag_val_read

]]></Node>
<StgValue><ssdm name="sext_ln10_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="28" op_0_bw="16">
<![CDATA[
entry:7 %sext_ln10_6 = sext i16 %x_imag_val_read

]]></Node>
<StgValue><ssdm name="sext_ln10_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:8 %mul_ln10 = mul i28 %sext_ln10, i28 %sext_ln10_4

]]></Node>
<StgValue><ssdm name="mul_ln10"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:9 %mul_ln10_2 = mul i28 %sext_ln10_5, i28 %sext_ln10_6

]]></Node>
<StgValue><ssdm name="mul_ln10_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:12 %mul_ln11 = mul i28 %sext_ln10_5, i28 %sext_ln10_4

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:13 %mul_ln11_2 = mul i28 %sext_ln10, i28 %sext_ln10_6

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:9 %mul_ln10_2 = mul i28 %sext_ln10_5, i28 %sext_ln10_6

]]></Node>
<StgValue><ssdm name="mul_ln10_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:13 %mul_ln11_2 = mul i28 %sext_ln10, i28 %sext_ln10_6

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:9 %mul_ln10_2 = mul i28 %sext_ln10_5, i28 %sext_ln10_6

]]></Node>
<StgValue><ssdm name="mul_ln10_2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:10 %sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_2

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:13 %mul_ln11_2 = mul i28 %sext_ln10, i28 %sext_ln10_6

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:14 %add_ln11 = add i28 %mul_ln11, i28 %mul_ln11_2

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:10 %sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_2

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:14 %add_ln11 = add i28 %mul_ln11, i28 %mul_ln11_2

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry:16 %mrv = insertvalue i32 <undef>, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry:17 %mrv_1 = insertvalue i32 %mrv, i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32">
<![CDATA[
entry:18 %ret_ln12 = ret i32 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
