+---------------------------------------------------------------------+
|  Log file: pa.results.log                                           |
|  Compiler version: 9.7.0                                            |
|  Created on: Mon Mar  6 11:49:48 2023                               |
|  Run ID: 951e9c1727bad8a6                                           |
+---------------------------------------------------------------------+

Allocation state: Final Allocation
------------------------------------------------------------------------------
|       PHV Group        | Containers Used |   Bits Used   | Bits Available |
| (container bit widths) |     (% used)    |    (% used)   |                |
------------------------------------------------------------------------------
|         0 (32)         |   10 (62.50%)   |  320 (62.50%) |      512       |
|         1 (32)         |   12 (75.00%)   |  371 (72.46%) |      512       |
|         2 (32)         |    0 (0.00%)    |   0 (0.00%)   |      512       |
|         3 (32)         |    0 (0.00%)    |   0 (0.00%)   |      512       |
|    Total for 32 bit    |   22 (34.38%)   |  691 (33.74%) |      2048      |
|                        |                 |               |                |
|         4 (8)          |    6 (37.50%)   |  39 (30.47%)  |      128       |
|         5 (8)          |    3 (18.75%)   |   10 (7.81%)  |      128       |
|         6 (8)          |    0 (0.00%)    |   0 (0.00%)   |      128       |
|         7 (8)          |    0 (0.00%)    |   0 (0.00%)   |      128       |
|    Total for 8 bit     |    9 (14.06%)   |   49 (9.57%)  |      512       |
|                        |                 |               |                |
|         8 (16)         |    4 (25.00%)   |  57 (22.27%)  |      256       |
|         9 (16)         |    2 (12.50%)   |   25 (9.77%)  |      256       |
|        10 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|        11 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|        12 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|        13 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|    Total for 16 bit    |    6 (6.25%)    |   82 (5.34%)  |      1536      |
|                        |                 |               |                |
|       14 (32) T        |   16 (100.00%)  | 512 (100.00%) |      512       |
|       15 (32) T        |    0 (0.00%)    |   0 (0.00%)   |      512       |
|    Total for 32 bit    |   16 (50.00%)   |  512 (50.00%) |      1024      |
|                        |                 |               |                |
|        16 (8) T        |   12 (75.00%)   |  96 (75.00%)  |      128       |
|        17 (8) T        |    0 (0.00%)    |   0 (0.00%)   |      128       |
|    Total for 8 bit     |   12 (37.50%)   |  96 (37.50%)  |      256       |
|                        |                 |               |                |
|       18 (16) T        |   16 (100.00%)  | 256 (100.00%) |      256       |
|       19 (16) T        |    6 (37.50%)   |  96 (37.50%)  |      256       |
|       20 (16) T        |    0 (0.00%)    |   0 (0.00%)   |      256       |
|    Total for 16 bit    |   22 (45.83%)   |  352 (45.83%) |      768       |
|                        |                 |               |                |
|       MAU total        |   37 (16.52%)   |  822 (20.07%) |      4096      |
|     Tagalong total     |   50 (44.64%)   |  960 (46.88%) |      2048      |
|     Overall total      |   87 (25.89%)   | 1782 (29.00%) |      6144      |
------------------------------------------------------------------------------

--------------------------------------------
PHV Allocation
--------------------------------------------

Allocations in Group 0 32 bits
  32-bit PHV 0 (ingress): phv0[31:0] = ig_intr_md_from_prsr.global_tstamp[31:0]
  32-bit PHV 1 (ingress): phv1[31:0] = hdr.p4_header.tstamp_ig[31:0] (deparsed)
  32-bit PHV 2 (ingress): phv2[31:25] = hdr.p4_header.pad2[6:0] (deparsed)
  32-bit PHV 2 (ingress): phv2[24:16] = hdr.p4_header.egress_port[8:0] (deparsed)
  32-bit PHV 2 (ingress): phv2[15:0] = hdr.p4_header.drop_prob[15:0] (deparsed)
  32-bit PHV 3 (ingress): phv3[31:0] = hdr.p4_header.aver_qdepth[31:0] (deparsed)
  32-bit PHV 4 (ingress): phv4[31:0] = hdr.p4_header.seq_ig[31:0] (deparsed)
  32-bit PHV 5 (ingress): phv5[31:0] = hdr.p4_header.qdelta[31:0] (deparsed)
  32-bit PHV 6 (ingress): phv6[31:0] = hdr.p4_header.seq_recirc[31:0] (deparsed)
  32-bit PHV 7 (ingress): phv7[31:0] = hdr.p4_header.seq_eg[31:0] (deparsed)
  32-bit PHV 8 (ingress): phv8[31:0] = hdr.p4_header.enq_qdepth[31:0] (deparsed)
  32-bit PHV 9 (ingress): phv9[31:0] = hdr.p4_header.tstamp_eg[31:0] (deparsed)
  >> 10 in ingress and 0 in egress

Allocations in Group 1 32 bits
  32-bit PHV 16 (egress): phv16[31:0] = meta.sum_qdepth[31:0]
  32-bit PHV 16 (egress): phv16[7:7] = meta.drop_recirc[0:0]
  32-bit PHV 16 (egress): phv16[6:0] = meta.qdepth_for_match[15:9]
  32-bit PHV 17 (egress): phv17[31:0] = meta.num_writer[31:0]
  32-bit PHV 17 (egress): phv17[31:0] = meta.aver_qdepth[31:0]
  32-bit PHV 18 (egress): phv18[31:0] = meta.weighted_qdepth[31:0]
  32-bit PHV 18 (egress): phv18[17:0] = eg_intr_md.deq_timedelta[17:0]
  32-bit PHV 19 (egress): phv19[31:0] = hdr.p4_header.aver_qdepth[31:0] (deparsed)
  32-bit PHV 20 (egress): phv20[31:0] = hdr.p4_header.qdelta[31:0] (deparsed)
  32-bit PHV 21 (egress): phv21[18:0] = eg_intr_md.enq_qdepth[18:0]
  32-bit PHV 21 (egress): phv21[8:0] = meta.qdepth_for_match[8:0]
  32-bit PHV 22 (egress): phv22[31:0] = hdr.p4_header.enq_qdepth[31:0] (deparsed)
  32-bit PHV 23 (egress): phv23[31:0] = eg_intr_md_from_prsr.global_tstamp[31:0]
  32-bit PHV 24 (egress): phv24[31:0] = hdr.p4_header.tstamp_eg[31:0] (deparsed)
  32-bit PHV 25 (egress): phv25[31:25] = hdr.p4_header.pad2[6:0] (deparsed)
  32-bit PHV 25 (egress): phv25[24:16] = hdr.p4_header.egress_port[8:0] (deparsed)
  32-bit PHV 25 (egress): phv25[15:0] = hdr.p4_header.drop_prob[15:0] (deparsed)
  32-bit PHV 26 (egress): phv26[31:0] = hdr.p4_header.seq_eg[31:0] (deparsed)
  32-bit PHV 27 (egress): phv27[31:0] = hdr.ethernet.dst_addr[31:0] (deparsed)
  >> 0 in ingress and 12 in egress

Allocations in Group 4 8 bits
  8-bit PHV 64 (ingress): phv64[7:0] = hdr.p4_header.color[7:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[4:3] = meta.rndnum[9:8]
  8-bit PHV 65 (ingress): phv65[2:0] = ig_intr_md_for_dprsr.drop_ctl[2:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[7:5] = hdr.p4_header.pad1[2:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[4:0] = hdr.p4_header.qid[4:0] (deparsed)
  8-bit PHV 67 (ingress): phv67[4:0] = ig_intr_md_for_tm.qid[4:0]
  8-bit PHV 68 (ingress): phv68[4:4] = hdr.udp.$valid[0:0] (deparsed)
  8-bit PHV 68 (ingress): phv68[3:3] = hdr.p4_header.$valid[0:0] (deparsed)
  8-bit PHV 68 (ingress): phv68[2:2] = hdr.tcp.$valid[0:0] (deparsed)
  8-bit PHV 68 (ingress): phv68[1:1] = hdr.ipv4.$valid[0:0] (deparsed)
  8-bit PHV 68 (ingress): phv68[0:0] = hdr.ethernet.$valid[0:0] (deparsed)
  8-bit PHV 69 (ingress): phv69[7:0] = meta.rndnum[7:0]
  >> 6 in ingress and 0 in egress

Allocations in Group 5 8 bits
  8-bit PHV 80 (egress): phv80[2:0] = eg_intr_md_for_dprsr.drop_ctl[2:0] (deparsed)
  8-bit PHV 81 (egress): phv81[4:4] = hdr.udp.$valid[0:0] (deparsed)
  8-bit PHV 81 (egress): phv81[3:3] = hdr.p4_header.$valid[0:0] (deparsed)
  8-bit PHV 81 (egress): phv81[2:2] = hdr.tcp.$valid[0:0] (deparsed)
  8-bit PHV 81 (egress): phv81[1:1] = hdr.ipv4.$valid[0:0] (deparsed)
  8-bit PHV 81 (egress): phv81[0:0] = hdr.ethernet.$valid[0:0] (deparsed)
  8-bit PHV 82 (egress): phv82[1:0] = meta.option[1:0]
  >> 0 in ingress and 3 in egress

Allocations in Group 8 16 bits
  16-bit PHV 128 (ingress): phv128[15:0] = ig_intr_md_for_tm.mcast_grp_a[15:0] (deparsed)
  16-bit PHV 129 (ingress): phv129[15:0] = meta.drop_prob[15:0]
  16-bit PHV 130 (ingress): phv130[15:0] = meta.diff[15:0]
  16-bit PHV 131 (ingress): phv131[8:0] = ig_intr_md.ingress_port[8:0]
  >> 4 in ingress and 0 in egress

Allocations in Group 9 16 bits
  16-bit PHV 144 (egress): phv144[8:0] = eg_intr_md.egress_port[8:0] (deparsed)
  16-bit PHV 145 (egress): phv145[15:0] = hdr.ethernet.dst_addr[47:32] (deparsed)
  >> 0 in ingress and 2 in egress

Allocations in Group 14 32 bits (tagalong)
  32-bit PHV 256 (egress): phv256[31:28] = hdr.ipv4.version[3:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (egress): phv256[27:24] = hdr.ipv4.ihl[3:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (egress): phv256[23:16] = hdr.ipv4.diffserv[7:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (egress): phv256[15:0] = hdr.ipv4.total_len[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[31:28] = hdr.tcp.data_offset[3:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[31:16] = hdr.udp.len[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[27:24] = hdr.tcp.res[3:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[23:16] = hdr.tcp.flags[7:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[15:0] = hdr.tcp.window[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[15:0] = hdr.udp.checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (egress): phv258[31:24] = hdr.ipv4.ttl[7:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (egress): phv258[23:16] = hdr.ipv4.protocol[7:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (egress): phv258[15:0] = hdr.ipv4.hdr_checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 259 (egress): phv259[31:16] = hdr.ipv4.identification[15:0] (tagalong capable) (deparsed)
  32-bit PHV 259 (egress): phv259[15:13] = hdr.ipv4.flags[2:0] (tagalong capable) (deparsed)
  32-bit PHV 259 (egress): phv259[12:0] = hdr.ipv4.frag_offset[12:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[31:28] = hdr.ipv4.version[3:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[27:24] = hdr.ipv4.ihl[3:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[23:16] = hdr.ipv4.diffserv[7:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[15:0] = hdr.ipv4.total_len[15:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[31:28] = hdr.tcp.data_offset[3:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[31:16] = hdr.udp.len[15:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[27:24] = hdr.tcp.res[3:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[23:16] = hdr.tcp.flags[7:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[15:0] = hdr.tcp.window[15:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[15:0] = hdr.udp.checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 262 (ingress): phv262[31:24] = hdr.ipv4.ttl[7:0] (tagalong capable) (deparsed)
  32-bit PHV 262 (ingress): phv262[23:16] = hdr.ipv4.protocol[7:0] (tagalong capable) (deparsed)
  32-bit PHV 262 (ingress): phv262[15:0] = hdr.ipv4.hdr_checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 263 (ingress): phv263[31:16] = hdr.ipv4.identification[15:0] (tagalong capable) (deparsed)
  32-bit PHV 263 (ingress): phv263[15:13] = hdr.ipv4.flags[2:0] (tagalong capable) (deparsed)
  32-bit PHV 263 (ingress): phv263[12:0] = hdr.ipv4.frag_offset[12:0] (tagalong capable) (deparsed)
  32-bit PHV 264 (ingress): phv264[31:0] = hdr.ipv4.dst_addr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 265 (ingress): phv265[31:0] = hdr.ipv4.src_addr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 266 (ingress): phv266[31:0] = hdr.tcp.ack_no[31:0] (tagalong capable) (deparsed)
  32-bit PHV 267 (ingress): phv267[31:0] = hdr.tcp.seq_no[31:0] (tagalong capable) (deparsed)
  32-bit PHV 268 (egress): phv268[31:0] = hdr.p4_header.seq_ig[31:0] (tagalong capable) (deparsed)
  32-bit PHV 269 (egress): phv269[31:0] = hdr.p4_header.tstamp_ig[31:0] (tagalong capable) (deparsed)
  32-bit PHV 270 (egress): phv270[31:0] = hdr.ethernet.src_addr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 271 (egress): phv271[31:0] = hdr.ipv4.dst_addr[31:0] (tagalong capable) (deparsed)
  >> 8 in ingress and 8 in egress

Allocations in Group 16 8 bits (tagalong)
  8-bit PHV 288 (egress): phv288[7:5] = hdr.p4_header.pad1[2:0] (tagalong capable) (deparsed)
  8-bit PHV 288 (egress): phv288[4:0] = hdr.p4_header.qid[4:0] (tagalong capable) (deparsed)
  8-bit PHV 289 (egress): phv289[7:0] = hdr.p4_header.color[7:0] (tagalong capable) (deparsed)
  8-bit PHV 290 (egress): phv290[7:0] = hdr.ethernet.ether_type[7:0] (tagalong capable) (deparsed)
  8-bit PHV 291 (egress): phv291[7:0] = hdr.ethernet.ether_type[15:8] (tagalong capable) (deparsed)
  8-bit PHV 292 (ingress): phv292[7:0] = hdr.ethernet.dst_addr[7:0] (tagalong capable) (deparsed)
  8-bit PHV 293 (ingress): phv293[7:0] = hdr.ethernet.dst_addr[15:8] (tagalong capable) (deparsed)
  8-bit PHV 294 (ingress): phv294[7:0] = hdr.ethernet.dst_addr[23:16] (tagalong capable) (deparsed)
  8-bit PHV 295 (ingress): phv295[7:0] = hdr.ethernet.dst_addr[31:24] (tagalong capable) (deparsed)
  8-bit PHV 300 (egress): phv300[7:0] = hdr.ethernet.src_addr[39:32] (tagalong capable) (deparsed)
  8-bit PHV 301 (egress): phv301[7:0] = hdr.ethernet.src_addr[47:40] (tagalong capable) (deparsed)
  8-bit PHV 302 (egress): phv302[7:0] = eg_intr_md_from_prsr.global_tstamp[39:32] (tagalong capable)
  8-bit PHV 303 (egress): phv303[7:0] = eg_intr_md_from_prsr.global_tstamp[47:40] (tagalong capable)
  >> 4 in ingress and 8 in egress

Allocations in Group 18 16 bits (tagalong)
  16-bit PHV 320 (egress): phv320[15:0] = hdr.tcp.urgent_ptr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 320 (egress): phv320[15:0] = hdr.udp.dst_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 321 (egress): phv321[15:0] = hdr.tcp.checksum[15:0] (tagalong capable) (deparsed)
  16-bit PHV 321 (egress): phv321[15:0] = hdr.udp.src_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 322 (egress): phv322[15:0] = hdr.tcp.dst_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 323 (egress): phv323[15:0] = hdr.tcp.src_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 324 (egress): phv324[15:0] = hdr.p4_header.seq_recirc[15:0] (tagalong capable) (deparsed)
  16-bit PHV 325 (egress): phv325[15:0] = hdr.p4_header.seq_recirc[31:16] (tagalong capable) (deparsed)
  16-bit PHV 326 (ingress): phv326[15:0] = hdr.tcp.urgent_ptr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 326 (ingress): phv326[15:0] = hdr.udp.dst_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 327 (ingress): phv327[15:0] = hdr.tcp.checksum[15:0] (tagalong capable) (deparsed)
  16-bit PHV 327 (ingress): phv327[15:0] = hdr.udp.src_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 328 (ingress): phv328[15:0] = hdr.tcp.dst_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 329 (ingress): phv329[15:0] = hdr.tcp.src_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 330 (ingress): phv330[15:0] = hdr.ethernet.src_addr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 331 (ingress): phv331[15:0] = hdr.ethernet.src_addr[31:16] (tagalong capable) (deparsed)
  16-bit PHV 332 (ingress): phv332[15:0] = hdr.ethernet.ether_type[15:0] (tagalong capable) (deparsed)
  16-bit PHV 333 (ingress): phv333[15:0] = hdr.ethernet.src_addr[47:32] (tagalong capable) (deparsed)
  16-bit PHV 334 (ingress): phv334[15:0] = hdr.ethernet.dst_addr[47:32] (tagalong capable) (deparsed)
  16-bit PHV 335 (ingress): phv335[15:0] = ig_intr_md_from_prsr.global_tstamp[47:32] (tagalong capable)
  >> 10 in ingress and 6 in egress

Allocations in Group 19 16 bits (tagalong)
  16-bit PHV 338 (egress): phv338[15:0] = hdr.ipv4.src_addr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 339 (egress): phv339[15:0] = hdr.ipv4.src_addr[31:16] (tagalong capable) (deparsed)
  16-bit PHV 340 (egress): phv340[15:0] = hdr.tcp.ack_no[15:0] (tagalong capable) (deparsed)
  16-bit PHV 341 (egress): phv341[15:0] = hdr.tcp.ack_no[31:16] (tagalong capable) (deparsed)
  16-bit PHV 342 (egress): phv342[15:0] = hdr.tcp.seq_no[15:0] (tagalong capable) (deparsed)
  16-bit PHV 343 (egress): phv343[15:0] = hdr.tcp.seq_no[31:16] (tagalong capable) (deparsed)
  >> 0 in ingress and 6 in egress


Final POV layout (ingress):

Final POV layout (egress):
