TimeQuest Timing Analyzer report for lab_4_2
Mon Nov 03 13:11:20 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'IF_ID:comb_110|IF_ID[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'KEY[1]'
 14. Slow Model Setup: 'clk_div:comb_7|clock_100hz_reg'
 15. Slow Model Setup: 'clk_div:comb_7|clock_10Khz_reg'
 16. Slow Model Setup: 'clk_div:comb_7|clock_10Hz_reg'
 17. Slow Model Setup: 'clk_div:comb_7|clock_1Khz_reg'
 18. Slow Model Setup: 'clk_div:comb_7|clock_1Mhz_reg'
 19. Slow Model Setup: 'clk_div:comb_7|clock_100Khz_reg'
 20. Slow Model Hold: 'KEY[1]'
 21. Slow Model Hold: 'IF_ID:comb_110|IF_ID[0]'
 22. Slow Model Hold: 'CLOCK_50'
 23. Slow Model Hold: 'clk_div:comb_7|clock_100Khz_reg'
 24. Slow Model Hold: 'clk_div:comb_7|clock_100hz_reg'
 25. Slow Model Hold: 'clk_div:comb_7|clock_10Hz_reg'
 26. Slow Model Hold: 'clk_div:comb_7|clock_10Khz_reg'
 27. Slow Model Hold: 'clk_div:comb_7|clock_1Khz_reg'
 28. Slow Model Hold: 'clk_div:comb_7|clock_1Mhz_reg'
 29. Slow Model Minimum Pulse Width: 'KEY[1]'
 30. Slow Model Minimum Pulse Width: 'CLOCK_50'
 31. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_100Khz_reg'
 32. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_100hz_reg'
 33. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Hz_reg'
 34. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Khz_reg'
 35. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Khz_reg'
 36. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Mhz_reg'
 37. Slow Model Minimum Pulse Width: 'IF_ID:comb_110|IF_ID[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast Model Setup Summary
 43. Fast Model Hold Summary
 44. Fast Model Recovery Summary
 45. Fast Model Removal Summary
 46. Fast Model Minimum Pulse Width Summary
 47. Fast Model Setup: 'IF_ID:comb_110|IF_ID[0]'
 48. Fast Model Setup: 'KEY[1]'
 49. Fast Model Setup: 'CLOCK_50'
 50. Fast Model Setup: 'clk_div:comb_7|clock_10Khz_reg'
 51. Fast Model Setup: 'clk_div:comb_7|clock_100hz_reg'
 52. Fast Model Setup: 'clk_div:comb_7|clock_10Hz_reg'
 53. Fast Model Setup: 'clk_div:comb_7|clock_100Khz_reg'
 54. Fast Model Setup: 'clk_div:comb_7|clock_1Khz_reg'
 55. Fast Model Setup: 'clk_div:comb_7|clock_1Mhz_reg'
 56. Fast Model Hold: 'KEY[1]'
 57. Fast Model Hold: 'CLOCK_50'
 58. Fast Model Hold: 'IF_ID:comb_110|IF_ID[0]'
 59. Fast Model Hold: 'clk_div:comb_7|clock_100Khz_reg'
 60. Fast Model Hold: 'clk_div:comb_7|clock_100hz_reg'
 61. Fast Model Hold: 'clk_div:comb_7|clock_10Hz_reg'
 62. Fast Model Hold: 'clk_div:comb_7|clock_10Khz_reg'
 63. Fast Model Hold: 'clk_div:comb_7|clock_1Khz_reg'
 64. Fast Model Hold: 'clk_div:comb_7|clock_1Mhz_reg'
 65. Fast Model Minimum Pulse Width: 'KEY[1]'
 66. Fast Model Minimum Pulse Width: 'CLOCK_50'
 67. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_100Khz_reg'
 68. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_100hz_reg'
 69. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Hz_reg'
 70. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Khz_reg'
 71. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Khz_reg'
 72. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Mhz_reg'
 73. Fast Model Minimum Pulse Width: 'IF_ID:comb_110|IF_ID[0]'
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Multicorner Timing Analysis Summary
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Setup Transfers
 84. Hold Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths
 88. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab_4_2                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; clk_div:comb_7|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_1Khz_reg }   ;
; clk_div:comb_7|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_1Mhz_reg }   ;
; clk_div:comb_7|clock_10Hz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_10Hz_reg }   ;
; clk_div:comb_7|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_10Khz_reg }  ;
; clk_div:comb_7|clock_100hz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_100hz_reg }  ;
; clk_div:comb_7|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_100Khz_reg } ;
; CLOCK_50                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                        ;
; IF_ID:comb_110|IF_ID[0]         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IF_ID:comb_110|IF_ID[0] }         ;
; KEY[1]                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[1] }                          ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                  ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; 263.09 MHz ; 263.09 MHz      ; CLOCK_50                        ;                                                       ;
; 308.55 MHz ; 260.01 MHz      ; KEY[1]                          ; limit due to high minimum pulse width violation (tch) ;
; 470.81 MHz ; 470.81 MHz      ; IF_ID:comb_110|IF_ID[0]         ;                                                       ;
; 807.1 MHz  ; 500.0 MHz       ; clk_div:comb_7|clock_100hz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 812.35 MHz ; 500.0 MHz       ; clk_div:comb_7|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 827.13 MHz ; 500.0 MHz       ; clk_div:comb_7|clock_10Hz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 935.45 MHz ; 500.0 MHz       ; clk_div:comb_7|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 941.62 MHz ; 500.0 MHz       ; clk_div:comb_7|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 942.51 MHz ; 500.0 MHz       ; clk_div:comb_7|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; IF_ID:comb_110|IF_ID[0]         ; -5.952 ; -5.952        ;
; CLOCK_50                        ; -2.801 ; -104.453      ;
; KEY[1]                          ; -2.241 ; -137.941      ;
; clk_div:comb_7|clock_100hz_reg  ; -0.239 ; -0.280        ;
; clk_div:comb_7|clock_10Khz_reg  ; -0.231 ; -0.302        ;
; clk_div:comb_7|clock_10Hz_reg   ; -0.209 ; -0.276        ;
; clk_div:comb_7|clock_1Khz_reg   ; -0.069 ; -0.151        ;
; clk_div:comb_7|clock_1Mhz_reg   ; -0.062 ; -0.131        ;
; clk_div:comb_7|clock_100Khz_reg ; -0.061 ; -0.141        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; KEY[1]                          ; -3.544 ; -3.544        ;
; IF_ID:comb_110|IF_ID[0]         ; -0.282 ; -0.282        ;
; CLOCK_50                        ; 0.123  ; 0.000         ;
; clk_div:comb_7|clock_100Khz_reg ; 0.391  ; 0.000         ;
; clk_div:comb_7|clock_100hz_reg  ; 0.391  ; 0.000         ;
; clk_div:comb_7|clock_10Hz_reg   ; 0.391  ; 0.000         ;
; clk_div:comb_7|clock_10Khz_reg  ; 0.391  ; 0.000         ;
; clk_div:comb_7|clock_1Khz_reg   ; 0.391  ; 0.000         ;
; clk_div:comb_7|clock_1Mhz_reg   ; 0.391  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; KEY[1]                          ; -1.423 ; -178.524      ;
; CLOCK_50                        ; -1.380 ; -76.380       ;
; clk_div:comb_7|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_10Hz_reg   ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
; IF_ID:comb_110|IF_ID[0]         ; 0.500  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'IF_ID:comb_110|IF_ID[0]'                                                                                                                    ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -5.952 ; IF_ID:comb_110|IF_ID[5] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; -4.367     ; 1.241      ;
; -4.592 ; IF_ID:comb_110|IF_ID[1] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; -2.471     ; 1.777      ;
; -4.543 ; IF_ID:comb_110|IF_ID[2] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; -2.471     ; 1.728      ;
; -4.324 ; IF_ID:comb_110|IF_ID[3] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; -2.471     ; 1.509      ;
; -4.316 ; IF_ID:comb_110|IF_ID[4] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; -2.471     ; 1.501      ;
; -0.562 ; IF_ID:comb_110|IF_ID[0] ; controller:comb_112|Control[1] ; IF_ID:comb_110|IF_ID[0] ; IF_ID:comb_110|IF_ID[0] ; 0.500        ; 1.405      ; 1.373      ;
; -0.062 ; IF_ID:comb_110|IF_ID[0] ; controller:comb_112|Control[1] ; IF_ID:comb_110|IF_ID[0] ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; 1.405      ; 1.373      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                      ;
+--------+-----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.801 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.837      ;
; -2.739 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.775      ;
; -2.635 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.671      ;
; -2.602 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.638      ;
; -2.582 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.618      ;
; -2.582 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.618      ;
; -2.582 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.618      ;
; -2.582 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.618      ;
; -2.582 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.618      ;
; -2.582 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.618      ;
; -2.582 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.618      ;
; -2.582 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.618      ;
; -2.582 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.618      ;
; -2.539 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.575      ;
; -2.477 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.513      ;
; -2.447 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.483      ;
; -2.385 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.421      ;
; -2.380 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.416      ;
; -2.373 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.409      ;
; -2.362 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.398      ;
; -2.362 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.398      ;
; -2.362 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.398      ;
; -2.362 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.398      ;
; -2.362 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.398      ;
; -2.362 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.398      ;
; -2.362 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.398      ;
; -2.362 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.398      ;
; -2.362 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.398      ;
; -2.353 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.382      ;
; -2.352 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.381      ;
; -2.340 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.376      ;
; -2.314 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.350      ;
; -2.291 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.320      ;
; -2.290 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.319      ;
; -2.281 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.317      ;
; -2.273 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.309      ;
; -2.252 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.288      ;
; -2.239 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.275      ;
; -2.218 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.254      ;
; -2.191 ; LCD_Display:comb_123|CLK_COUNT_400HZ[0] ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.229      ;
; -2.187 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.216      ;
; -2.186 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.215      ;
; -2.154 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.183      ;
; -2.153 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.182      ;
; -2.148 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.184      ;
; -2.137 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.173      ;
; -2.133 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.171      ;
; -2.133 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.171      ;
; -2.133 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.171      ;
; -2.133 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.171      ;
; -2.133 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.171      ;
; -2.133 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.171      ;
; -2.133 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.171      ;
; -2.133 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.171      ;
; -2.133 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.171      ;
; -2.133 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.171      ;
; -2.133 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.171      ;
; -2.128 ; LCD_Display:comb_123|state.DROP_LCD_EN  ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.167      ;
; -2.123 ; LCD_Display:comb_123|state.HOLD         ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.162      ;
; -2.115 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.151      ;
; -2.088 ; LCD_Display:comb_123|CLK_COUNT_400HZ[1] ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.126      ;
; -2.048 ; LCD_Display:comb_123|state.LINE2        ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.080      ;
; -2.011 ; LCD_Display:comb_123|state.Print_String ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.043      ;
; -1.981 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.017      ;
; -1.974 ; LCD_Display:comb_123|CLK_COUNT_400HZ[2] ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.012      ;
; -1.964 ; LCD_Display:comb_123|CLK_COUNT_400HZ[0] ; LCD_Display:comb_123|CLK_COUNT_400HZ[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.002      ;
; -1.956 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.992      ;
; -1.941 ; LCD_Display:comb_123|state.Print_String ; LCD_Display:comb_123|DATA_BUS_VALUE[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 2.980      ;
; -1.938 ; LCD_Display:comb_123|state.DROP_LCD_EN  ; LCD_Display:comb_123|DATA_BUS_VALUE[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 2.977      ;
; -1.937 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.973      ;
; -1.916 ; LCD_Display:comb_123|state.RETURN_HOME  ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 2.948      ;
; -1.913 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.951      ;
; -1.913 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.949      ;
; -1.907 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.943      ;
+--------+-----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.241 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30]                         ; IF_ID:comb_110|IF_ID[30]                                                                     ; KEY[1]       ; KEY[1]      ; 1.000        ; -2.189     ; 1.088      ;
; -2.229 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[4]                          ; IF_ID:comb_110|IF_ID[4]                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; -2.189     ; 1.076      ;
; -2.199 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29]                         ; IF_ID:comb_110|IF_ID[29]                                                                     ; KEY[1]       ; KEY[1]      ; 1.000        ; -2.189     ; 1.046      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_100hz_reg'                                                                                                                                ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.239 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 1.275      ;
; -0.043 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 1.079      ;
; -0.034 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 1.070      ;
; -0.007 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 1.043      ;
; 0.231  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.232  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.804      ;
; 0.235  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.801      ;
; 0.240  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_10Khz_reg'                                                                                                                                ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.231 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.267      ;
; -0.055 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.091      ;
; -0.048 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.084      ;
; -0.016 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.052      ;
; 0.218  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.818      ;
; 0.223  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.223  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.224  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.812      ;
; 0.379  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_10Hz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.209 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.245      ;
; -0.052 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.088      ;
; -0.051 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.087      ;
; -0.016 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.052      ;
; 0.219  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.817      ;
; 0.219  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.817      ;
; 0.223  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.225  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.811      ;
; 0.379  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_1Khz_reg'                                                                                                                                 ;
+--------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.069 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.069 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.043 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.079      ;
; -0.013 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.049      ;
; 0.066  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.226  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.810      ;
; 0.227  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.379  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                                                                   ;
+--------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.062 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.098      ;
; -0.036 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.072      ;
; -0.035 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.071      ;
; -0.033 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.069      ;
; 0.236  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.800      ;
; 0.236  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.800      ;
; 0.237  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.238  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.379  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_100Khz_reg'                                                                                                                                   ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.061 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.097      ;
; -0.048 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.084      ;
; -0.048 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.084      ;
; -0.032 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.068      ;
; 0.227  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.379  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                              ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -3.544 ; IF_ID:comb_110|IF_ID[0]                                                                      ; hazard_detection_unit:comb_111|Control                                                                               ; IF_ID:comb_110|IF_ID[0] ; KEY[1]      ; 0.000        ; 5.782      ; 2.754      ;
; -3.044 ; IF_ID:comb_110|IF_ID[0]                                                                      ; hazard_detection_unit:comb_111|Control                                                                               ; IF_ID:comb_110|IF_ID[0] ; KEY[1]      ; -0.500       ; 5.782      ; 2.754      ;
; 0.179  ; IF_ID:comb_110|IF_ID[4]                                                                      ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.906      ; 2.351      ;
; 0.531  ; CLK_CNT:comb_121|counter[15]                                                                 ; CLK_CNT:comb_121|counter[15]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.797      ;
; 0.532  ; IF_ID:comb_110|IF_ID[11]                                                                     ; hazard_detection_unit:comb_111|inst_1[11]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.798      ;
; 0.533  ; hazard_detection_unit:comb_111|inst_1[13]                                                    ; hazard_detection_unit:comb_111|inst_2[13]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.799      ;
; 0.673  ; hazard_detection_unit:comb_111|inst_1[12]                                                    ; hazard_detection_unit:comb_111|inst_2[12]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.939      ;
; 0.678  ; IF_ID:comb_110|IF_ID[12]                                                                     ; hazard_detection_unit:comb_111|inst_1[12]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.944      ;
; 0.680  ; hazard_detection_unit:comb_111|inst_1[11]                                                    ; hazard_detection_unit:comb_111|inst_2[11]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.946      ;
; 0.718  ; IF_ID:comb_110|IF_ID[3]                                                                      ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.906      ; 2.890      ;
; 0.795  ; CLK_CNT:comb_121|counter[0]                                                                  ; CLK_CNT:comb_121|counter[0]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.061      ;
; 0.805  ; CLK_CNT:comb_121|counter[1]                                                                  ; CLK_CNT:comb_121|counter[1]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; CLK_CNT:comb_121|counter[2]                                                                  ; CLK_CNT:comb_121|counter[2]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_CNT:comb_121|counter[4]                                                                  ; CLK_CNT:comb_121|counter[4]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_CNT:comb_121|counter[7]                                                                  ; CLK_CNT:comb_121|counter[7]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_CNT:comb_121|counter[9]                                                                  ; CLK_CNT:comb_121|counter[9]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_CNT:comb_121|counter[11]                                                                 ; CLK_CNT:comb_121|counter[11]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_CNT:comb_121|counter[13]                                                                 ; CLK_CNT:comb_121|counter[13]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_CNT:comb_121|counter[14]                                                                 ; CLK_CNT:comb_121|counter[14]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.819  ; IF_ID:comb_110|IF_ID[30]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.906      ; 2.991      ;
; 0.838  ; CLK_CNT:comb_121|counter[3]                                                                  ; CLK_CNT:comb_121|counter[3]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; CLK_CNT:comb_121|counter[8]                                                                  ; CLK_CNT:comb_121|counter[8]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; CLK_CNT:comb_121|counter[10]                                                                 ; CLK_CNT:comb_121|counter[10]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; CLK_CNT:comb_121|counter[12]                                                                 ; CLK_CNT:comb_121|counter[12]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; CLK_CNT:comb_121|counter[5]                                                                  ; CLK_CNT:comb_121|counter[5]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; CLK_CNT:comb_121|counter[6]                                                                  ; CLK_CNT:comb_121|counter[6]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.105      ;
; 0.856  ; IF_ID:comb_110|IF_ID[29]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.906      ; 3.028      ;
; 0.866  ; IF_ID:comb_110|IF_ID[13]                                                                     ; hazard_detection_unit:comb_111|inst_1[13]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.132      ;
; 0.867  ; IF_ID:comb_110|IF_ID[15]                                                                     ; hazard_detection_unit:comb_111|inst_1[15]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.133      ;
; 0.937  ; IF_ID:comb_110|IF_ID[2]                                                                      ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.906      ; 3.109      ;
; 0.949  ; IF_ID:comb_110|IF_ID[31]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.906      ; 3.121      ;
; 0.986  ; IF_ID:comb_110|IF_ID[1]                                                                      ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.906      ; 3.158      ;
; 0.992  ; IF_ID:comb_110|IF_ID[26]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.906      ; 3.164      ;
; 1.077  ; hazard_detection_unit:comb_111|inst_1[15]                                                    ; hazard_detection_unit:comb_111|inst_2[15]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.343      ;
; 1.110  ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0]  ; IF_ID:comb_110|IF_ID[0]                                                                                              ; KEY[1]                  ; KEY[1]      ; 0.000        ; -0.293     ; 1.083      ;
; 1.115  ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5]  ; IF_ID:comb_110|IF_ID[5]                                                                                              ; KEY[1]                  ; KEY[1]      ; 0.000        ; -0.293     ; 1.088      ;
; 1.178  ; CLK_CNT:comb_121|counter[0]                                                                  ; CLK_CNT:comb_121|counter[1]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.444      ;
; 1.183  ; hazard_detection_unit:comb_111|inst_1[15]                                                    ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.449      ;
; 1.188  ; CLK_CNT:comb_121|counter[1]                                                                  ; CLK_CNT:comb_121|counter[2]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; CLK_CNT:comb_121|counter[14]                                                                 ; CLK_CNT:comb_121|counter[15]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; CLK_CNT:comb_121|counter[13]                                                                 ; CLK_CNT:comb_121|counter[14]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; CLK_CNT:comb_121|counter[2]                                                                  ; CLK_CNT:comb_121|counter[3]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; CLK_CNT:comb_121|counter[9]                                                                  ; CLK_CNT:comb_121|counter[10]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; CLK_CNT:comb_121|counter[11]                                                                 ; CLK_CNT:comb_121|counter[12]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; CLK_CNT:comb_121|counter[4]                                                                  ; CLK_CNT:comb_121|counter[5]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.195  ; pc_controller:comb_108|PC[4]                                                                 ; pc_controller:comb_108|PC[4]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.461      ;
; 1.209  ; pc_controller:comb_108|PC[3]                                                                 ; pc_controller:comb_108|PC[3]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.475      ;
; 1.210  ; pc_controller:comb_108|PC[7]                                                                 ; pc_controller:comb_108|PC[7]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.476      ;
; 1.217  ; IF_ID:comb_110|IF_ID[27]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.906      ; 3.389      ;
; 1.224  ; CLK_CNT:comb_121|counter[3]                                                                  ; CLK_CNT:comb_121|counter[4]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; CLK_CNT:comb_121|counter[8]                                                                  ; CLK_CNT:comb_121|counter[9]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; CLK_CNT:comb_121|counter[10]                                                                 ; CLK_CNT:comb_121|counter[11]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; CLK_CNT:comb_121|counter[12]                                                                 ; CLK_CNT:comb_121|counter[13]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; CLK_CNT:comb_121|counter[6]                                                                  ; CLK_CNT:comb_121|counter[7]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; CLK_CNT:comb_121|counter[5]                                                                  ; CLK_CNT:comb_121|counter[6]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.491      ;
; 1.249  ; CLK_CNT:comb_121|counter[0]                                                                  ; CLK_CNT:comb_121|counter[2]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.515      ;
; 1.259  ; IF_ID:comb_110|IF_ID[28]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.906      ; 3.431      ;
; 1.259  ; CLK_CNT:comb_121|counter[1]                                                                  ; CLK_CNT:comb_121|counter[3]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; CLK_CNT:comb_121|counter[13]                                                                 ; CLK_CNT:comb_121|counter[15]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; CLK_CNT:comb_121|counter[2]                                                                  ; CLK_CNT:comb_121|counter[4]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; CLK_CNT:comb_121|counter[9]                                                                  ; CLK_CNT:comb_121|counter[11]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; CLK_CNT:comb_121|counter[11]                                                                 ; CLK_CNT:comb_121|counter[13]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; CLK_CNT:comb_121|counter[4]                                                                  ; CLK_CNT:comb_121|counter[6]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.526      ;
; 1.281  ; CLK_CNT:comb_121|counter[7]                                                                  ; CLK_CNT:comb_121|counter[8]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.547      ;
; 1.287  ; hazard_detection_unit:comb_111|inst_2[15]                                                    ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.553      ;
; 1.295  ; CLK_CNT:comb_121|counter[12]                                                                 ; CLK_CNT:comb_121|counter[14]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; CLK_CNT:comb_121|counter[8]                                                                  ; CLK_CNT:comb_121|counter[10]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; CLK_CNT:comb_121|counter[10]                                                                 ; CLK_CNT:comb_121|counter[12]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; CLK_CNT:comb_121|counter[3]                                                                  ; CLK_CNT:comb_121|counter[5]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; CLK_CNT:comb_121|counter[5]                                                                  ; CLK_CNT:comb_121|counter[7]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.562      ;
; 1.309  ; pc_controller:comb_108|PC[2]                                                                 ; pc_controller:comb_108|PC[2]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.575      ;
; 1.320  ; CLK_CNT:comb_121|counter[0]                                                                  ; CLK_CNT:comb_121|counter[3]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.586      ;
; 1.330  ; CLK_CNT:comb_121|counter[1]                                                                  ; CLK_CNT:comb_121|counter[4]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; CLK_CNT:comb_121|counter[11]                                                                 ; CLK_CNT:comb_121|counter[14]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; CLK_CNT:comb_121|counter[9]                                                                  ; CLK_CNT:comb_121|counter[12]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; CLK_CNT:comb_121|counter[2]                                                                  ; CLK_CNT:comb_121|counter[5]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; CLK_CNT:comb_121|counter[4]                                                                  ; CLK_CNT:comb_121|counter[7]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.597      ;
; 1.339  ; pc_controller:comb_108|PC[5]                                                                 ; pc_controller:comb_108|PC[5]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.605      ;
; 1.352  ; CLK_CNT:comb_121|counter[7]                                                                  ; CLK_CNT:comb_121|counter[9]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.618      ;
; 1.366  ; CLK_CNT:comb_121|counter[12]                                                                 ; CLK_CNT:comb_121|counter[15]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; CLK_CNT:comb_121|counter[8]                                                                  ; CLK_CNT:comb_121|counter[11]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; CLK_CNT:comb_121|counter[10]                                                                 ; CLK_CNT:comb_121|counter[13]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; CLK_CNT:comb_121|counter[3]                                                                  ; CLK_CNT:comb_121|counter[6]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.632      ;
; 1.368  ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[7]  ; IF_ID:comb_110|IF_ID[7]                                                                                              ; KEY[1]                  ; KEY[1]      ; 0.000        ; -0.293     ; 1.341      ;
; 1.371  ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[8]  ; IF_ID:comb_110|IF_ID[8]                                                                                              ; KEY[1]                  ; KEY[1]      ; 0.000        ; -0.293     ; 1.344      ;
; 1.373  ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[6]  ; IF_ID:comb_110|IF_ID[6]                                                                                              ; KEY[1]                  ; KEY[1]      ; 0.000        ; -0.293     ; 1.346      ;
; 1.377  ; pc_controller:comb_108|PC[2]                                                                 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.313      ; 1.924      ;
; 1.384  ; CLK_CNT:comb_121|counter[6]                                                                  ; CLK_CNT:comb_121|counter[8]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.650      ;
; 1.386  ; pc_controller:comb_108|PC[3]                                                                 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.313      ; 1.933      ;
; 1.391  ; CLK_CNT:comb_121|counter[0]                                                                  ; CLK_CNT:comb_121|counter[4]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.657      ;
; 1.397  ; pc_controller:comb_108|PC[4]                                                                 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.313      ; 1.944      ;
; 1.401  ; CLK_CNT:comb_121|counter[1]                                                                  ; CLK_CNT:comb_121|counter[5]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.667      ;
; 1.402  ; CLK_CNT:comb_121|counter[11]                                                                 ; CLK_CNT:comb_121|counter[15]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.668      ;
; 1.402  ; CLK_CNT:comb_121|counter[9]                                                                  ; CLK_CNT:comb_121|counter[13]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.668      ;
; 1.402  ; CLK_CNT:comb_121|counter[2]                                                                  ; CLK_CNT:comb_121|counter[6]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.668      ;
; 1.416  ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; IF_ID:comb_110|IF_ID[18]                                                                                             ; KEY[1]                  ; KEY[1]      ; 0.000        ; -0.283     ; 1.399      ;
; 1.423  ; CLK_CNT:comb_121|counter[7]                                                                  ; CLK_CNT:comb_121|counter[10]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.689      ;
; 1.437  ; CLK_CNT:comb_121|counter[10]                                                                 ; CLK_CNT:comb_121|counter[14]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.703      ;
; 1.437  ; CLK_CNT:comb_121|counter[8]                                                                  ; CLK_CNT:comb_121|counter[12]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.703      ;
; 1.437  ; CLK_CNT:comb_121|counter[3]                                                                  ; CLK_CNT:comb_121|counter[7]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.703      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'IF_ID:comb_110|IF_ID[0]'                                                                                                                     ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.282 ; IF_ID:comb_110|IF_ID[0] ; controller:comb_112|Control[1] ; IF_ID:comb_110|IF_ID[0] ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; 1.405      ; 1.373      ;
; 0.218  ; IF_ID:comb_110|IF_ID[0] ; controller:comb_112|Control[1] ; IF_ID:comb_110|IF_ID[0] ; IF_ID:comb_110|IF_ID[0] ; -0.500       ; 1.405      ; 1.373      ;
; 3.972  ; IF_ID:comb_110|IF_ID[4] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; -2.471     ; 1.501      ;
; 3.980  ; IF_ID:comb_110|IF_ID[3] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; -2.471     ; 1.509      ;
; 4.199  ; IF_ID:comb_110|IF_ID[2] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; -2.471     ; 1.728      ;
; 4.248  ; IF_ID:comb_110|IF_ID[1] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; -2.471     ; 1.777      ;
; 5.608  ; IF_ID:comb_110|IF_ID[5] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; -4.367     ; 1.241      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                        ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.123 ; clk_div:comb_7|clock_10Khz_int                  ; clk_div:comb_7|clock_10Khz_reg                  ; clk_div:comb_7|clock_100Khz_reg ; CLOCK_50    ; 0.000        ; 0.390      ; 0.779      ;
; 0.139 ; clk_div:comb_7|clock_100Khz_int                 ; clk_div:comb_7|clock_100Khz_reg                 ; clk_div:comb_7|clock_1Mhz_reg   ; CLOCK_50    ; 0.000        ; 0.389      ; 0.794      ;
; 0.159 ; clk_div:comb_7|clock_100hz_int                  ; clk_div:comb_7|clock_100hz_reg                  ; clk_div:comb_7|clock_1Khz_reg   ; CLOCK_50    ; 0.000        ; 0.376      ; 0.801      ;
; 0.166 ; clk_div:comb_7|clock_1Hz_int                    ; clk_div:comb_7|clock_1Hz_reg                    ; clk_div:comb_7|clock_10Hz_reg   ; CLOCK_50    ; 0.000        ; 0.529      ; 0.961      ;
; 0.262 ; clk_div:comb_7|clock_10Hz_int                   ; clk_div:comb_7|clock_10Hz_reg                   ; clk_div:comb_7|clock_100hz_reg  ; CLOCK_50    ; 0.000        ; 0.395      ; 0.923      ;
; 0.263 ; clk_div:comb_7|clock_1Khz_int                   ; clk_div:comb_7|clock_1Khz_reg                   ; clk_div:comb_7|clock_10Khz_reg  ; CLOCK_50    ; 0.000        ; 0.390      ; 0.919      ;
; 0.391 ; LCD_Display:comb_123|next_command.RESET2        ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.RESET3        ; LCD_Display:comb_123|next_command.RESET3        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.FUNC_SET      ; LCD_Display:comb_123|next_command.FUNC_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.MODE_SET      ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|LCD_RS                     ; LCD_Display:comb_123|LCD_RS                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|LCD_EN                     ; LCD_Display:comb_123|LCD_EN                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; LCD_Display:comb_123|next_command.FUNC_SET      ; LCD_Display:comb_123|state.FUNC_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.521 ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; LCD_Display:comb_123|state.DISPLAY_OFF          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.526 ; LCD_Display:comb_123|next_command.RESET3        ; LCD_Display:comb_123|state.RESET3               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.533 ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.536 ; LCD_Display:comb_123|state.LINE2                ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.541 ; clk_div:comb_7|count_1Mhz[6]                    ; clk_div:comb_7|count_1Mhz[6]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.544 ; clk_div:comb_7|count_1Mhz[6]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.810      ;
; 0.549 ; LCD_Display:comb_123|state.DISPLAY_ON           ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.589 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.DISPLAY_ON           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.855      ;
; 0.589 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.RETURN_HOME          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.855      ;
; 0.589 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.Print_String         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.855      ;
; 0.590 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.MODE_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.856      ;
; 0.590 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.LINE2                ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.856      ;
; 0.638 ; LCD_Display:comb_123|state.RETURN_HOME          ; LCD_Display:comb_123|next_command.Print_String  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.638 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[0]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.282      ; 2.186      ;
; 0.653 ; LCD_Display:comb_123|next_command.MODE_SET      ; LCD_Display:comb_123|state.MODE_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.676 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.275      ; 2.217      ;
; 0.677 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[5]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.275      ; 2.218      ;
; 0.720 ; clk_div:comb_7|clock_1Mhz_int                   ; clk_div:comb_7|clock_1Mhz_reg                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.001     ; 0.985      ;
; 0.763 ; LCD_Display:comb_123|next_command.RESET2        ; LCD_Display:comb_123|state.RESET2               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.029      ;
; 0.771 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[1]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.282      ; 2.319      ;
; 0.771 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[3]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.282      ; 2.319      ;
; 0.773 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[2]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.282      ; 2.321      ;
; 0.782 ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; LCD_Display:comb_123|state.DISPLAY_ON           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.048      ;
; 0.788 ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.792 ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.RESET3        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.059      ;
; 0.794 ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.061      ;
; 0.795 ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.062      ;
; 0.795 ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.FUNC_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.062      ;
; 0.797 ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.064      ;
; 0.798 ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.802 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; LCD_Display:comb_123|state.RESET2               ; LCD_Display:comb_123|next_command.RESET3        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.806 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; LCD_Display:comb_123|state.FUNC_SET             ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; LCD_Display:comb_123|state.RESET3               ; LCD_Display:comb_123|next_command.FUNC_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.809 ; LCD_Display:comb_123|next_command.Print_String  ; LCD_Display:comb_123|state.Print_String         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.811 ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; clk_div:comb_7|count_1Mhz[5]                    ; clk_div:comb_7|count_1Mhz[5]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.812 ; LCD_Display:comb_123|state.RESET1               ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; clk_div:comb_7|count_1Mhz[1]                    ; clk_div:comb_7|count_1Mhz[1]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.816 ; clk_div:comb_7|count_1Mhz[3]                    ; clk_div:comb_7|count_1Mhz[3]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.816 ; clk_div:comb_7|count_1Mhz[5]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.818 ; LCD_Display:comb_123|state.Print_String         ; LCD_Display:comb_123|next_command.Print_String  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.084      ;
; 0.821 ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.834 ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; LCD_Display:comb_123|state.DISPLAY_OFF          ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.845 ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.850 ; LCD_Display:comb_123|state.RETURN_HOME          ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.857 ; LCD_Display:comb_123|CHAR_COUNT[1]              ; LCD_Display:comb_123|CHAR_COUNT[1]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.858 ; clk_div:comb_7|count_1Mhz[0]                    ; clk_div:comb_7|count_1Mhz[0]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.860 ; clk_div:comb_7|count_1Mhz[2]                    ; clk_div:comb_7|count_1Mhz[2]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; clk_div:comb_7|count_1Mhz[4]                    ; clk_div:comb_7|count_1Mhz[4]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.127      ;
; 0.861 ; LCD_Display:comb_123|CHAR_COUNT[3]              ; LCD_Display:comb_123|CHAR_COUNT[3]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.127      ;
; 0.861 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[6]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.282      ; 2.409      ;
; 0.862 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.128      ;
; 0.868 ; LCD_Display:comb_123|state.Print_String         ; LCD_Display:comb_123|next_command.RETURN_HOME   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.134      ;
; 0.868 ; clk_div:comb_7|count_1Mhz[4]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.134      ;
; 0.869 ; LCD_Display:comb_123|state.Print_String         ; LCD_Display:comb_123|next_command.LINE2         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.135      ;
; 0.885 ; LCD_Display:comb_123|CHAR_COUNT[2]              ; LCD_Display:comb_123|CHAR_COUNT[2]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.151      ;
; 0.914 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.FUNC_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.181      ;
; 0.914 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.DISPLAY_OFF          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.181      ;
; 0.917 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.RESET3               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.184      ;
; 0.917 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.RESET2               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.184      ;
; 0.921 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.188      ;
; 0.977 ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.243      ;
; 0.979 ; LCD_Display:comb_123|state.MODE_SET             ; LCD_Display:comb_123|next_command.Print_String  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.245      ;
; 0.988 ; LCD_Display:comb_123|CHAR_COUNT[4]              ; LCD_Display:comb_123|next_command.LINE2         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.003     ; 1.251      ;
; 0.992 ; LCD_Display:comb_123|CHAR_COUNT[4]              ; LCD_Display:comb_123|CHAR_COUNT[4]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.996 ; LCD_Display:comb_123|next_command.RETURN_HOME   ; LCD_Display:comb_123|state.RETURN_HOME          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 1.005 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|LCD_EN                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 1.008 ; LCD_Display:comb_123|state.Print_String         ; LCD_Display:comb_123|LCD_RS                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.274      ;
; 1.008 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|LCD_RS                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.274      ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_100Khz_reg'                                                                                                                                   ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.543 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.802 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.068      ;
; 0.818 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.084      ;
; 0.818 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.084      ;
; 0.831 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.097      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_100hz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.535 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.801      ;
; 0.538 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.777 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 1.043      ;
; 0.804 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 1.070      ;
; 0.813 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 1.079      ;
; 1.009 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 1.275      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_10Hz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.545 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.811      ;
; 0.547 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.551 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.817      ;
; 0.551 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.817      ;
; 0.786 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.052      ;
; 0.821 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.087      ;
; 0.822 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.088      ;
; 0.979 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.245      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_10Khz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.546 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.812      ;
; 0.547 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.552 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.818      ;
; 0.786 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.052      ;
; 0.818 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.084      ;
; 0.825 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.091      ;
; 1.001 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.267      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_1Khz_reg'                                                                                                                                 ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.543 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.544 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.810      ;
; 0.704 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.783 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.049      ;
; 0.813 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.079      ;
; 0.839 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                                                                   ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.532 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.800      ;
; 0.803 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.832 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.098      ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[10]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[10]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[11]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[11]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[12]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[12]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[13]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[13]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[14]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[14]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[15]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[15]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[2]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[2]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[3]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[3]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[4]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[4]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[5]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[5]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[6]                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_EN                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_EN                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DROP_LCD_EN          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_100Khz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_100hz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Hz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Khz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'IF_ID:comb_110|IF_ID[0]'                                                                        ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Rise       ; comb_110|IF_ID[0]|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Rise       ; comb_110|IF_ID[0]|regout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[1]|datab      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[1]|datab      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[3]~2|combout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[3]~2|combout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[3]~2|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[3]~2|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Decoder0~0|combout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Decoder0~0|combout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Rise       ; comb_112|Decoder0~0|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Rise       ; comb_112|Decoder0~0|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Rise       ; controller:comb_112|Control[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Rise       ; controller:comb_112|Control[1] ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 2.301  ; 2.301  ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 2.301  ; 2.301  ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 1.540  ; 1.540  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; -2.091 ; -2.091 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; -2.184 ; -2.184 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; -2.191 ; -2.191 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; -1.934 ; -1.934 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; -2.148 ; -2.148 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; -2.083 ; -2.083 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; -2.389 ; -2.389 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; -2.098 ; -2.098 ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; -2.275 ; -2.275 ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; -2.251 ; -2.251 ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; -4.007 ; -4.007 ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; -4.075 ; -4.075 ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; -4.072 ; -4.072 ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; 0.659  ; 0.659  ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; 0.642  ; 0.642  ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; 1.377  ; 1.377  ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; 1.540  ; 1.540  ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -1.258 ; -1.258 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -1.258 ; -1.258 ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 4.305  ; 4.305  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; 2.321  ; 2.321  ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; 2.414  ; 2.414  ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; 2.421  ; 2.421  ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; 2.164  ; 2.164  ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; 2.378  ; 2.378  ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; 2.313  ; 2.313  ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; 2.619  ; 2.619  ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; 2.328  ; 2.328  ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; 2.505  ; 2.505  ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; 2.481  ; 2.481  ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; 4.237  ; 4.237  ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; 4.305  ; 4.305  ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; 4.302  ; 4.302  ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; -0.429 ; -0.429 ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; -0.412 ; -0.412 ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; -0.313 ; -0.313 ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; -0.425 ; -0.425 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; LCD_DATA[*]  ; CLOCK_50                ; 7.843  ; 7.843  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[0] ; CLOCK_50                ; 7.637  ; 7.637  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[1] ; CLOCK_50                ; 7.652  ; 7.652  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[2] ; CLOCK_50                ; 7.655  ; 7.655  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[3] ; CLOCK_50                ; 7.843  ; 7.843  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[4] ; CLOCK_50                ; 7.759  ; 7.759  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[5] ; CLOCK_50                ; 7.631  ; 7.631  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[6] ; CLOCK_50                ; 7.793  ; 7.793  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[7] ; CLOCK_50                ; 7.593  ; 7.593  ; Rise       ; CLOCK_50                ;
; LCD_EN       ; CLOCK_50                ; 7.320  ; 7.320  ; Rise       ; CLOCK_50                ;
; LCD_RS       ; CLOCK_50                ; 7.381  ; 7.381  ; Rise       ; CLOCK_50                ;
; LEDR[*]      ; IF_ID:comb_110|IF_ID[0] ; 8.301  ; 8.301  ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[1]     ; IF_ID:comb_110|IF_ID[0] ; 6.621  ; 6.621  ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[2]     ; IF_ID:comb_110|IF_ID[0] ; 8.301  ; 8.301  ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
; HEX0[*]      ; KEY[1]                  ; 12.459 ; 12.459 ; Rise       ; KEY[1]                  ;
;  HEX0[0]     ; KEY[1]                  ; 12.459 ; 12.459 ; Rise       ; KEY[1]                  ;
;  HEX0[1]     ; KEY[1]                  ; 12.435 ; 12.435 ; Rise       ; KEY[1]                  ;
;  HEX0[2]     ; KEY[1]                  ; 12.432 ; 12.432 ; Rise       ; KEY[1]                  ;
;  HEX0[3]     ; KEY[1]                  ; 12.208 ; 12.208 ; Rise       ; KEY[1]                  ;
;  HEX0[4]     ; KEY[1]                  ; 12.210 ; 12.210 ; Rise       ; KEY[1]                  ;
;  HEX0[5]     ; KEY[1]                  ; 12.184 ; 12.184 ; Rise       ; KEY[1]                  ;
;  HEX0[6]     ; KEY[1]                  ; 12.191 ; 12.191 ; Rise       ; KEY[1]                  ;
; HEX1[*]      ; KEY[1]                  ; 10.686 ; 10.686 ; Rise       ; KEY[1]                  ;
;  HEX1[0]     ; KEY[1]                  ; 10.579 ; 10.579 ; Rise       ; KEY[1]                  ;
;  HEX1[1]     ; KEY[1]                  ; 10.686 ; 10.686 ; Rise       ; KEY[1]                  ;
;  HEX1[2]     ; KEY[1]                  ; 10.250 ; 10.250 ; Rise       ; KEY[1]                  ;
;  HEX1[3]     ; KEY[1]                  ; 10.234 ; 10.234 ; Rise       ; KEY[1]                  ;
;  HEX1[4]     ; KEY[1]                  ; 10.296 ; 10.296 ; Rise       ; KEY[1]                  ;
;  HEX1[5]     ; KEY[1]                  ; 10.521 ; 10.521 ; Rise       ; KEY[1]                  ;
;  HEX1[6]     ; KEY[1]                  ; 10.548 ; 10.548 ; Rise       ; KEY[1]                  ;
; HEX2[*]      ; KEY[1]                  ; 10.946 ; 10.946 ; Rise       ; KEY[1]                  ;
;  HEX2[0]     ; KEY[1]                  ; 10.946 ; 10.946 ; Rise       ; KEY[1]                  ;
;  HEX2[1]     ; KEY[1]                  ; 10.591 ; 10.591 ; Rise       ; KEY[1]                  ;
;  HEX2[2]     ; KEY[1]                  ; 10.674 ; 10.674 ; Rise       ; KEY[1]                  ;
;  HEX2[3]     ; KEY[1]                  ; 10.643 ; 10.643 ; Rise       ; KEY[1]                  ;
;  HEX2[4]     ; KEY[1]                  ; 10.838 ; 10.838 ; Rise       ; KEY[1]                  ;
;  HEX2[5]     ; KEY[1]                  ; 10.946 ; 10.946 ; Rise       ; KEY[1]                  ;
;  HEX2[6]     ; KEY[1]                  ; 10.935 ; 10.935 ; Rise       ; KEY[1]                  ;
; HEX3[*]      ; KEY[1]                  ; 10.952 ; 10.952 ; Rise       ; KEY[1]                  ;
;  HEX3[0]     ; KEY[1]                  ; 10.851 ; 10.851 ; Rise       ; KEY[1]                  ;
;  HEX3[1]     ; KEY[1]                  ; 10.693 ; 10.693 ; Rise       ; KEY[1]                  ;
;  HEX3[2]     ; KEY[1]                  ; 10.736 ; 10.736 ; Rise       ; KEY[1]                  ;
;  HEX3[3]     ; KEY[1]                  ; 10.692 ; 10.692 ; Rise       ; KEY[1]                  ;
;  HEX3[4]     ; KEY[1]                  ; 10.733 ; 10.733 ; Rise       ; KEY[1]                  ;
;  HEX3[5]     ; KEY[1]                  ; 10.913 ; 10.913 ; Rise       ; KEY[1]                  ;
;  HEX3[6]     ; KEY[1]                  ; 10.952 ; 10.952 ; Rise       ; KEY[1]                  ;
; HEX4[*]      ; KEY[1]                  ; 10.976 ; 10.976 ; Rise       ; KEY[1]                  ;
;  HEX4[0]     ; KEY[1]                  ; 10.976 ; 10.976 ; Rise       ; KEY[1]                  ;
;  HEX4[1]     ; KEY[1]                  ; 10.976 ; 10.976 ; Rise       ; KEY[1]                  ;
;  HEX4[2]     ; KEY[1]                  ; 10.976 ; 10.976 ; Rise       ; KEY[1]                  ;
;  HEX4[3]     ; KEY[1]                  ; 10.951 ; 10.951 ; Rise       ; KEY[1]                  ;
;  HEX4[4]     ; KEY[1]                  ; 10.971 ; 10.971 ; Rise       ; KEY[1]                  ;
;  HEX4[6]     ; KEY[1]                  ; 10.678 ; 10.678 ; Rise       ; KEY[1]                  ;
; HEX5[*]      ; KEY[1]                  ; 11.246 ; 11.246 ; Rise       ; KEY[1]                  ;
;  HEX5[0]     ; KEY[1]                  ; 10.956 ; 10.956 ; Rise       ; KEY[1]                  ;
;  HEX5[1]     ; KEY[1]                  ; 10.910 ; 10.910 ; Rise       ; KEY[1]                  ;
;  HEX5[2]     ; KEY[1]                  ; 10.900 ; 10.900 ; Rise       ; KEY[1]                  ;
;  HEX5[3]     ; KEY[1]                  ; 11.236 ; 11.236 ; Rise       ; KEY[1]                  ;
;  HEX5[4]     ; KEY[1]                  ; 11.223 ; 11.223 ; Rise       ; KEY[1]                  ;
;  HEX5[5]     ; KEY[1]                  ; 11.099 ; 11.099 ; Rise       ; KEY[1]                  ;
;  HEX5[6]     ; KEY[1]                  ; 11.246 ; 11.246 ; Rise       ; KEY[1]                  ;
; HEX6[*]      ; KEY[1]                  ; 10.531 ; 10.531 ; Rise       ; KEY[1]                  ;
;  HEX6[0]     ; KEY[1]                  ; 10.224 ; 10.224 ; Rise       ; KEY[1]                  ;
;  HEX6[1]     ; KEY[1]                  ; 10.077 ; 10.077 ; Rise       ; KEY[1]                  ;
;  HEX6[2]     ; KEY[1]                  ; 10.177 ; 10.177 ; Rise       ; KEY[1]                  ;
;  HEX6[3]     ; KEY[1]                  ; 10.526 ; 10.526 ; Rise       ; KEY[1]                  ;
;  HEX6[4]     ; KEY[1]                  ; 10.531 ; 10.531 ; Rise       ; KEY[1]                  ;
;  HEX6[5]     ; KEY[1]                  ; 10.513 ; 10.513 ; Rise       ; KEY[1]                  ;
;  HEX6[6]     ; KEY[1]                  ; 10.499 ; 10.499 ; Rise       ; KEY[1]                  ;
; HEX7[*]      ; KEY[1]                  ; 10.982 ; 10.982 ; Rise       ; KEY[1]                  ;
;  HEX7[0]     ; KEY[1]                  ; 10.664 ; 10.664 ; Rise       ; KEY[1]                  ;
;  HEX7[1]     ; KEY[1]                  ; 10.715 ; 10.715 ; Rise       ; KEY[1]                  ;
;  HEX7[2]     ; KEY[1]                  ; 10.672 ; 10.672 ; Rise       ; KEY[1]                  ;
;  HEX7[3]     ; KEY[1]                  ; 10.659 ; 10.659 ; Rise       ; KEY[1]                  ;
;  HEX7[4]     ; KEY[1]                  ; 10.656 ; 10.656 ; Rise       ; KEY[1]                  ;
;  HEX7[5]     ; KEY[1]                  ; 10.982 ; 10.982 ; Rise       ; KEY[1]                  ;
;  HEX7[6]     ; KEY[1]                  ; 10.836 ; 10.836 ; Rise       ; KEY[1]                  ;
; LEDR[*]      ; KEY[1]                  ; 13.444 ; 13.444 ; Rise       ; KEY[1]                  ;
;  LEDR[2]     ; KEY[1]                  ; 13.444 ; 13.444 ; Rise       ; KEY[1]                  ;
+--------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; LCD_DATA[*]  ; CLOCK_50                ; 7.593  ; 7.593  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[0] ; CLOCK_50                ; 7.637  ; 7.637  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[1] ; CLOCK_50                ; 7.652  ; 7.652  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[2] ; CLOCK_50                ; 7.655  ; 7.655  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[3] ; CLOCK_50                ; 7.843  ; 7.843  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[4] ; CLOCK_50                ; 7.759  ; 7.759  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[5] ; CLOCK_50                ; 7.631  ; 7.631  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[6] ; CLOCK_50                ; 7.793  ; 7.793  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[7] ; CLOCK_50                ; 7.593  ; 7.593  ; Rise       ; CLOCK_50                ;
; LCD_EN       ; CLOCK_50                ; 7.320  ; 7.320  ; Rise       ; CLOCK_50                ;
; LCD_RS       ; CLOCK_50                ; 7.381  ; 7.381  ; Rise       ; CLOCK_50                ;
; LEDR[*]      ; IF_ID:comb_110|IF_ID[0] ; 6.621  ; 6.621  ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[1]     ; IF_ID:comb_110|IF_ID[0] ; 6.621  ; 6.621  ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[2]     ; IF_ID:comb_110|IF_ID[0] ; 8.301  ; 8.301  ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
; HEX0[*]      ; KEY[1]                  ; 11.810 ; 11.810 ; Rise       ; KEY[1]                  ;
;  HEX0[0]     ; KEY[1]                  ; 12.070 ; 12.070 ; Rise       ; KEY[1]                  ;
;  HEX0[1]     ; KEY[1]                  ; 12.045 ; 12.045 ; Rise       ; KEY[1]                  ;
;  HEX0[2]     ; KEY[1]                  ; 12.036 ; 12.036 ; Rise       ; KEY[1]                  ;
;  HEX0[3]     ; KEY[1]                  ; 11.823 ; 11.823 ; Rise       ; KEY[1]                  ;
;  HEX0[4]     ; KEY[1]                  ; 11.824 ; 11.824 ; Rise       ; KEY[1]                  ;
;  HEX0[5]     ; KEY[1]                  ; 11.810 ; 11.810 ; Rise       ; KEY[1]                  ;
;  HEX0[6]     ; KEY[1]                  ; 11.819 ; 11.819 ; Rise       ; KEY[1]                  ;
; HEX1[*]      ; KEY[1]                  ; 9.722  ; 9.722  ; Rise       ; KEY[1]                  ;
;  HEX1[0]     ; KEY[1]                  ; 10.071 ; 10.071 ; Rise       ; KEY[1]                  ;
;  HEX1[1]     ; KEY[1]                  ; 10.173 ; 10.173 ; Rise       ; KEY[1]                  ;
;  HEX1[2]     ; KEY[1]                  ; 9.765  ; 9.765  ; Rise       ; KEY[1]                  ;
;  HEX1[3]     ; KEY[1]                  ; 9.722  ; 9.722  ; Rise       ; KEY[1]                  ;
;  HEX1[4]     ; KEY[1]                  ; 9.785  ; 9.785  ; Rise       ; KEY[1]                  ;
;  HEX1[5]     ; KEY[1]                  ; 10.010 ; 10.010 ; Rise       ; KEY[1]                  ;
;  HEX1[6]     ; KEY[1]                  ; 10.036 ; 10.036 ; Rise       ; KEY[1]                  ;
; HEX2[*]      ; KEY[1]                  ; 10.066 ; 10.066 ; Rise       ; KEY[1]                  ;
;  HEX2[0]     ; KEY[1]                  ; 10.416 ; 10.416 ; Rise       ; KEY[1]                  ;
;  HEX2[1]     ; KEY[1]                  ; 10.066 ; 10.066 ; Rise       ; KEY[1]                  ;
;  HEX2[2]     ; KEY[1]                  ; 10.147 ; 10.147 ; Rise       ; KEY[1]                  ;
;  HEX2[3]     ; KEY[1]                  ; 10.114 ; 10.114 ; Rise       ; KEY[1]                  ;
;  HEX2[4]     ; KEY[1]                  ; 10.303 ; 10.303 ; Rise       ; KEY[1]                  ;
;  HEX2[5]     ; KEY[1]                  ; 10.416 ; 10.416 ; Rise       ; KEY[1]                  ;
;  HEX2[6]     ; KEY[1]                  ; 10.409 ; 10.409 ; Rise       ; KEY[1]                  ;
; HEX3[*]      ; KEY[1]                  ; 10.099 ; 10.099 ; Rise       ; KEY[1]                  ;
;  HEX3[0]     ; KEY[1]                  ; 10.251 ; 10.251 ; Rise       ; KEY[1]                  ;
;  HEX3[1]     ; KEY[1]                  ; 10.099 ; 10.099 ; Rise       ; KEY[1]                  ;
;  HEX3[2]     ; KEY[1]                  ; 10.141 ; 10.141 ; Rise       ; KEY[1]                  ;
;  HEX3[3]     ; KEY[1]                  ; 10.100 ; 10.100 ; Rise       ; KEY[1]                  ;
;  HEX3[4]     ; KEY[1]                  ; 10.143 ; 10.143 ; Rise       ; KEY[1]                  ;
;  HEX3[5]     ; KEY[1]                  ; 10.348 ; 10.348 ; Rise       ; KEY[1]                  ;
;  HEX3[6]     ; KEY[1]                  ; 10.361 ; 10.361 ; Rise       ; KEY[1]                  ;
; HEX4[*]      ; KEY[1]                  ; 10.598 ; 10.598 ; Rise       ; KEY[1]                  ;
;  HEX4[0]     ; KEY[1]                  ; 10.893 ; 10.893 ; Rise       ; KEY[1]                  ;
;  HEX4[1]     ; KEY[1]                  ; 10.897 ; 10.897 ; Rise       ; KEY[1]                  ;
;  HEX4[2]     ; KEY[1]                  ; 10.897 ; 10.897 ; Rise       ; KEY[1]                  ;
;  HEX4[3]     ; KEY[1]                  ; 10.868 ; 10.868 ; Rise       ; KEY[1]                  ;
;  HEX4[4]     ; KEY[1]                  ; 10.888 ; 10.888 ; Rise       ; KEY[1]                  ;
;  HEX4[6]     ; KEY[1]                  ; 10.598 ; 10.598 ; Rise       ; KEY[1]                  ;
; HEX5[*]      ; KEY[1]                  ; 10.552 ; 10.552 ; Rise       ; KEY[1]                  ;
;  HEX5[0]     ; KEY[1]                  ; 10.594 ; 10.594 ; Rise       ; KEY[1]                  ;
;  HEX5[1]     ; KEY[1]                  ; 10.552 ; 10.552 ; Rise       ; KEY[1]                  ;
;  HEX5[2]     ; KEY[1]                  ; 10.562 ; 10.562 ; Rise       ; KEY[1]                  ;
;  HEX5[3]     ; KEY[1]                  ; 10.877 ; 10.877 ; Rise       ; KEY[1]                  ;
;  HEX5[4]     ; KEY[1]                  ; 10.847 ; 10.847 ; Rise       ; KEY[1]                  ;
;  HEX5[5]     ; KEY[1]                  ; 10.723 ; 10.723 ; Rise       ; KEY[1]                  ;
;  HEX5[6]     ; KEY[1]                  ; 10.875 ; 10.875 ; Rise       ; KEY[1]                  ;
; HEX6[*]      ; KEY[1]                  ; 9.793  ; 9.793  ; Rise       ; KEY[1]                  ;
;  HEX6[0]     ; KEY[1]                  ; 9.946  ; 9.946  ; Rise       ; KEY[1]                  ;
;  HEX6[1]     ; KEY[1]                  ; 9.793  ; 9.793  ; Rise       ; KEY[1]                  ;
;  HEX6[2]     ; KEY[1]                  ; 9.908  ; 9.908  ; Rise       ; KEY[1]                  ;
;  HEX6[3]     ; KEY[1]                  ; 10.253 ; 10.253 ; Rise       ; KEY[1]                  ;
;  HEX6[4]     ; KEY[1]                  ; 10.247 ; 10.247 ; Rise       ; KEY[1]                  ;
;  HEX6[5]     ; KEY[1]                  ; 10.235 ; 10.235 ; Rise       ; KEY[1]                  ;
;  HEX6[6]     ; KEY[1]                  ; 10.224 ; 10.224 ; Rise       ; KEY[1]                  ;
; HEX7[*]      ; KEY[1]                  ; 10.367 ; 10.367 ; Rise       ; KEY[1]                  ;
;  HEX7[0]     ; KEY[1]                  ; 10.393 ; 10.393 ; Rise       ; KEY[1]                  ;
;  HEX7[1]     ; KEY[1]                  ; 10.407 ; 10.407 ; Rise       ; KEY[1]                  ;
;  HEX7[2]     ; KEY[1]                  ; 10.367 ; 10.367 ; Rise       ; KEY[1]                  ;
;  HEX7[3]     ; KEY[1]                  ; 10.379 ; 10.379 ; Rise       ; KEY[1]                  ;
;  HEX7[4]     ; KEY[1]                  ; 10.367 ; 10.367 ; Rise       ; KEY[1]                  ;
;  HEX7[5]     ; KEY[1]                  ; 10.680 ; 10.680 ; Rise       ; KEY[1]                  ;
;  HEX7[6]     ; KEY[1]                  ; 10.566 ; 10.566 ; Rise       ; KEY[1]                  ;
; LEDR[*]      ; KEY[1]                  ; 13.444 ; 13.444 ; Rise       ; KEY[1]                  ;
;  LEDR[2]     ; KEY[1]                  ; 13.444 ; 13.444 ; Rise       ; KEY[1]                  ;
+--------------+-------------------------+--------+--------+------------+-------------------------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; IF_ID:comb_110|IF_ID[0]         ; -2.706 ; -2.706        ;
; KEY[1]                          ; -0.979 ; -41.107       ;
; CLOCK_50                        ; -0.688 ; -15.658       ;
; clk_div:comb_7|clock_10Khz_reg  ; 0.425  ; 0.000         ;
; clk_div:comb_7|clock_100hz_reg  ; 0.432  ; 0.000         ;
; clk_div:comb_7|clock_10Hz_reg   ; 0.439  ; 0.000         ;
; clk_div:comb_7|clock_100Khz_reg ; 0.508  ; 0.000         ;
; clk_div:comb_7|clock_1Khz_reg   ; 0.508  ; 0.000         ;
; clk_div:comb_7|clock_1Mhz_reg   ; 0.509  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; KEY[1]                          ; -2.212 ; -2.212        ;
; CLOCK_50                        ; -0.202 ; -1.248        ;
; IF_ID:comb_110|IF_ID[0]         ; -0.121 ; -0.121        ;
; clk_div:comb_7|clock_100Khz_reg ; 0.215  ; 0.000         ;
; clk_div:comb_7|clock_100hz_reg  ; 0.215  ; 0.000         ;
; clk_div:comb_7|clock_10Hz_reg   ; 0.215  ; 0.000         ;
; clk_div:comb_7|clock_10Khz_reg  ; 0.215  ; 0.000         ;
; clk_div:comb_7|clock_1Khz_reg   ; 0.215  ; 0.000         ;
; clk_div:comb_7|clock_1Mhz_reg   ; 0.215  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; KEY[1]                          ; -1.423 ; -178.524      ;
; CLOCK_50                        ; -1.380 ; -76.380       ;
; clk_div:comb_7|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_10Hz_reg   ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
; IF_ID:comb_110|IF_ID[0]         ; 0.500  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'IF_ID:comb_110|IF_ID[0]'                                                                                                                    ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -2.706 ; IF_ID:comb_110|IF_ID[5] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; -2.560     ; 0.568      ;
; -1.797 ; IF_ID:comb_110|IF_ID[1] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; -1.392     ; 0.827      ;
; -1.777 ; IF_ID:comb_110|IF_ID[2] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; -1.392     ; 0.807      ;
; -1.681 ; IF_ID:comb_110|IF_ID[4] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; -1.392     ; 0.711      ;
; -1.660 ; IF_ID:comb_110|IF_ID[3] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; -1.392     ; 0.690      ;
; 0.043  ; IF_ID:comb_110|IF_ID[0] ; controller:comb_112|Control[1] ; IF_ID:comb_110|IF_ID[0] ; IF_ID:comb_110|IF_ID[0] ; 0.500        ; 0.641      ; 0.661      ;
; 0.543  ; IF_ID:comb_110|IF_ID[0] ; controller:comb_112|Control[1] ; IF_ID:comb_110|IF_ID[0] ; IF_ID:comb_110|IF_ID[0] ; 1.000        ; 0.641      ; 0.661      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                       ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.688 ; LCD_Display:comb_123|CHAR_COUNT[2]       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.720      ;
; -0.667 ; LCD_Display:comb_123|CHAR_COUNT[4]       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.699      ;
; -0.659 ; LCD_Display:comb_123|CHAR_COUNT[0]       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.691      ;
; -0.654 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.686      ;
; -0.654 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.686      ;
; -0.654 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.686      ;
; -0.654 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.686      ;
; -0.654 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.686      ;
; -0.654 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.686      ;
; -0.654 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.686      ;
; -0.654 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.686      ;
; -0.654 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.686      ;
; -0.614 ; LCD_Display:comb_123|CHAR_COUNT[1]       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.646      ;
; -0.566 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.598      ;
; -0.558 ; LCD_Display:comb_123|CHAR_COUNT[4]       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.590      ;
; -0.556 ; LCD_Display:comb_123|CHAR_COUNT[2]       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.588      ;
; -0.535 ; LCD_Display:comb_123|CHAR_COUNT[4]       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.567      ;
; -0.527 ; LCD_Display:comb_123|CHAR_COUNT[0]       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.559      ;
; -0.515 ; LCD_Display:comb_123|CHAR_COUNT[2]       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.547      ;
; -0.512 ; LCD_Display:comb_123|CHAR_COUNT[4]       ; LCD_Display:comb_123|DATA_BUS_VALUE[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.544      ;
; -0.501 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.533      ;
; -0.501 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.533      ;
; -0.501 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.533      ;
; -0.501 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.533      ;
; -0.501 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.533      ;
; -0.501 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.533      ;
; -0.501 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.533      ;
; -0.501 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.533      ;
; -0.501 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.533      ;
; -0.486 ; LCD_Display:comb_123|CHAR_COUNT[0]       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.518      ;
; -0.482 ; LCD_Display:comb_123|CHAR_COUNT[1]       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.514      ;
; -0.478 ; LCD_Display:comb_123|CHAR_COUNT[2]       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 1.500      ;
; -0.475 ; LCD_Display:comb_123|CHAR_COUNT[2]       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 1.497      ;
; -0.461 ; LCD_Display:comb_123|CHAR_COUNT[2]       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.493      ;
; -0.459 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.493      ;
; -0.459 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.493      ;
; -0.459 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.493      ;
; -0.459 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.493      ;
; -0.459 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.493      ;
; -0.459 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.493      ;
; -0.459 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.493      ;
; -0.459 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.493      ;
; -0.459 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.493      ;
; -0.459 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.493      ;
; -0.459 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.493      ;
; -0.457 ; LCD_Display:comb_123|CHAR_COUNT[4]       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 1.479      ;
; -0.455 ; LCD_Display:comb_123|CHAR_COUNT[3]       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.487      ;
; -0.454 ; LCD_Display:comb_123|CHAR_COUNT[4]       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 1.476      ;
; -0.449 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; LCD_Display:comb_123|CHAR_COUNT[0]       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 1.471      ;
; -0.446 ; LCD_Display:comb_123|CHAR_COUNT[0]       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 1.468      ;
; -0.441 ; LCD_Display:comb_123|CHAR_COUNT[1]       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.473      ;
; -0.440 ; LCD_Display:comb_123|CHAR_COUNT[4]       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.472      ;
; -0.436 ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.470      ;
; -0.432 ; LCD_Display:comb_123|CHAR_COUNT[0]       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.464      ;
; -0.423 ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.457      ;
; -0.404 ; LCD_Display:comb_123|CHAR_COUNT[1]       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 1.426      ;
; -0.401 ; LCD_Display:comb_123|CHAR_COUNT[1]       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 1.423      ;
; -0.398 ; LCD_Display:comb_123|state.DROP_LCD_EN   ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.433      ;
; -0.397 ; LCD_Display:comb_123|state.HOLD          ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.432      ;
; -0.392 ; LCD_Display:comb_123|state.LINE2         ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.417      ;
; -0.388 ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.422      ;
; -0.387 ; LCD_Display:comb_123|CHAR_COUNT[1]       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.419      ;
; -0.384 ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.418      ;
; -0.377 ; LCD_Display:comb_123|state.Print_String  ; LCD_Display:comb_123|DATA_BUS_VALUE[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.402      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.371 ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]  ; LCD_Display:comb_123|CLK_COUNT_400HZ[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.405      ;
; -0.363 ; LCD_Display:comb_123|state.Print_String  ; LCD_Display:comb_123|DATA_BUS_VALUE[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.398      ;
; -0.358 ; LCD_Display:comb_123|CLK_COUNT_400HZ[16] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.388      ;
; -0.358 ; LCD_Display:comb_123|CLK_COUNT_400HZ[16] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.388      ;
; -0.358 ; LCD_Display:comb_123|CLK_COUNT_400HZ[16] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.388      ;
; -0.358 ; LCD_Display:comb_123|CLK_COUNT_400HZ[16] ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.388      ;
; -0.358 ; LCD_Display:comb_123|CLK_COUNT_400HZ[16] ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.388      ;
; -0.358 ; LCD_Display:comb_123|CLK_COUNT_400HZ[16] ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.388      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_10Khz_reg'                                                                                                                               ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.425 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.607      ;
; 0.507 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.509 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.510 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.625 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.626 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.665 ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_100hz_reg'                                                                                                                               ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.432 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.600      ;
; 0.512 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.515 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.517      ;
; 0.519 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.513      ;
; 0.630 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.631 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.632 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.637 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.395      ;
; 0.665 ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_10Hz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.439 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.593      ;
; 0.507 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.508 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.624 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.408      ;
; 0.624 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.408      ;
; 0.625 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.626 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.665 ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_100Khz_reg'                                                                                                                                  ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.508 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.510 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.521      ;
; 0.627 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.627 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.627 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.665 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_1Khz_reg'                                                                                                                                ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.508 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.512 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.513 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.561 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.626 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.627 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.627 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.665 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                                                                  ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.509 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.510 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.515 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.517      ;
; 0.517 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.515      ;
; 0.632 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.632 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.632 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.634 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.665 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                                              ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -2.212 ; IF_ID:comb_110|IF_ID[0]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; IF_ID:comb_110|IF_ID[0] ; KEY[1]      ; 0.000        ; 3.208      ; 1.289      ;
; -1.712 ; IF_ID:comb_110|IF_ID[0]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; IF_ID:comb_110|IF_ID[0] ; KEY[1]      ; -0.500       ; 3.208      ; 1.289      ;
; -0.207 ; IF_ID:comb_110|IF_ID[4]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.175      ; 1.120      ;
; -0.009 ; IF_ID:comb_110|IF_ID[3]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.175      ; 1.318      ;
; 0.081  ; IF_ID:comb_110|IF_ID[30]                                                                    ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.175      ; 1.408      ;
; 0.097  ; IF_ID:comb_110|IF_ID[29]                                                                    ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.175      ; 1.424      ;
; 0.107  ; IF_ID:comb_110|IF_ID[31]                                                                    ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.175      ; 1.434      ;
; 0.108  ; IF_ID:comb_110|IF_ID[2]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.175      ; 1.435      ;
; 0.126  ; IF_ID:comb_110|IF_ID[26]                                                                    ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.175      ; 1.453      ;
; 0.128  ; IF_ID:comb_110|IF_ID[1]                                                                     ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.175      ; 1.455      ;
; 0.243  ; CLK_CNT:comb_121|counter[15]                                                                ; CLK_CNT:comb_121|counter[15]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; hazard_detection_unit:comb_111|inst_1[13]                                                   ; hazard_detection_unit:comb_111|inst_2[13]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.397      ;
; 0.248  ; IF_ID:comb_110|IF_ID[11]                                                                    ; hazard_detection_unit:comb_111|inst_1[11]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; IF_ID:comb_110|IF_ID[27]                                                                    ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.175      ; 1.575      ;
; 0.261  ; IF_ID:comb_110|IF_ID[28]                                                                    ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 1.175      ; 1.588      ;
; 0.334  ; hazard_detection_unit:comb_111|inst_1[12]                                                   ; hazard_detection_unit:comb_111|inst_2[12]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.486      ;
; 0.336  ; hazard_detection_unit:comb_111|inst_1[11]                                                   ; hazard_detection_unit:comb_111|inst_2[11]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.488      ;
; 0.338  ; IF_ID:comb_110|IF_ID[12]                                                                    ; hazard_detection_unit:comb_111|inst_1[12]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.490      ;
; 0.355  ; CLK_CNT:comb_121|counter[0]                                                                 ; CLK_CNT:comb_121|counter[0]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.507      ;
; 0.359  ; CLK_CNT:comb_121|counter[1]                                                                 ; CLK_CNT:comb_121|counter[1]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; CLK_CNT:comb_121|counter[2]                                                                 ; CLK_CNT:comb_121|counter[2]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; CLK_CNT:comb_121|counter[9]                                                                 ; CLK_CNT:comb_121|counter[9]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; CLK_CNT:comb_121|counter[11]                                                                ; CLK_CNT:comb_121|counter[11]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; CLK_CNT:comb_121|counter[4]                                                                 ; CLK_CNT:comb_121|counter[4]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; CLK_CNT:comb_121|counter[7]                                                                 ; CLK_CNT:comb_121|counter[7]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; CLK_CNT:comb_121|counter[13]                                                                ; CLK_CNT:comb_121|counter[13]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; CLK_CNT:comb_121|counter[14]                                                                ; CLK_CNT:comb_121|counter[14]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.371  ; CLK_CNT:comb_121|counter[3]                                                                 ; CLK_CNT:comb_121|counter[3]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; CLK_CNT:comb_121|counter[8]                                                                 ; CLK_CNT:comb_121|counter[8]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; CLK_CNT:comb_121|counter[10]                                                                ; CLK_CNT:comb_121|counter[10]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; CLK_CNT:comb_121|counter[5]                                                                 ; CLK_CNT:comb_121|counter[5]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; CLK_CNT:comb_121|counter[6]                                                                 ; CLK_CNT:comb_121|counter[6]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; CLK_CNT:comb_121|counter[12]                                                                ; CLK_CNT:comb_121|counter[12]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.418  ; IF_ID:comb_110|IF_ID[13]                                                                    ; hazard_detection_unit:comb_111|inst_1[13]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.570      ;
; 0.420  ; IF_ID:comb_110|IF_ID[15]                                                                    ; hazard_detection_unit:comb_111|inst_1[15]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.572      ;
; 0.493  ; CLK_CNT:comb_121|counter[0]                                                                 ; CLK_CNT:comb_121|counter[1]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.645      ;
; 0.497  ; CLK_CNT:comb_121|counter[1]                                                                 ; CLK_CNT:comb_121|counter[2]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; CLK_CNT:comb_121|counter[2]                                                                 ; CLK_CNT:comb_121|counter[3]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; CLK_CNT:comb_121|counter[9]                                                                 ; CLK_CNT:comb_121|counter[10]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; CLK_CNT:comb_121|counter[11]                                                                ; CLK_CNT:comb_121|counter[12]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; CLK_CNT:comb_121|counter[14]                                                                ; CLK_CNT:comb_121|counter[15]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; CLK_CNT:comb_121|counter[13]                                                                ; CLK_CNT:comb_121|counter[14]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; CLK_CNT:comb_121|counter[4]                                                                 ; CLK_CNT:comb_121|counter[5]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.511  ; CLK_CNT:comb_121|counter[8]                                                                 ; CLK_CNT:comb_121|counter[9]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; CLK_CNT:comb_121|counter[10]                                                                ; CLK_CNT:comb_121|counter[11]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; CLK_CNT:comb_121|counter[3]                                                                 ; CLK_CNT:comb_121|counter[4]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; hazard_detection_unit:comb_111|inst_1[15]                                                   ; hazard_detection_unit:comb_111|inst_2[15]                                                                            ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; CLK_CNT:comb_121|counter[6]                                                                 ; CLK_CNT:comb_121|counter[7]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; CLK_CNT:comb_121|counter[12]                                                                ; CLK_CNT:comb_121|counter[13]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; CLK_CNT:comb_121|counter[5]                                                                 ; CLK_CNT:comb_121|counter[6]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.525  ; pc_controller:comb_108|PC[4]                                                                ; pc_controller:comb_108|PC[4]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.677      ;
; 0.528  ; CLK_CNT:comb_121|counter[0]                                                                 ; CLK_CNT:comb_121|counter[2]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.680      ;
; 0.531  ; pc_controller:comb_108|PC[3]                                                                ; pc_controller:comb_108|PC[3]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; pc_controller:comb_108|PC[7]                                                                ; pc_controller:comb_108|PC[7]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.683      ;
; 0.532  ; CLK_CNT:comb_121|counter[1]                                                                 ; CLK_CNT:comb_121|counter[3]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; CLK_CNT:comb_121|counter[9]                                                                 ; CLK_CNT:comb_121|counter[11]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; CLK_CNT:comb_121|counter[2]                                                                 ; CLK_CNT:comb_121|counter[4]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; CLK_CNT:comb_121|counter[11]                                                                ; CLK_CNT:comb_121|counter[13]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; CLK_CNT:comb_121|counter[13]                                                                ; CLK_CNT:comb_121|counter[15]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; CLK_CNT:comb_121|counter[4]                                                                 ; CLK_CNT:comb_121|counter[6]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.546  ; CLK_CNT:comb_121|counter[8]                                                                 ; CLK_CNT:comb_121|counter[10]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; CLK_CNT:comb_121|counter[10]                                                                ; CLK_CNT:comb_121|counter[12]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; CLK_CNT:comb_121|counter[3]                                                                 ; CLK_CNT:comb_121|counter[5]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; CLK_CNT:comb_121|counter[12]                                                                ; CLK_CNT:comb_121|counter[14]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; CLK_CNT:comb_121|counter[5]                                                                 ; CLK_CNT:comb_121|counter[7]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.699      ;
; 0.552  ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0] ; IF_ID:comb_110|IF_ID[0]                                                                                              ; KEY[1]                  ; KEY[1]      ; 0.000        ; -0.149     ; 0.555      ;
; 0.553  ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5] ; IF_ID:comb_110|IF_ID[5]                                                                                              ; KEY[1]                  ; KEY[1]      ; 0.000        ; -0.149     ; 0.556      ;
; 0.554  ; CLK_CNT:comb_121|counter[7]                                                                 ; CLK_CNT:comb_121|counter[8]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.706      ;
; 0.563  ; CLK_CNT:comb_121|counter[0]                                                                 ; CLK_CNT:comb_121|counter[3]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.715      ;
; 0.566  ; hazard_detection_unit:comb_111|inst_1[15]                                                   ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; CLK_CNT:comb_121|counter[1]                                                                 ; CLK_CNT:comb_121|counter[4]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; CLK_CNT:comb_121|counter[9]                                                                 ; CLK_CNT:comb_121|counter[12]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; CLK_CNT:comb_121|counter[2]                                                                 ; CLK_CNT:comb_121|counter[5]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; CLK_CNT:comb_121|counter[11]                                                                ; CLK_CNT:comb_121|counter[14]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; CLK_CNT:comb_121|counter[4]                                                                 ; CLK_CNT:comb_121|counter[7]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.721      ;
; 0.578  ; pc_controller:comb_108|PC[5]                                                                ; pc_controller:comb_108|PC[5]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.730      ;
; 0.581  ; CLK_CNT:comb_121|counter[8]                                                                 ; CLK_CNT:comb_121|counter[11]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; CLK_CNT:comb_121|counter[10]                                                                ; CLK_CNT:comb_121|counter[13]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; CLK_CNT:comb_121|counter[3]                                                                 ; CLK_CNT:comb_121|counter[6]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; pc_controller:comb_108|PC[2]                                                                ; pc_controller:comb_108|PC[2]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.734      ;
; 0.582  ; CLK_CNT:comb_121|counter[12]                                                                ; CLK_CNT:comb_121|counter[15]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.734      ;
; 0.589  ; CLK_CNT:comb_121|counter[7]                                                                 ; CLK_CNT:comb_121|counter[9]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.741      ;
; 0.598  ; CLK_CNT:comb_121|counter[0]                                                                 ; CLK_CNT:comb_121|counter[4]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.750      ;
; 0.602  ; CLK_CNT:comb_121|counter[1]                                                                 ; CLK_CNT:comb_121|counter[5]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.754      ;
; 0.603  ; CLK_CNT:comb_121|counter[9]                                                                 ; CLK_CNT:comb_121|counter[13]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; CLK_CNT:comb_121|counter[2]                                                                 ; CLK_CNT:comb_121|counter[6]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; CLK_CNT:comb_121|counter[11]                                                                ; CLK_CNT:comb_121|counter[15]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.755      ;
; 0.606  ; CLK_CNT:comb_121|counter[6]                                                                 ; CLK_CNT:comb_121|counter[8]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.758      ;
; 0.616  ; CLK_CNT:comb_121|counter[8]                                                                 ; CLK_CNT:comb_121|counter[12]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; CLK_CNT:comb_121|counter[10]                                                                ; CLK_CNT:comb_121|counter[14]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; CLK_CNT:comb_121|counter[3]                                                                 ; CLK_CNT:comb_121|counter[7]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.768      ;
; 0.618  ; hazard_detection_unit:comb_111|inst_2[15]                                                   ; hazard_detection_unit:comb_111|Control                                                                               ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.770      ;
; 0.624  ; CLK_CNT:comb_121|counter[7]                                                                 ; CLK_CNT:comb_121|counter[10]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.776      ;
; 0.629  ; pc_controller:comb_108|PC[2]                                                                ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.165      ; 0.932      ;
; 0.633  ; CLK_CNT:comb_121|counter[0]                                                                 ; CLK_CNT:comb_121|counter[5]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.785      ;
; 0.634  ; pc_controller:comb_108|PC[3]                                                                ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.165      ; 0.937      ;
; 0.637  ; CLK_CNT:comb_121|counter[1]                                                                 ; CLK_CNT:comb_121|counter[6]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.789      ;
; 0.638  ; CLK_CNT:comb_121|counter[9]                                                                 ; CLK_CNT:comb_121|counter[14]                                                                                         ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.790      ;
; 0.638  ; CLK_CNT:comb_121|counter[2]                                                                 ; CLK_CNT:comb_121|counter[7]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.790      ;
; 0.641  ; CLK_CNT:comb_121|counter[6]                                                                 ; CLK_CNT:comb_121|counter[9]                                                                                          ; KEY[1]                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.793      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                         ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.202 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[0]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.022      ; 0.972      ;
; -0.188 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[5]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.012      ; 0.976      ;
; -0.185 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.012      ; 0.979      ;
; -0.176 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[1]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.022      ; 0.998      ;
; -0.149 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[2]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.022      ; 1.025      ;
; -0.148 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[3]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.022      ; 1.026      ;
; -0.140 ; controller:comb_112|Control[1]                  ; LCD_Display:comb_123|DATA_BUS_VALUE[6]          ; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50    ; 0.000        ; 1.022      ; 1.034      ;
; -0.030 ; clk_div:comb_7|clock_10Khz_int                  ; clk_div:comb_7|clock_10Khz_reg                  ; clk_div:comb_7|clock_100Khz_reg ; CLOCK_50    ; 0.000        ; 0.266      ; 0.388      ;
; -0.020 ; clk_div:comb_7|clock_100Khz_int                 ; clk_div:comb_7|clock_100Khz_reg                 ; clk_div:comb_7|clock_1Mhz_reg   ; CLOCK_50    ; 0.000        ; 0.265      ; 0.397      ;
; -0.010 ; clk_div:comb_7|clock_100hz_int                  ; clk_div:comb_7|clock_100hz_reg                  ; clk_div:comb_7|clock_1Khz_reg   ; CLOCK_50    ; 0.000        ; 0.259      ; 0.401      ;
; 0.000  ; clk_div:comb_7|clock_1Hz_int                    ; clk_div:comb_7|clock_1Hz_reg                    ; clk_div:comb_7|clock_10Hz_reg   ; CLOCK_50    ; 0.000        ; 0.315      ; 0.467      ;
; 0.052  ; clk_div:comb_7|clock_10Hz_int                   ; clk_div:comb_7|clock_10Hz_reg                   ; clk_div:comb_7|clock_100hz_reg  ; CLOCK_50    ; 0.000        ; 0.272      ; 0.476      ;
; 0.056  ; clk_div:comb_7|clock_1Khz_int                   ; clk_div:comb_7|clock_1Khz_reg                   ; clk_div:comb_7|clock_10Khz_reg  ; CLOCK_50    ; 0.000        ; 0.266      ; 0.474      ;
; 0.215  ; LCD_Display:comb_123|next_command.RESET2        ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.RESET3        ; LCD_Display:comb_123|next_command.RESET3        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.FUNC_SET      ; LCD_Display:comb_123|next_command.FUNC_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.MODE_SET      ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|LCD_RS                     ; LCD_Display:comb_123|LCD_RS                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|LCD_EN                     ; LCD_Display:comb_123|LCD_EN                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; LCD_Display:comb_123|next_command.FUNC_SET      ; LCD_Display:comb_123|state.FUNC_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; LCD_Display:comb_123|state.DISPLAY_OFF          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.243  ; LCD_Display:comb_123|next_command.RESET3        ; LCD_Display:comb_123|state.RESET3               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.247  ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; LCD_Display:comb_123|state.LINE2                ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; clk_div:comb_7|count_1Mhz[6]                    ; clk_div:comb_7|count_1Mhz[6]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.253  ; clk_div:comb_7|count_1Mhz[6]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.257  ; LCD_Display:comb_123|state.DISPLAY_ON           ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.276  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.DISPLAY_ON           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.428      ;
; 0.276  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.RETURN_HOME          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.428      ;
; 0.276  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.Print_String         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.428      ;
; 0.277  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.MODE_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.429      ;
; 0.277  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.LINE2                ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.429      ;
; 0.301  ; LCD_Display:comb_123|state.RETURN_HOME          ; LCD_Display:comb_123|next_command.Print_String  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.453      ;
; 0.317  ; LCD_Display:comb_123|next_command.MODE_SET      ; LCD_Display:comb_123|state.MODE_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.469      ;
; 0.331  ; clk_div:comb_7|clock_1Mhz_int                   ; clk_div:comb_7|clock_1Mhz_reg                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.354  ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357  ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; LCD_Display:comb_123|state.RESET2               ; LCD_Display:comb_123|next_command.RESET3        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; LCD_Display:comb_123|state.RESET3               ; LCD_Display:comb_123|next_command.FUNC_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; LCD_Display:comb_123|next_command.RESET2        ; LCD_Display:comb_123|state.RESET2               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; LCD_Display:comb_123|state.FUNC_SET             ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; clk_div:comb_7|count_1Mhz[5]                    ; clk_div:comb_7|count_1Mhz[5]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; clk_div:comb_7|count_1Mhz[1]                    ; clk_div:comb_7|count_1Mhz[1]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_Display:comb_123|state.Print_String         ; LCD_Display:comb_123|next_command.Print_String  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; clk_div:comb_7|count_1Mhz[3]                    ; clk_div:comb_7|count_1Mhz[3]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; clk_div:comb_7|count_1Mhz[5]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; LCD_Display:comb_123|state.DISPLAY_ON           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; LCD_Display:comb_123|state.RESET1               ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.RESET3        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.527      ;
; 0.375  ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.528      ;
; 0.376  ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.FUNC_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.529      ;
; 0.376  ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.529      ;
; 0.377  ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.530      ;
; 0.377  ; LCD_Display:comb_123|state.DISPLAY_OFF          ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.384  ; clk_div:comb_7|count_1Mhz[0]                    ; clk_div:comb_7|count_1Mhz[0]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.385  ; clk_div:comb_7|count_1Mhz[2]                    ; clk_div:comb_7|count_1Mhz[2]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.385  ; LCD_Display:comb_123|state.RETURN_HOME          ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.386  ; clk_div:comb_7|count_1Mhz[4]                    ; clk_div:comb_7|count_1Mhz[4]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.538      ;
; 0.387  ; LCD_Display:comb_123|state.Print_String         ; LCD_Display:comb_123|next_command.RETURN_HOME   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.001     ; 0.538      ;
; 0.387  ; LCD_Display:comb_123|next_command.Print_String  ; LCD_Display:comb_123|state.Print_String         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.388  ; LCD_Display:comb_123|state.Print_String         ; LCD_Display:comb_123|next_command.LINE2         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.001     ; 0.539      ;
; 0.392  ; LCD_Display:comb_123|CHAR_COUNT[1]              ; LCD_Display:comb_123|CHAR_COUNT[1]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.544      ;
; 0.393  ; clk_div:comb_7|count_1Mhz[4]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.395  ; LCD_Display:comb_123|CHAR_COUNT[3]              ; LCD_Display:comb_123|CHAR_COUNT[3]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.547      ;
; 0.395  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.547      ;
; 0.398  ; LCD_Display:comb_123|CHAR_COUNT[2]              ; LCD_Display:comb_123|CHAR_COUNT[2]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.550      ;
; 0.441  ; LCD_Display:comb_123|state.MODE_SET             ; LCD_Display:comb_123|next_command.Print_String  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.593      ;
; 0.445  ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.597      ;
; 0.447  ; LCD_Display:comb_123|CHAR_COUNT[4]              ; LCD_Display:comb_123|CHAR_COUNT[4]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.599      ;
; 0.455  ; LCD_Display:comb_123|state.Print_String         ; LCD_Display:comb_123|LCD_RS                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.001     ; 0.606      ;
; 0.457  ; LCD_Display:comb_123|CHAR_COUNT[0]              ; LCD_Display:comb_123|CHAR_COUNT[0]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.609      ;
; 0.457  ; LCD_Display:comb_123|CHAR_COUNT[4]              ; LCD_Display:comb_123|next_command.LINE2         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.004     ; 0.605      ;
; 0.459  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.RESET2               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.612      ;
; 0.460  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.FUNC_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.613      ;
; 0.460  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.DISPLAY_OFF          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.613      ;
; 0.460  ; LCD_Display:comb_123|next_command.RETURN_HOME   ; LCD_Display:comb_123|state.RETURN_HOME          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.613      ;
; 0.463  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.RESET3               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.616      ;
; 0.463  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.616      ;
; 0.464  ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.001     ; 0.615      ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'IF_ID:comb_110|IF_ID[0]'                                                                                                                     ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.121 ; IF_ID:comb_110|IF_ID[0] ; controller:comb_112|Control[1] ; IF_ID:comb_110|IF_ID[0] ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; 0.641      ; 0.661      ;
; 0.379  ; IF_ID:comb_110|IF_ID[0] ; controller:comb_112|Control[1] ; IF_ID:comb_110|IF_ID[0] ; IF_ID:comb_110|IF_ID[0] ; -0.500       ; 0.641      ; 0.661      ;
; 2.082  ; IF_ID:comb_110|IF_ID[3] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; -1.392     ; 0.690      ;
; 2.103  ; IF_ID:comb_110|IF_ID[4] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; -1.392     ; 0.711      ;
; 2.199  ; IF_ID:comb_110|IF_ID[2] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; -1.392     ; 0.807      ;
; 2.219  ; IF_ID:comb_110|IF_ID[1] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; -1.392     ; 0.827      ;
; 3.128  ; IF_ID:comb_110|IF_ID[5] ; controller:comb_112|Control[1] ; KEY[1]                  ; IF_ID:comb_110|IF_ID[0] ; 0.000        ; -2.560     ; 0.568      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_100Khz_reg'                                                                                                                                   ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.369 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_100hz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.395      ;
; 0.248 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.361 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.513      ;
; 0.365 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.517      ;
; 0.368 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.448 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.600      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_10Hz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.254 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.408      ;
; 0.370 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.525      ;
; 0.441 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.593      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_10Khz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.254 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.370 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.525      ;
; 0.455 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.607      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_1Khz_reg'                                                                                                                                 ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.253 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.319 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.367 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.372 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                                                                   ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.363 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.517      ;
; 0.370 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.523      ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[10]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[10]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[11]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[11]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[12]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[12]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[13]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[13]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[14]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[14]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[15]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[15]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[2]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[2]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[3]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[3]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[4]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[4]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[5]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[5]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[6]                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_EN                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_EN                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DROP_LCD_EN          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_100Khz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_100hz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Hz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Khz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'IF_ID:comb_110|IF_ID[0]'                                                                        ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Rise       ; comb_110|IF_ID[0]|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Rise       ; comb_110|IF_ID[0]|regout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[1]|datab      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[1]|datab      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[3]~2|combout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[3]~2|combout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[3]~2|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Control[3]~2|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Decoder0~0|combout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Fall       ; comb_112|Decoder0~0|combout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Rise       ; comb_112|Decoder0~0|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Rise       ; comb_112|Decoder0~0|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID:comb_110|IF_ID[0] ; Rise       ; controller:comb_112|Control[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID:comb_110|IF_ID[0] ; Rise       ; controller:comb_112|Control[1] ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 1.340  ; 1.340  ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 1.340  ; 1.340  ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 0.961  ; 0.961  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; -1.326 ; -1.326 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; -1.374 ; -1.374 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; -1.392 ; -1.392 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; -1.223 ; -1.223 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; -1.298 ; -1.298 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; -1.322 ; -1.322 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; -1.464 ; -1.464 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; -1.331 ; -1.331 ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; -1.392 ; -1.392 ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; -1.344 ; -1.344 ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; -2.264 ; -2.264 ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; -2.307 ; -2.307 ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; -2.304 ; -2.304 ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; 0.461  ; 0.461  ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; 0.453  ; 0.453  ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; 0.872  ; 0.872  ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; 0.961  ; 0.961  ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -0.892 ; -0.892 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -0.892 ; -0.892 ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 2.427  ; 2.427  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; 1.446  ; 1.446  ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; 1.494  ; 1.494  ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; 1.512  ; 1.512  ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; 1.343  ; 1.343  ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; 1.418  ; 1.418  ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; 1.442  ; 1.442  ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; 1.584  ; 1.584  ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; 1.451  ; 1.451  ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; 1.512  ; 1.512  ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; 1.464  ; 1.464  ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; 2.384  ; 2.384  ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; 2.427  ; 2.427  ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; 2.424  ; 2.424  ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; -0.341 ; -0.341 ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; -0.333 ; -0.333 ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; -0.298 ; -0.298 ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; -0.383 ; -0.383 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; LCD_DATA[*]  ; CLOCK_50                ; 4.371 ; 4.371 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[0] ; CLOCK_50                ; 4.205 ; 4.205 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[1] ; CLOCK_50                ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[2] ; CLOCK_50                ; 4.224 ; 4.224 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[3] ; CLOCK_50                ; 4.332 ; 4.332 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[4] ; CLOCK_50                ; 4.305 ; 4.305 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[5] ; CLOCK_50                ; 4.198 ; 4.198 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[6] ; CLOCK_50                ; 4.371 ; 4.371 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[7] ; CLOCK_50                ; 4.176 ; 4.176 ; Rise       ; CLOCK_50                ;
; LCD_EN       ; CLOCK_50                ; 4.042 ; 4.042 ; Rise       ; CLOCK_50                ;
; LCD_RS       ; CLOCK_50                ; 4.074 ; 4.074 ; Rise       ; CLOCK_50                ;
; LEDR[*]      ; IF_ID:comb_110|IF_ID[0] ; 4.195 ; 4.195 ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[1]     ; IF_ID:comb_110|IF_ID[0] ; 3.439 ; 3.439 ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[2]     ; IF_ID:comb_110|IF_ID[0] ; 4.195 ; 4.195 ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
; HEX0[*]      ; KEY[1]                  ; 6.603 ; 6.603 ; Rise       ; KEY[1]                  ;
;  HEX0[0]     ; KEY[1]                  ; 6.603 ; 6.603 ; Rise       ; KEY[1]                  ;
;  HEX0[1]     ; KEY[1]                  ; 6.574 ; 6.574 ; Rise       ; KEY[1]                  ;
;  HEX0[2]     ; KEY[1]                  ; 6.574 ; 6.574 ; Rise       ; KEY[1]                  ;
;  HEX0[3]     ; KEY[1]                  ; 6.480 ; 6.480 ; Rise       ; KEY[1]                  ;
;  HEX0[4]     ; KEY[1]                  ; 6.485 ; 6.485 ; Rise       ; KEY[1]                  ;
;  HEX0[5]     ; KEY[1]                  ; 6.465 ; 6.465 ; Rise       ; KEY[1]                  ;
;  HEX0[6]     ; KEY[1]                  ; 6.464 ; 6.464 ; Rise       ; KEY[1]                  ;
; HEX1[*]      ; KEY[1]                  ; 5.725 ; 5.725 ; Rise       ; KEY[1]                  ;
;  HEX1[0]     ; KEY[1]                  ; 5.672 ; 5.672 ; Rise       ; KEY[1]                  ;
;  HEX1[1]     ; KEY[1]                  ; 5.725 ; 5.725 ; Rise       ; KEY[1]                  ;
;  HEX1[2]     ; KEY[1]                  ; 5.491 ; 5.491 ; Rise       ; KEY[1]                  ;
;  HEX1[3]     ; KEY[1]                  ; 5.464 ; 5.464 ; Rise       ; KEY[1]                  ;
;  HEX1[4]     ; KEY[1]                  ; 5.508 ; 5.508 ; Rise       ; KEY[1]                  ;
;  HEX1[5]     ; KEY[1]                  ; 5.601 ; 5.601 ; Rise       ; KEY[1]                  ;
;  HEX1[6]     ; KEY[1]                  ; 5.620 ; 5.620 ; Rise       ; KEY[1]                  ;
; HEX2[*]      ; KEY[1]                  ; 5.823 ; 5.823 ; Rise       ; KEY[1]                  ;
;  HEX2[0]     ; KEY[1]                  ; 5.822 ; 5.822 ; Rise       ; KEY[1]                  ;
;  HEX2[1]     ; KEY[1]                  ; 5.640 ; 5.640 ; Rise       ; KEY[1]                  ;
;  HEX2[2]     ; KEY[1]                  ; 5.707 ; 5.707 ; Rise       ; KEY[1]                  ;
;  HEX2[3]     ; KEY[1]                  ; 5.693 ; 5.693 ; Rise       ; KEY[1]                  ;
;  HEX2[4]     ; KEY[1]                  ; 5.772 ; 5.772 ; Rise       ; KEY[1]                  ;
;  HEX2[5]     ; KEY[1]                  ; 5.823 ; 5.823 ; Rise       ; KEY[1]                  ;
;  HEX2[6]     ; KEY[1]                  ; 5.812 ; 5.812 ; Rise       ; KEY[1]                  ;
; HEX3[*]      ; KEY[1]                  ; 5.801 ; 5.801 ; Rise       ; KEY[1]                  ;
;  HEX3[0]     ; KEY[1]                  ; 5.749 ; 5.749 ; Rise       ; KEY[1]                  ;
;  HEX3[1]     ; KEY[1]                  ; 5.695 ; 5.695 ; Rise       ; KEY[1]                  ;
;  HEX3[2]     ; KEY[1]                  ; 5.726 ; 5.726 ; Rise       ; KEY[1]                  ;
;  HEX3[3]     ; KEY[1]                  ; 5.694 ; 5.694 ; Rise       ; KEY[1]                  ;
;  HEX3[4]     ; KEY[1]                  ; 5.717 ; 5.717 ; Rise       ; KEY[1]                  ;
;  HEX3[5]     ; KEY[1]                  ; 5.787 ; 5.787 ; Rise       ; KEY[1]                  ;
;  HEX3[6]     ; KEY[1]                  ; 5.801 ; 5.801 ; Rise       ; KEY[1]                  ;
; HEX4[*]      ; KEY[1]                  ; 5.837 ; 5.837 ; Rise       ; KEY[1]                  ;
;  HEX4[0]     ; KEY[1]                  ; 5.837 ; 5.837 ; Rise       ; KEY[1]                  ;
;  HEX4[1]     ; KEY[1]                  ; 5.816 ; 5.816 ; Rise       ; KEY[1]                  ;
;  HEX4[2]     ; KEY[1]                  ; 5.816 ; 5.816 ; Rise       ; KEY[1]                  ;
;  HEX4[3]     ; KEY[1]                  ; 5.816 ; 5.816 ; Rise       ; KEY[1]                  ;
;  HEX4[4]     ; KEY[1]                  ; 5.836 ; 5.836 ; Rise       ; KEY[1]                  ;
;  HEX4[6]     ; KEY[1]                  ; 5.677 ; 5.677 ; Rise       ; KEY[1]                  ;
; HEX5[*]      ; KEY[1]                  ; 5.943 ; 5.943 ; Rise       ; KEY[1]                  ;
;  HEX5[0]     ; KEY[1]                  ; 5.822 ; 5.822 ; Rise       ; KEY[1]                  ;
;  HEX5[1]     ; KEY[1]                  ; 5.780 ; 5.780 ; Rise       ; KEY[1]                  ;
;  HEX5[2]     ; KEY[1]                  ; 5.785 ; 5.785 ; Rise       ; KEY[1]                  ;
;  HEX5[3]     ; KEY[1]                  ; 5.937 ; 5.937 ; Rise       ; KEY[1]                  ;
;  HEX5[4]     ; KEY[1]                  ; 5.928 ; 5.928 ; Rise       ; KEY[1]                  ;
;  HEX5[5]     ; KEY[1]                  ; 5.869 ; 5.869 ; Rise       ; KEY[1]                  ;
;  HEX5[6]     ; KEY[1]                  ; 5.943 ; 5.943 ; Rise       ; KEY[1]                  ;
; HEX6[*]      ; KEY[1]                  ; 5.648 ; 5.648 ; Rise       ; KEY[1]                  ;
;  HEX6[0]     ; KEY[1]                  ; 5.463 ; 5.463 ; Rise       ; KEY[1]                  ;
;  HEX6[1]     ; KEY[1]                  ; 5.397 ; 5.397 ; Rise       ; KEY[1]                  ;
;  HEX6[2]     ; KEY[1]                  ; 5.447 ; 5.447 ; Rise       ; KEY[1]                  ;
;  HEX6[3]     ; KEY[1]                  ; 5.648 ; 5.648 ; Rise       ; KEY[1]                  ;
;  HEX6[4]     ; KEY[1]                  ; 5.648 ; 5.648 ; Rise       ; KEY[1]                  ;
;  HEX6[5]     ; KEY[1]                  ; 5.627 ; 5.627 ; Rise       ; KEY[1]                  ;
;  HEX6[6]     ; KEY[1]                  ; 5.618 ; 5.618 ; Rise       ; KEY[1]                  ;
; HEX7[*]      ; KEY[1]                  ; 5.870 ; 5.870 ; Rise       ; KEY[1]                  ;
;  HEX7[0]     ; KEY[1]                  ; 5.748 ; 5.748 ; Rise       ; KEY[1]                  ;
;  HEX7[1]     ; KEY[1]                  ; 5.751 ; 5.751 ; Rise       ; KEY[1]                  ;
;  HEX7[2]     ; KEY[1]                  ; 5.723 ; 5.723 ; Rise       ; KEY[1]                  ;
;  HEX7[3]     ; KEY[1]                  ; 5.720 ; 5.720 ; Rise       ; KEY[1]                  ;
;  HEX7[4]     ; KEY[1]                  ; 5.720 ; 5.720 ; Rise       ; KEY[1]                  ;
;  HEX7[5]     ; KEY[1]                  ; 5.870 ; 5.870 ; Rise       ; KEY[1]                  ;
;  HEX7[6]     ; KEY[1]                  ; 5.814 ; 5.814 ; Rise       ; KEY[1]                  ;
; LEDR[*]      ; KEY[1]                  ; 7.147 ; 7.147 ; Rise       ; KEY[1]                  ;
;  LEDR[2]     ; KEY[1]                  ; 7.147 ; 7.147 ; Rise       ; KEY[1]                  ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; LCD_DATA[*]  ; CLOCK_50                ; 4.176 ; 4.176 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[0] ; CLOCK_50                ; 4.205 ; 4.205 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[1] ; CLOCK_50                ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[2] ; CLOCK_50                ; 4.224 ; 4.224 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[3] ; CLOCK_50                ; 4.332 ; 4.332 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[4] ; CLOCK_50                ; 4.305 ; 4.305 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[5] ; CLOCK_50                ; 4.198 ; 4.198 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[6] ; CLOCK_50                ; 4.371 ; 4.371 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[7] ; CLOCK_50                ; 4.176 ; 4.176 ; Rise       ; CLOCK_50                ;
; LCD_EN       ; CLOCK_50                ; 4.042 ; 4.042 ; Rise       ; CLOCK_50                ;
; LCD_RS       ; CLOCK_50                ; 4.074 ; 4.074 ; Rise       ; CLOCK_50                ;
; LEDR[*]      ; IF_ID:comb_110|IF_ID[0] ; 3.439 ; 3.439 ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[1]     ; IF_ID:comb_110|IF_ID[0] ; 3.439 ; 3.439 ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[2]     ; IF_ID:comb_110|IF_ID[0] ; 4.195 ; 4.195 ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
; HEX0[*]      ; KEY[1]                  ; 6.301 ; 6.301 ; Rise       ; KEY[1]                  ;
;  HEX0[0]     ; KEY[1]                  ; 6.424 ; 6.424 ; Rise       ; KEY[1]                  ;
;  HEX0[1]     ; KEY[1]                  ; 6.398 ; 6.398 ; Rise       ; KEY[1]                  ;
;  HEX0[2]     ; KEY[1]                  ; 6.410 ; 6.410 ; Rise       ; KEY[1]                  ;
;  HEX0[3]     ; KEY[1]                  ; 6.309 ; 6.309 ; Rise       ; KEY[1]                  ;
;  HEX0[4]     ; KEY[1]                  ; 6.309 ; 6.309 ; Rise       ; KEY[1]                  ;
;  HEX0[5]     ; KEY[1]                  ; 6.301 ; 6.301 ; Rise       ; KEY[1]                  ;
;  HEX0[6]     ; KEY[1]                  ; 6.301 ; 6.301 ; Rise       ; KEY[1]                  ;
; HEX1[*]      ; KEY[1]                  ; 5.254 ; 5.254 ; Rise       ; KEY[1]                  ;
;  HEX1[0]     ; KEY[1]                  ; 5.461 ; 5.461 ; Rise       ; KEY[1]                  ;
;  HEX1[1]     ; KEY[1]                  ; 5.513 ; 5.513 ; Rise       ; KEY[1]                  ;
;  HEX1[2]     ; KEY[1]                  ; 5.279 ; 5.279 ; Rise       ; KEY[1]                  ;
;  HEX1[3]     ; KEY[1]                  ; 5.254 ; 5.254 ; Rise       ; KEY[1]                  ;
;  HEX1[4]     ; KEY[1]                  ; 5.298 ; 5.298 ; Rise       ; KEY[1]                  ;
;  HEX1[5]     ; KEY[1]                  ; 5.389 ; 5.389 ; Rise       ; KEY[1]                  ;
;  HEX1[6]     ; KEY[1]                  ; 5.412 ; 5.412 ; Rise       ; KEY[1]                  ;
; HEX2[*]      ; KEY[1]                  ; 5.406 ; 5.406 ; Rise       ; KEY[1]                  ;
;  HEX2[0]     ; KEY[1]                  ; 5.582 ; 5.582 ; Rise       ; KEY[1]                  ;
;  HEX2[1]     ; KEY[1]                  ; 5.406 ; 5.406 ; Rise       ; KEY[1]                  ;
;  HEX2[2]     ; KEY[1]                  ; 5.471 ; 5.471 ; Rise       ; KEY[1]                  ;
;  HEX2[3]     ; KEY[1]                  ; 5.454 ; 5.454 ; Rise       ; KEY[1]                  ;
;  HEX2[4]     ; KEY[1]                  ; 5.527 ; 5.527 ; Rise       ; KEY[1]                  ;
;  HEX2[5]     ; KEY[1]                  ; 5.582 ; 5.582 ; Rise       ; KEY[1]                  ;
;  HEX2[6]     ; KEY[1]                  ; 5.576 ; 5.576 ; Rise       ; KEY[1]                  ;
; HEX3[*]      ; KEY[1]                  ; 5.441 ; 5.441 ; Rise       ; KEY[1]                  ;
;  HEX3[0]     ; KEY[1]                  ; 5.490 ; 5.490 ; Rise       ; KEY[1]                  ;
;  HEX3[1]     ; KEY[1]                  ; 5.441 ; 5.441 ; Rise       ; KEY[1]                  ;
;  HEX3[2]     ; KEY[1]                  ; 5.464 ; 5.464 ; Rise       ; KEY[1]                  ;
;  HEX3[3]     ; KEY[1]                  ; 5.443 ; 5.443 ; Rise       ; KEY[1]                  ;
;  HEX3[4]     ; KEY[1]                  ; 5.468 ; 5.468 ; Rise       ; KEY[1]                  ;
;  HEX3[5]     ; KEY[1]                  ; 5.538 ; 5.538 ; Rise       ; KEY[1]                  ;
;  HEX3[6]     ; KEY[1]                  ; 5.549 ; 5.549 ; Rise       ; KEY[1]                  ;
; HEX4[*]      ; KEY[1]                  ; 5.658 ; 5.658 ; Rise       ; KEY[1]                  ;
;  HEX4[0]     ; KEY[1]                  ; 5.785 ; 5.785 ; Rise       ; KEY[1]                  ;
;  HEX4[1]     ; KEY[1]                  ; 5.795 ; 5.795 ; Rise       ; KEY[1]                  ;
;  HEX4[2]     ; KEY[1]                  ; 5.795 ; 5.795 ; Rise       ; KEY[1]                  ;
;  HEX4[3]     ; KEY[1]                  ; 5.764 ; 5.764 ; Rise       ; KEY[1]                  ;
;  HEX4[4]     ; KEY[1]                  ; 5.784 ; 5.784 ; Rise       ; KEY[1]                  ;
;  HEX4[6]     ; KEY[1]                  ; 5.658 ; 5.658 ; Rise       ; KEY[1]                  ;
; HEX5[*]      ; KEY[1]                  ; 5.619 ; 5.619 ; Rise       ; KEY[1]                  ;
;  HEX5[0]     ; KEY[1]                  ; 5.652 ; 5.652 ; Rise       ; KEY[1]                  ;
;  HEX5[1]     ; KEY[1]                  ; 5.619 ; 5.619 ; Rise       ; KEY[1]                  ;
;  HEX5[2]     ; KEY[1]                  ; 5.621 ; 5.621 ; Rise       ; KEY[1]                  ;
;  HEX5[3]     ; KEY[1]                  ; 5.778 ; 5.778 ; Rise       ; KEY[1]                  ;
;  HEX5[4]     ; KEY[1]                  ; 5.749 ; 5.749 ; Rise       ; KEY[1]                  ;
;  HEX5[5]     ; KEY[1]                  ; 5.696 ; 5.696 ; Rise       ; KEY[1]                  ;
;  HEX5[6]     ; KEY[1]                  ; 5.775 ; 5.775 ; Rise       ; KEY[1]                  ;
; HEX6[*]      ; KEY[1]                  ; 5.280 ; 5.280 ; Rise       ; KEY[1]                  ;
;  HEX6[0]     ; KEY[1]                  ; 5.344 ; 5.344 ; Rise       ; KEY[1]                  ;
;  HEX6[1]     ; KEY[1]                  ; 5.280 ; 5.280 ; Rise       ; KEY[1]                  ;
;  HEX6[2]     ; KEY[1]                  ; 5.329 ; 5.329 ; Rise       ; KEY[1]                  ;
;  HEX6[3]     ; KEY[1]                  ; 5.528 ; 5.528 ; Rise       ; KEY[1]                  ;
;  HEX6[4]     ; KEY[1]                  ; 5.523 ; 5.523 ; Rise       ; KEY[1]                  ;
;  HEX6[5]     ; KEY[1]                  ; 5.508 ; 5.508 ; Rise       ; KEY[1]                  ;
;  HEX6[6]     ; KEY[1]                  ; 5.502 ; 5.502 ; Rise       ; KEY[1]                  ;
; HEX7[*]      ; KEY[1]                  ; 5.587 ; 5.587 ; Rise       ; KEY[1]                  ;
;  HEX7[0]     ; KEY[1]                  ; 5.617 ; 5.617 ; Rise       ; KEY[1]                  ;
;  HEX7[1]     ; KEY[1]                  ; 5.623 ; 5.623 ; Rise       ; KEY[1]                  ;
;  HEX7[2]     ; KEY[1]                  ; 5.591 ; 5.591 ; Rise       ; KEY[1]                  ;
;  HEX7[3]     ; KEY[1]                  ; 5.595 ; 5.595 ; Rise       ; KEY[1]                  ;
;  HEX7[4]     ; KEY[1]                  ; 5.587 ; 5.587 ; Rise       ; KEY[1]                  ;
;  HEX7[5]     ; KEY[1]                  ; 5.747 ; 5.747 ; Rise       ; KEY[1]                  ;
;  HEX7[6]     ; KEY[1]                  ; 5.697 ; 5.697 ; Rise       ; KEY[1]                  ;
; LEDR[*]      ; KEY[1]                  ; 7.147 ; 7.147 ; Rise       ; KEY[1]                  ;
;  LEDR[2]     ; KEY[1]                  ; 7.147 ; 7.147 ; Rise       ; KEY[1]                  ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -5.952   ; -3.544 ; N/A      ; N/A     ; -1.423              ;
;  CLOCK_50                        ; -2.801   ; -0.202 ; N/A      ; N/A     ; -1.380              ;
;  IF_ID:comb_110|IF_ID[0]         ; -5.952   ; -0.282 ; N/A      ; N/A     ; 0.500               ;
;  KEY[1]                          ; -2.241   ; -3.544 ; N/A      ; N/A     ; -1.423              ;
;  clk_div:comb_7|clock_100Khz_reg ; -0.061   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:comb_7|clock_100hz_reg  ; -0.239   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:comb_7|clock_10Hz_reg   ; -0.209   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:comb_7|clock_10Khz_reg  ; -0.231   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:comb_7|clock_1Khz_reg   ; -0.069   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:comb_7|clock_1Mhz_reg   ; -0.062   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                  ; -249.627 ; -3.826 ; 0.0      ; 0.0     ; -278.904            ;
;  CLOCK_50                        ; -104.453 ; -1.248 ; N/A      ; N/A     ; -76.380             ;
;  IF_ID:comb_110|IF_ID[0]         ; -5.952   ; -0.282 ; N/A      ; N/A     ; 0.000               ;
;  KEY[1]                          ; -137.941 ; -3.544 ; N/A      ; N/A     ; -178.524            ;
;  clk_div:comb_7|clock_100Khz_reg ; -0.141   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:comb_7|clock_100hz_reg  ; -0.280   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:comb_7|clock_10Hz_reg   ; -0.276   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:comb_7|clock_10Khz_reg  ; -0.302   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:comb_7|clock_1Khz_reg   ; -0.151   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:comb_7|clock_1Mhz_reg   ; -0.131   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 2.301  ; 2.301  ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 2.301  ; 2.301  ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 1.540  ; 1.540  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; -1.326 ; -1.326 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; -1.374 ; -1.374 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; -1.392 ; -1.392 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; -1.223 ; -1.223 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; -1.298 ; -1.298 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; -1.322 ; -1.322 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; -1.464 ; -1.464 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; -1.331 ; -1.331 ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; -1.392 ; -1.392 ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; -1.344 ; -1.344 ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; -2.264 ; -2.264 ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; -2.307 ; -2.307 ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; -2.304 ; -2.304 ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; 0.659  ; 0.659  ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; 0.642  ; 0.642  ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; 1.377  ; 1.377  ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; 1.540  ; 1.540  ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -0.892 ; -0.892 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -0.892 ; -0.892 ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 4.305  ; 4.305  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; 2.321  ; 2.321  ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; 2.414  ; 2.414  ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; 2.421  ; 2.421  ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; 2.164  ; 2.164  ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; 2.378  ; 2.378  ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; 2.313  ; 2.313  ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; 2.619  ; 2.619  ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; 2.328  ; 2.328  ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; 2.505  ; 2.505  ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; 2.481  ; 2.481  ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; 4.237  ; 4.237  ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; 4.305  ; 4.305  ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; 4.302  ; 4.302  ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; -0.341 ; -0.341 ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; -0.333 ; -0.333 ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; -0.298 ; -0.298 ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; -0.383 ; -0.383 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; LCD_DATA[*]  ; CLOCK_50                ; 7.843  ; 7.843  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[0] ; CLOCK_50                ; 7.637  ; 7.637  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[1] ; CLOCK_50                ; 7.652  ; 7.652  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[2] ; CLOCK_50                ; 7.655  ; 7.655  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[3] ; CLOCK_50                ; 7.843  ; 7.843  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[4] ; CLOCK_50                ; 7.759  ; 7.759  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[5] ; CLOCK_50                ; 7.631  ; 7.631  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[6] ; CLOCK_50                ; 7.793  ; 7.793  ; Rise       ; CLOCK_50                ;
;  LCD_DATA[7] ; CLOCK_50                ; 7.593  ; 7.593  ; Rise       ; CLOCK_50                ;
; LCD_EN       ; CLOCK_50                ; 7.320  ; 7.320  ; Rise       ; CLOCK_50                ;
; LCD_RS       ; CLOCK_50                ; 7.381  ; 7.381  ; Rise       ; CLOCK_50                ;
; LEDR[*]      ; IF_ID:comb_110|IF_ID[0] ; 8.301  ; 8.301  ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[1]     ; IF_ID:comb_110|IF_ID[0] ; 6.621  ; 6.621  ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[2]     ; IF_ID:comb_110|IF_ID[0] ; 8.301  ; 8.301  ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
; HEX0[*]      ; KEY[1]                  ; 12.459 ; 12.459 ; Rise       ; KEY[1]                  ;
;  HEX0[0]     ; KEY[1]                  ; 12.459 ; 12.459 ; Rise       ; KEY[1]                  ;
;  HEX0[1]     ; KEY[1]                  ; 12.435 ; 12.435 ; Rise       ; KEY[1]                  ;
;  HEX0[2]     ; KEY[1]                  ; 12.432 ; 12.432 ; Rise       ; KEY[1]                  ;
;  HEX0[3]     ; KEY[1]                  ; 12.208 ; 12.208 ; Rise       ; KEY[1]                  ;
;  HEX0[4]     ; KEY[1]                  ; 12.210 ; 12.210 ; Rise       ; KEY[1]                  ;
;  HEX0[5]     ; KEY[1]                  ; 12.184 ; 12.184 ; Rise       ; KEY[1]                  ;
;  HEX0[6]     ; KEY[1]                  ; 12.191 ; 12.191 ; Rise       ; KEY[1]                  ;
; HEX1[*]      ; KEY[1]                  ; 10.686 ; 10.686 ; Rise       ; KEY[1]                  ;
;  HEX1[0]     ; KEY[1]                  ; 10.579 ; 10.579 ; Rise       ; KEY[1]                  ;
;  HEX1[1]     ; KEY[1]                  ; 10.686 ; 10.686 ; Rise       ; KEY[1]                  ;
;  HEX1[2]     ; KEY[1]                  ; 10.250 ; 10.250 ; Rise       ; KEY[1]                  ;
;  HEX1[3]     ; KEY[1]                  ; 10.234 ; 10.234 ; Rise       ; KEY[1]                  ;
;  HEX1[4]     ; KEY[1]                  ; 10.296 ; 10.296 ; Rise       ; KEY[1]                  ;
;  HEX1[5]     ; KEY[1]                  ; 10.521 ; 10.521 ; Rise       ; KEY[1]                  ;
;  HEX1[6]     ; KEY[1]                  ; 10.548 ; 10.548 ; Rise       ; KEY[1]                  ;
; HEX2[*]      ; KEY[1]                  ; 10.946 ; 10.946 ; Rise       ; KEY[1]                  ;
;  HEX2[0]     ; KEY[1]                  ; 10.946 ; 10.946 ; Rise       ; KEY[1]                  ;
;  HEX2[1]     ; KEY[1]                  ; 10.591 ; 10.591 ; Rise       ; KEY[1]                  ;
;  HEX2[2]     ; KEY[1]                  ; 10.674 ; 10.674 ; Rise       ; KEY[1]                  ;
;  HEX2[3]     ; KEY[1]                  ; 10.643 ; 10.643 ; Rise       ; KEY[1]                  ;
;  HEX2[4]     ; KEY[1]                  ; 10.838 ; 10.838 ; Rise       ; KEY[1]                  ;
;  HEX2[5]     ; KEY[1]                  ; 10.946 ; 10.946 ; Rise       ; KEY[1]                  ;
;  HEX2[6]     ; KEY[1]                  ; 10.935 ; 10.935 ; Rise       ; KEY[1]                  ;
; HEX3[*]      ; KEY[1]                  ; 10.952 ; 10.952 ; Rise       ; KEY[1]                  ;
;  HEX3[0]     ; KEY[1]                  ; 10.851 ; 10.851 ; Rise       ; KEY[1]                  ;
;  HEX3[1]     ; KEY[1]                  ; 10.693 ; 10.693 ; Rise       ; KEY[1]                  ;
;  HEX3[2]     ; KEY[1]                  ; 10.736 ; 10.736 ; Rise       ; KEY[1]                  ;
;  HEX3[3]     ; KEY[1]                  ; 10.692 ; 10.692 ; Rise       ; KEY[1]                  ;
;  HEX3[4]     ; KEY[1]                  ; 10.733 ; 10.733 ; Rise       ; KEY[1]                  ;
;  HEX3[5]     ; KEY[1]                  ; 10.913 ; 10.913 ; Rise       ; KEY[1]                  ;
;  HEX3[6]     ; KEY[1]                  ; 10.952 ; 10.952 ; Rise       ; KEY[1]                  ;
; HEX4[*]      ; KEY[1]                  ; 10.976 ; 10.976 ; Rise       ; KEY[1]                  ;
;  HEX4[0]     ; KEY[1]                  ; 10.976 ; 10.976 ; Rise       ; KEY[1]                  ;
;  HEX4[1]     ; KEY[1]                  ; 10.976 ; 10.976 ; Rise       ; KEY[1]                  ;
;  HEX4[2]     ; KEY[1]                  ; 10.976 ; 10.976 ; Rise       ; KEY[1]                  ;
;  HEX4[3]     ; KEY[1]                  ; 10.951 ; 10.951 ; Rise       ; KEY[1]                  ;
;  HEX4[4]     ; KEY[1]                  ; 10.971 ; 10.971 ; Rise       ; KEY[1]                  ;
;  HEX4[6]     ; KEY[1]                  ; 10.678 ; 10.678 ; Rise       ; KEY[1]                  ;
; HEX5[*]      ; KEY[1]                  ; 11.246 ; 11.246 ; Rise       ; KEY[1]                  ;
;  HEX5[0]     ; KEY[1]                  ; 10.956 ; 10.956 ; Rise       ; KEY[1]                  ;
;  HEX5[1]     ; KEY[1]                  ; 10.910 ; 10.910 ; Rise       ; KEY[1]                  ;
;  HEX5[2]     ; KEY[1]                  ; 10.900 ; 10.900 ; Rise       ; KEY[1]                  ;
;  HEX5[3]     ; KEY[1]                  ; 11.236 ; 11.236 ; Rise       ; KEY[1]                  ;
;  HEX5[4]     ; KEY[1]                  ; 11.223 ; 11.223 ; Rise       ; KEY[1]                  ;
;  HEX5[5]     ; KEY[1]                  ; 11.099 ; 11.099 ; Rise       ; KEY[1]                  ;
;  HEX5[6]     ; KEY[1]                  ; 11.246 ; 11.246 ; Rise       ; KEY[1]                  ;
; HEX6[*]      ; KEY[1]                  ; 10.531 ; 10.531 ; Rise       ; KEY[1]                  ;
;  HEX6[0]     ; KEY[1]                  ; 10.224 ; 10.224 ; Rise       ; KEY[1]                  ;
;  HEX6[1]     ; KEY[1]                  ; 10.077 ; 10.077 ; Rise       ; KEY[1]                  ;
;  HEX6[2]     ; KEY[1]                  ; 10.177 ; 10.177 ; Rise       ; KEY[1]                  ;
;  HEX6[3]     ; KEY[1]                  ; 10.526 ; 10.526 ; Rise       ; KEY[1]                  ;
;  HEX6[4]     ; KEY[1]                  ; 10.531 ; 10.531 ; Rise       ; KEY[1]                  ;
;  HEX6[5]     ; KEY[1]                  ; 10.513 ; 10.513 ; Rise       ; KEY[1]                  ;
;  HEX6[6]     ; KEY[1]                  ; 10.499 ; 10.499 ; Rise       ; KEY[1]                  ;
; HEX7[*]      ; KEY[1]                  ; 10.982 ; 10.982 ; Rise       ; KEY[1]                  ;
;  HEX7[0]     ; KEY[1]                  ; 10.664 ; 10.664 ; Rise       ; KEY[1]                  ;
;  HEX7[1]     ; KEY[1]                  ; 10.715 ; 10.715 ; Rise       ; KEY[1]                  ;
;  HEX7[2]     ; KEY[1]                  ; 10.672 ; 10.672 ; Rise       ; KEY[1]                  ;
;  HEX7[3]     ; KEY[1]                  ; 10.659 ; 10.659 ; Rise       ; KEY[1]                  ;
;  HEX7[4]     ; KEY[1]                  ; 10.656 ; 10.656 ; Rise       ; KEY[1]                  ;
;  HEX7[5]     ; KEY[1]                  ; 10.982 ; 10.982 ; Rise       ; KEY[1]                  ;
;  HEX7[6]     ; KEY[1]                  ; 10.836 ; 10.836 ; Rise       ; KEY[1]                  ;
; LEDR[*]      ; KEY[1]                  ; 13.444 ; 13.444 ; Rise       ; KEY[1]                  ;
;  LEDR[2]     ; KEY[1]                  ; 13.444 ; 13.444 ; Rise       ; KEY[1]                  ;
+--------------+-------------------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; LCD_DATA[*]  ; CLOCK_50                ; 4.176 ; 4.176 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[0] ; CLOCK_50                ; 4.205 ; 4.205 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[1] ; CLOCK_50                ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[2] ; CLOCK_50                ; 4.224 ; 4.224 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[3] ; CLOCK_50                ; 4.332 ; 4.332 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[4] ; CLOCK_50                ; 4.305 ; 4.305 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[5] ; CLOCK_50                ; 4.198 ; 4.198 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[6] ; CLOCK_50                ; 4.371 ; 4.371 ; Rise       ; CLOCK_50                ;
;  LCD_DATA[7] ; CLOCK_50                ; 4.176 ; 4.176 ; Rise       ; CLOCK_50                ;
; LCD_EN       ; CLOCK_50                ; 4.042 ; 4.042 ; Rise       ; CLOCK_50                ;
; LCD_RS       ; CLOCK_50                ; 4.074 ; 4.074 ; Rise       ; CLOCK_50                ;
; LEDR[*]      ; IF_ID:comb_110|IF_ID[0] ; 3.439 ; 3.439 ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[1]     ; IF_ID:comb_110|IF_ID[0] ; 3.439 ; 3.439 ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
;  LEDR[2]     ; IF_ID:comb_110|IF_ID[0] ; 4.195 ; 4.195 ; Rise       ; IF_ID:comb_110|IF_ID[0] ;
; HEX0[*]      ; KEY[1]                  ; 6.301 ; 6.301 ; Rise       ; KEY[1]                  ;
;  HEX0[0]     ; KEY[1]                  ; 6.424 ; 6.424 ; Rise       ; KEY[1]                  ;
;  HEX0[1]     ; KEY[1]                  ; 6.398 ; 6.398 ; Rise       ; KEY[1]                  ;
;  HEX0[2]     ; KEY[1]                  ; 6.410 ; 6.410 ; Rise       ; KEY[1]                  ;
;  HEX0[3]     ; KEY[1]                  ; 6.309 ; 6.309 ; Rise       ; KEY[1]                  ;
;  HEX0[4]     ; KEY[1]                  ; 6.309 ; 6.309 ; Rise       ; KEY[1]                  ;
;  HEX0[5]     ; KEY[1]                  ; 6.301 ; 6.301 ; Rise       ; KEY[1]                  ;
;  HEX0[6]     ; KEY[1]                  ; 6.301 ; 6.301 ; Rise       ; KEY[1]                  ;
; HEX1[*]      ; KEY[1]                  ; 5.254 ; 5.254 ; Rise       ; KEY[1]                  ;
;  HEX1[0]     ; KEY[1]                  ; 5.461 ; 5.461 ; Rise       ; KEY[1]                  ;
;  HEX1[1]     ; KEY[1]                  ; 5.513 ; 5.513 ; Rise       ; KEY[1]                  ;
;  HEX1[2]     ; KEY[1]                  ; 5.279 ; 5.279 ; Rise       ; KEY[1]                  ;
;  HEX1[3]     ; KEY[1]                  ; 5.254 ; 5.254 ; Rise       ; KEY[1]                  ;
;  HEX1[4]     ; KEY[1]                  ; 5.298 ; 5.298 ; Rise       ; KEY[1]                  ;
;  HEX1[5]     ; KEY[1]                  ; 5.389 ; 5.389 ; Rise       ; KEY[1]                  ;
;  HEX1[6]     ; KEY[1]                  ; 5.412 ; 5.412 ; Rise       ; KEY[1]                  ;
; HEX2[*]      ; KEY[1]                  ; 5.406 ; 5.406 ; Rise       ; KEY[1]                  ;
;  HEX2[0]     ; KEY[1]                  ; 5.582 ; 5.582 ; Rise       ; KEY[1]                  ;
;  HEX2[1]     ; KEY[1]                  ; 5.406 ; 5.406 ; Rise       ; KEY[1]                  ;
;  HEX2[2]     ; KEY[1]                  ; 5.471 ; 5.471 ; Rise       ; KEY[1]                  ;
;  HEX2[3]     ; KEY[1]                  ; 5.454 ; 5.454 ; Rise       ; KEY[1]                  ;
;  HEX2[4]     ; KEY[1]                  ; 5.527 ; 5.527 ; Rise       ; KEY[1]                  ;
;  HEX2[5]     ; KEY[1]                  ; 5.582 ; 5.582 ; Rise       ; KEY[1]                  ;
;  HEX2[6]     ; KEY[1]                  ; 5.576 ; 5.576 ; Rise       ; KEY[1]                  ;
; HEX3[*]      ; KEY[1]                  ; 5.441 ; 5.441 ; Rise       ; KEY[1]                  ;
;  HEX3[0]     ; KEY[1]                  ; 5.490 ; 5.490 ; Rise       ; KEY[1]                  ;
;  HEX3[1]     ; KEY[1]                  ; 5.441 ; 5.441 ; Rise       ; KEY[1]                  ;
;  HEX3[2]     ; KEY[1]                  ; 5.464 ; 5.464 ; Rise       ; KEY[1]                  ;
;  HEX3[3]     ; KEY[1]                  ; 5.443 ; 5.443 ; Rise       ; KEY[1]                  ;
;  HEX3[4]     ; KEY[1]                  ; 5.468 ; 5.468 ; Rise       ; KEY[1]                  ;
;  HEX3[5]     ; KEY[1]                  ; 5.538 ; 5.538 ; Rise       ; KEY[1]                  ;
;  HEX3[6]     ; KEY[1]                  ; 5.549 ; 5.549 ; Rise       ; KEY[1]                  ;
; HEX4[*]      ; KEY[1]                  ; 5.658 ; 5.658 ; Rise       ; KEY[1]                  ;
;  HEX4[0]     ; KEY[1]                  ; 5.785 ; 5.785 ; Rise       ; KEY[1]                  ;
;  HEX4[1]     ; KEY[1]                  ; 5.795 ; 5.795 ; Rise       ; KEY[1]                  ;
;  HEX4[2]     ; KEY[1]                  ; 5.795 ; 5.795 ; Rise       ; KEY[1]                  ;
;  HEX4[3]     ; KEY[1]                  ; 5.764 ; 5.764 ; Rise       ; KEY[1]                  ;
;  HEX4[4]     ; KEY[1]                  ; 5.784 ; 5.784 ; Rise       ; KEY[1]                  ;
;  HEX4[6]     ; KEY[1]                  ; 5.658 ; 5.658 ; Rise       ; KEY[1]                  ;
; HEX5[*]      ; KEY[1]                  ; 5.619 ; 5.619 ; Rise       ; KEY[1]                  ;
;  HEX5[0]     ; KEY[1]                  ; 5.652 ; 5.652 ; Rise       ; KEY[1]                  ;
;  HEX5[1]     ; KEY[1]                  ; 5.619 ; 5.619 ; Rise       ; KEY[1]                  ;
;  HEX5[2]     ; KEY[1]                  ; 5.621 ; 5.621 ; Rise       ; KEY[1]                  ;
;  HEX5[3]     ; KEY[1]                  ; 5.778 ; 5.778 ; Rise       ; KEY[1]                  ;
;  HEX5[4]     ; KEY[1]                  ; 5.749 ; 5.749 ; Rise       ; KEY[1]                  ;
;  HEX5[5]     ; KEY[1]                  ; 5.696 ; 5.696 ; Rise       ; KEY[1]                  ;
;  HEX5[6]     ; KEY[1]                  ; 5.775 ; 5.775 ; Rise       ; KEY[1]                  ;
; HEX6[*]      ; KEY[1]                  ; 5.280 ; 5.280 ; Rise       ; KEY[1]                  ;
;  HEX6[0]     ; KEY[1]                  ; 5.344 ; 5.344 ; Rise       ; KEY[1]                  ;
;  HEX6[1]     ; KEY[1]                  ; 5.280 ; 5.280 ; Rise       ; KEY[1]                  ;
;  HEX6[2]     ; KEY[1]                  ; 5.329 ; 5.329 ; Rise       ; KEY[1]                  ;
;  HEX6[3]     ; KEY[1]                  ; 5.528 ; 5.528 ; Rise       ; KEY[1]                  ;
;  HEX6[4]     ; KEY[1]                  ; 5.523 ; 5.523 ; Rise       ; KEY[1]                  ;
;  HEX6[5]     ; KEY[1]                  ; 5.508 ; 5.508 ; Rise       ; KEY[1]                  ;
;  HEX6[6]     ; KEY[1]                  ; 5.502 ; 5.502 ; Rise       ; KEY[1]                  ;
; HEX7[*]      ; KEY[1]                  ; 5.587 ; 5.587 ; Rise       ; KEY[1]                  ;
;  HEX7[0]     ; KEY[1]                  ; 5.617 ; 5.617 ; Rise       ; KEY[1]                  ;
;  HEX7[1]     ; KEY[1]                  ; 5.623 ; 5.623 ; Rise       ; KEY[1]                  ;
;  HEX7[2]     ; KEY[1]                  ; 5.591 ; 5.591 ; Rise       ; KEY[1]                  ;
;  HEX7[3]     ; KEY[1]                  ; 5.595 ; 5.595 ; Rise       ; KEY[1]                  ;
;  HEX7[4]     ; KEY[1]                  ; 5.587 ; 5.587 ; Rise       ; KEY[1]                  ;
;  HEX7[5]     ; KEY[1]                  ; 5.747 ; 5.747 ; Rise       ; KEY[1]                  ;
;  HEX7[6]     ; KEY[1]                  ; 5.697 ; 5.697 ; Rise       ; KEY[1]                  ;
; LEDR[*]      ; KEY[1]                  ; 7.147 ; 7.147 ; Rise       ; KEY[1]                  ;
;  LEDR[2]     ; KEY[1]                  ; 7.147 ; 7.147 ; Rise       ; KEY[1]                  ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_div:comb_7|clock_1Khz_reg   ; clk_div:comb_7|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Mhz_reg   ; clk_div:comb_7|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Hz_reg   ; clk_div:comb_7|clock_10Hz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Khz_reg  ; clk_div:comb_7|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100hz_reg  ; clk_div:comb_7|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Khz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Mhz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Hz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Khz_reg  ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100hz_reg  ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100Khz_reg ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                        ; CLOCK_50                        ; 1098     ; 0        ; 0        ; 0        ;
; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50                        ; 14       ; 0        ; 0        ; 0        ;
; IF_ID:comb_110|IF_ID[0]         ; IF_ID:comb_110|IF_ID[0]         ; 1        ; 1        ; 0        ; 0        ;
; KEY[1]                          ; IF_ID:comb_110|IF_ID[0]         ; 5        ; 0        ; 0        ; 0        ;
; IF_ID:comb_110|IF_ID[0]         ; KEY[1]                          ; 1        ; 1        ; 0        ; 0        ;
; KEY[1]                          ; KEY[1]                          ; 448      ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_div:comb_7|clock_1Khz_reg   ; clk_div:comb_7|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Mhz_reg   ; clk_div:comb_7|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Hz_reg   ; clk_div:comb_7|clock_10Hz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Khz_reg  ; clk_div:comb_7|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100hz_reg  ; clk_div:comb_7|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Khz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Mhz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Hz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Khz_reg  ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100hz_reg  ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100Khz_reg ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                        ; CLOCK_50                        ; 1098     ; 0        ; 0        ; 0        ;
; IF_ID:comb_110|IF_ID[0]         ; CLOCK_50                        ; 14       ; 0        ; 0        ; 0        ;
; IF_ID:comb_110|IF_ID[0]         ; IF_ID:comb_110|IF_ID[0]         ; 1        ; 1        ; 0        ; 0        ;
; KEY[1]                          ; IF_ID:comb_110|IF_ID[0]         ; 5        ; 0        ; 0        ; 0        ;
; IF_ID:comb_110|IF_ID[0]         ; KEY[1]                          ; 1        ; 1        ; 0        ; 0        ;
; KEY[1]                          ; KEY[1]                          ; 448      ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 67    ; 67   ;
; Unconstrained Output Port Paths ; 214   ; 214  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 03 13:11:18 2014
Info: Command: quartus_sta lab_4_2 -c lab_4_2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab_4_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_10Hz_reg clk_div:comb_7|clock_10Hz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_100hz_reg clk_div:comb_7|clock_100hz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_1Khz_reg clk_div:comb_7|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_10Khz_reg clk_div:comb_7|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_100Khz_reg clk_div:comb_7|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_1Mhz_reg clk_div:comb_7|clock_1Mhz_reg
    Info (332105): create_clock -period 1.000 -name IF_ID:comb_110|IF_ID[0] IF_ID:comb_110|IF_ID[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.952
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.952        -5.952 IF_ID:comb_110|IF_ID[0] 
    Info (332119):    -2.801      -104.453 CLOCK_50 
    Info (332119):    -2.241      -137.941 KEY[1] 
    Info (332119):    -0.239        -0.280 clk_div:comb_7|clock_100hz_reg 
    Info (332119):    -0.231        -0.302 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):    -0.209        -0.276 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):    -0.069        -0.151 clk_div:comb_7|clock_1Khz_reg 
    Info (332119):    -0.062        -0.131 clk_div:comb_7|clock_1Mhz_reg 
    Info (332119):    -0.061        -0.141 clk_div:comb_7|clock_100Khz_reg 
Info (332146): Worst-case hold slack is -3.544
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.544        -3.544 KEY[1] 
    Info (332119):    -0.282        -0.282 IF_ID:comb_110|IF_ID[0] 
    Info (332119):     0.123         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_100Khz_reg 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_100hz_reg 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_1Khz_reg 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_1Mhz_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -178.524 KEY[1] 
    Info (332119):    -1.380       -76.380 CLOCK_50 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_1Mhz_reg 
    Info (332119):     0.500         0.000 IF_ID:comb_110|IF_ID[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.706
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.706        -2.706 IF_ID:comb_110|IF_ID[0] 
    Info (332119):    -0.979       -41.107 KEY[1] 
    Info (332119):    -0.688       -15.658 CLOCK_50 
    Info (332119):     0.425         0.000 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):     0.432         0.000 clk_div:comb_7|clock_100hz_reg 
    Info (332119):     0.439         0.000 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):     0.508         0.000 clk_div:comb_7|clock_100Khz_reg 
    Info (332119):     0.508         0.000 clk_div:comb_7|clock_1Khz_reg 
    Info (332119):     0.509         0.000 clk_div:comb_7|clock_1Mhz_reg 
Info (332146): Worst-case hold slack is -2.212
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.212        -2.212 KEY[1] 
    Info (332119):    -0.202        -1.248 CLOCK_50 
    Info (332119):    -0.121        -0.121 IF_ID:comb_110|IF_ID[0] 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_100Khz_reg 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_100hz_reg 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_1Khz_reg 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_1Mhz_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -178.524 KEY[1] 
    Info (332119):    -1.380       -76.380 CLOCK_50 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_1Mhz_reg 
    Info (332119):     0.500         0.000 IF_ID:comb_110|IF_ID[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 427 megabytes
    Info: Processing ended: Mon Nov 03 13:11:20 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


