library ieee;
use ieee.std_logic_1164.all;

entity t_flipflop_tb is
	-- port ();
end t_flipflop_tb;

architecture Behavioral of t_flipflop_tb is

signal clk_tb : std_logic := '0';

begin

	clk_tb <= not clk_tb after 1ns;

	test: entity work.t_flipflop
	port map (
	
	);

end Behavioral;
