
*** Running vivado
    with args -log ALC.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ALC.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source ALC.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'f:/ECE 440/project4/project4/project4.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.dcp' for cell 'mem1'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/ECE 440/project4/project4/project4.srcs/constrs_1/imports/new/constraints.xdc]
Finished Parsing XDC File [F:/ECE 440/project4/project4/project4.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/ECE 440/project4/project4/project4.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 2 instances

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 518.469 ; gain = 269.980
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.242 . Memory (MB): peak = 551.152 ; gain = 32.684
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a908f053

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a908f053

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 989.418 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 1a908f053

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 989.418 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5 unconnected nets.
INFO: [Opt 31-11] Eliminated 7 unconnected cells.
Phase 3 Sweep | Checksum: 1c6998027

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 989.418 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1c6998027

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 989.418 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 989.418 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c6998027

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 989.418 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c6998027

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 989.418 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 989.418 ; gain = 470.949
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 989.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/ECE 440/project4/project4/project4.runs/impl_1/ALC_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/ECE 440/project4/project4/project4.runs/impl_1/ALC_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 989.418 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 989.418 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 170656b37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1b83cb5c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b83cb5c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1031.289 ; gain = 41.871
Phase 1 Placer Initialization | Checksum: 1b83cb5c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.378 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 208965064

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.528 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 208965064

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c936234f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.549 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f6f69cdc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f6f69cdc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.557 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 216c3ba60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.562 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19215bb2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.610 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19215bb2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.611 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19215bb2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.614 . Memory (MB): peak = 1031.289 ; gain = 41.871
Phase 3 Detail Placement | Checksum: 19215bb2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.616 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=97.670. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d4e3ed95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.647 . Memory (MB): peak = 1031.289 ; gain = 41.871
Phase 4.1 Post Commit Optimization | Checksum: d4e3ed95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.649 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d4e3ed95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.653 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d4e3ed95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.654 . Memory (MB): peak = 1031.289 ; gain = 41.871

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: b9c17bf4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.659 . Memory (MB): peak = 1031.289 ; gain = 41.871
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b9c17bf4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1031.289 ; gain = 41.871
Ending Placer Task | Checksum: a4f23367

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.664 . Memory (MB): peak = 1031.289 ; gain = 41.871
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1031.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/ECE 440/project4/project4/project4.runs/impl_1/ALC_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1031.289 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1031.289 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1031.289 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5a5d43c4 ConstDB: 0 ShapeSum: 4a94efa3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6ae7319c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1097.492 ; gain = 61.707

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6ae7319c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1097.492 ; gain = 61.707

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6ae7319c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.668 ; gain = 73.883

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6ae7319c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.668 ; gain = 73.883
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21a7e6ec8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=97.544 | TNS=0.000  | WHS=-0.142 | THS=-0.430 |

Phase 2 Router Initialization | Checksum: 1ce71b530

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 17ab77a09

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 150e7e4c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=97.456 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16cfbd54f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 185f5169a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=97.456 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21fb1efb1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 21fb1efb1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=97.456 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 197fff11a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 197fff11a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=97.456 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 228ac7d71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 228ac7d71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=97.456 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 228ac7d71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012
Phase 4 Rip-up And Reroute | Checksum: 228ac7d71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 228ac7d71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 228ac7d71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012
Phase 5 Delay and Skew Optimization | Checksum: 228ac7d71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f13ef66e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=97.609 | TNS=0.000  | WHS=0.085  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13bf0317d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012
Phase 6 Post Hold Fix | Checksum: 13bf0317d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00126689 %
  Global Horizontal Routing Utilization  = 0.00137868 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13d0fc335

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.797 ; gain = 78.012

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13d0fc335

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.313 ; gain = 78.527

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b1b8a8eb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.313 ; gain = 78.527

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=97.609 | TNS=0.000  | WHS=0.085  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b1b8a8eb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.313 ; gain = 78.527
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.313 ; gain = 78.527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.313 ; gain = 83.023
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1114.313 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/ECE 440/project4/project4/project4.runs/impl_1/ALC_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/ECE 440/project4/project4/project4.runs/impl_1/ALC_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/ECE 440/project4/project4/project4.runs/impl_1/ALC_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file ALC_power_routed.rpt -pb ALC_power_summary_routed.pb -rpx ALC_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 12:58:14 2020...
