# rtl-project
This repository is an SystemVerilog project template that provides an example VUnit test bench and GitHub Actions job.
