// Seed: 1447314663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge 1) id_4 -= -1 - id_1 !== id_1;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    output supply1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri id_8,
    output wand id_9,
    input supply1 id_10,
    input tri id_11,
    input wire id_12,
    input tri1 id_13,
    input uwire id_14,
    input tri1 id_15,
    input wand id_16,
    input wor id_17,
    input tri id_18,
    input supply0 id_19,
    input tri id_20,
    input tri id_21,
    input wand id_22,
    input tri1 id_23,
    input wire id_24,
    input wire id_25,
    output wand id_26
);
  wire id_28;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28
  );
endmodule
