Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: ULA_Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ULA_Test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ULA_Test"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : ULA_Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/moduloPrincipal.vhd" in Library work.
Architecture somador1bitarch of Entity somador1bit is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/Somador4Bits.vhd" in Library work.
Architecture somador4bitsarch of Entity somador4bits is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/somador8Bits.vhd" in Library work.
Architecture somador8bitsarch of Entity somador8bits is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/Inversor.vhd" in Library work.
Architecture inversorarch of Entity inversor is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/multiplicador.vhd" in Library work.
Architecture multiplicadorarch of Entity multiplicador is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/portAnd.vhd" in Library work.
Architecture behavioral of Entity portand is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/portOu.vhd" in Library work.
Architecture portorarch of Entity portor is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/portXor.vhd" in Library work.
Architecture portxorarch of Entity portxor is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/ULA.vhd" in Library work.
Entity <ula> compiled.
Entity <ula> (Architecture <ulaarch>) compiled.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/contador.vhd" in Library work.
Architecture contadorarch of Entity contador is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/ULA_Test.vhd" in Library work.
Architecture ula_testarch of Entity ula_test is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ULA_Test> in library <work> (architecture <ula_testarch>).

Analyzing hierarchy for entity <ULA> in library <work> (architecture <ulaarch>).

Analyzing hierarchy for entity <contador> in library <work> (architecture <contadorarch>).

Analyzing hierarchy for entity <Somador4Bits> in library <work> (architecture <somador4bitsarch>).

Analyzing hierarchy for entity <Inversor> in library <work> (architecture <inversorarch>).

Analyzing hierarchy for entity <multiplicador> in library <work> (architecture <multiplicadorarch>).

Analyzing hierarchy for entity <portAnd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <portOr> in library <work> (architecture <portorarch>).

Analyzing hierarchy for entity <portXor> in library <work> (architecture <portxorarch>).

Analyzing hierarchy for entity <Somador1Bit> in library <work> (architecture <somador1bitarch>).

Analyzing hierarchy for entity <somador8Bits> in library <work> (architecture <somador8bitsarch>).

Analyzing hierarchy for entity <Somador4Bits> in library <work> (architecture <somador4bitsarch>).

Analyzing hierarchy for entity <Somador1Bit> in library <work> (architecture <somador1bitarch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ULA_Test> in library <work> (Architecture <ula_testarch>).
Entity <ULA_Test> analyzed. Unit <ULA_Test> generated.

Analyzing Entity <ULA> in library <work> (Architecture <ulaarch>).
WARNING:Xst:819 - "/home/juan/Documents/Sistemas_digitais/Projeto1/ULA.vhd" line 157: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <carryOutSomador>, <saidaSomador>, <carryOutSub>, <saidaSub>, <saidaMultiplicador>, <saidaAnd>, <saidaOr>, <saidaXor>, <entradaInvertida>, <entradaComplementada>, <entradaA>, <entradaB>
Entity <ULA> analyzed. Unit <ULA> generated.

Analyzing Entity <Somador4Bits> in library <work> (Architecture <somador4bitsarch>).
Entity <Somador4Bits> analyzed. Unit <Somador4Bits> generated.

Analyzing Entity <Somador1Bit> in library <work> (Architecture <somador1bitarch>).
Entity <Somador1Bit> analyzed. Unit <Somador1Bit> generated.

Analyzing Entity <Inversor> in library <work> (Architecture <inversorarch>).
Entity <Inversor> analyzed. Unit <Inversor> generated.

Analyzing Entity <multiplicador> in library <work> (Architecture <multiplicadorarch>).
Entity <multiplicador> analyzed. Unit <multiplicador> generated.

Analyzing Entity <somador8Bits> in library <work> (Architecture <somador8bitsarch>).
Entity <somador8Bits> analyzed. Unit <somador8Bits> generated.

Analyzing Entity <portAnd> in library <work> (Architecture <behavioral>).
Entity <portAnd> analyzed. Unit <portAnd> generated.

Analyzing Entity <portOr> in library <work> (Architecture <portorarch>).
Entity <portOr> analyzed. Unit <portOr> generated.

Analyzing Entity <portXor> in library <work> (Architecture <portxorarch>).
Entity <portXor> analyzed. Unit <portXor> generated.

Analyzing Entity <contador> in library <work> (Architecture <contadorarch>).
Entity <contador> analyzed. Unit <contador> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <contador>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/contador.vhd".
    Found 1-bit register for signal <saida>.
    Found 23-bit up counter for signal <prescaler_counter>.
    Found 23-bit comparator greater for signal <prescaler_counter$cmp_gt0000> created at line 55.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <contador> synthesized.


Synthesizing Unit <Inversor>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/Inversor.vhd".
Unit <Inversor> synthesized.


Synthesizing Unit <portAnd>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/portAnd.vhd".
Unit <portAnd> synthesized.


Synthesizing Unit <portOr>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/portOu.vhd".
Unit <portOr> synthesized.


Synthesizing Unit <portXor>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/portXor.vhd".
    Found 4-bit xor2 for signal <saida>.
Unit <portXor> synthesized.


Synthesizing Unit <Somador1Bit>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/moduloPrincipal.vhd".
    Found 1-bit xor2 for signal <resultado>.
    Found 1-bit xor2 for signal <carryOut$xor0000> created at line 45.
Unit <Somador1Bit> synthesized.


Synthesizing Unit <Somador4Bits>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/Somador4Bits.vhd".
Unit <Somador4Bits> synthesized.


Synthesizing Unit <somador8Bits>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/somador8Bits.vhd".
WARNING:Xst:647 - Input <cIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <somador8Bits> synthesized.


Synthesizing Unit <multiplicador>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/multiplicador.vhd".
WARNING:Xst:1780 - Signal <somaParcial3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <multiplicador> synthesized.


Synthesizing Unit <ULA>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/ULA.vhd".
WARNING:Xst:646 - Signal <carryOutCpl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <ultimoBit>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <penultimoBit>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit xor2 for signal <overflow$xor0000> created at line 169.
Unit <ULA> synthesized.


Synthesizing Unit <ULA_Test>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/ULA_Test.vhd".
    Found 1-bit register for signal <estado<0>>.
    Found 4-bit register for signal <numeroA>.
    Found 4-bit register for signal <numeroB>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <ULA_Test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 23-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 2
 4-bit register                                        : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 23-bit comparator greater                             : 1
# Xors                                                 : 74
 1-bit xor2                                            : 73
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <somador3> is unconnected in block <somador2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <somador4> is unconnected in block <somador2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <somador1> is unconnected in block <somador1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <somador2> is unconnected in block <somador1>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 23-bit up counter                                     : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 23-bit comparator greater                             : 1
# Xors                                                 : 74
 1-bit xor2                                            : 73
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ULA_Test> ...

Optimizing unit <ULA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ULA_Test, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ULA_Test.ngr
Top Level Output File Name         : ULA_Test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 180
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 26
#      LUT2                        : 9
#      LUT3                        : 16
#      LUT4                        : 59
#      MUXCY                       : 33
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 35
#      FDE                         : 8
#      FDR                         : 25
#      LDE_1                       : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 7
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       63  out of   5888     1%  
 Number of Slice Flip Flops:             35  out of  11776     0%  
 Number of 4 input LUTs:                115  out of  11776     0%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    372     4%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock/saida                        | NONE(numeroA_0)        | 9     |
CLKIN                              | BUFGP                  | 24    |
entrada<1>                         | IBUF+BUFG              | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.353ns (Maximum Frequency: 157.406MHz)
   Minimum input arrival time before clock: 4.597ns
   Maximum output required time after clock: 14.535ns
   Maximum combinational path delay: 12.405ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock/saida'
  Clock period: 2.812ns (frequency: 355.619MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               2.812ns (Levels of Logic = 1)
  Source:            estado_0 (FF)
  Destination:       numeroB_0 (FF)
  Source Clock:      clock/saida rising
  Destination Clock: clock/saida rising

  Data Path: estado_0 to numeroB_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.674  estado_0 (estado_0)
     LUT3:I0->O            4   0.648   0.587  numeroB_not00011 (numeroB_not0001)
     FDE:CE                    0.312          numeroB_0
    ----------------------------------------
    Total                      2.812ns (1.551ns logic, 1.261ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKIN'
  Clock period: 6.353ns (frequency: 157.406MHz)
  Total number of paths / destination ports: 828 / 47
-------------------------------------------------------------------------
Delay:               6.353ns (Levels of Logic = 13)
  Source:            clock/prescaler_counter_0 (FF)
  Destination:       clock/prescaler_counter_0 (FF)
  Source Clock:      CLKIN rising
  Destination Clock: CLKIN rising

  Data Path: clock/prescaler_counter_0 to clock/prescaler_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.590  clock/prescaler_counter_0 (clock/prescaler_counter_0)
     LUT4:I0->O            1   0.648   0.000  clock/Mcompar_prescaler_counter_cmp_gt0000_lut<0> (clock/Mcompar_prescaler_counter_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<0> (clock/Mcompar_prescaler_counter_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<1> (clock/Mcompar_prescaler_counter_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<2> (clock/Mcompar_prescaler_counter_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<3> (clock/Mcompar_prescaler_counter_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<4> (clock/Mcompar_prescaler_counter_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<5> (clock/Mcompar_prescaler_counter_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<6> (clock/Mcompar_prescaler_counter_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<7> (clock/Mcompar_prescaler_counter_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<8> (clock/Mcompar_prescaler_counter_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<9> (clock/Mcompar_prescaler_counter_cmp_gt0000_cy<9>)
     MUXCY:CI->O           2   0.141   0.447  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<10> (clock/Mcompar_prescaler_counter_cmp_gt0000_cy<10>)
     INV:I->O             23   0.648   1.202  clock/Mcompar_prescaler_counter_cmp_gt0000_cy<10>_inv_INV_0 (clock/prescaler_counter_cmp_gt0000)
     FDR:R                     0.869          clock/prescaler_counter_0
    ----------------------------------------
    Total                      6.353ns (4.114ns logic, 2.239ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock/saida'
  Total number of paths / destination ports: 27 / 18
-------------------------------------------------------------------------
Offset:              3.002ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       numeroB_0 (FF)
  Destination Clock: clock/saida rising

  Data Path: reset to numeroB_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.611  reset_IBUF (reset_IBUF)
     LUT3:I1->O            4   0.643   0.587  numeroB_not00011 (numeroB_not0001)
     FDE:CE                    0.312          numeroB_0
    ----------------------------------------
    Total                      3.002ns (1.804ns logic, 1.198ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'entrada<1>'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              4.597ns (Levels of Logic = 4)
  Source:            entrada<3> (PAD)
  Destination:       ula1/penultimoBit (LATCH)
  Destination Clock: entrada<1> rising

  Data Path: entrada<3> to ula1/penultimoBit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.849   1.194  entrada_3_IBUF (entrada_3_IBUF)
     LUT3:I0->O            4   0.648   0.730  ula1/saidaULA_0_cmp_eq000011 (ula1/overflow_and0000)
     LUT4:I0->O            1   0.648   0.000  ula1/carryOut_F (N22)
     MUXF5:I0->O           2   0.276   0.000  ula1/carryOut (carryOut_OBUF)
     LDE_1:D                   0.252          ula1/penultimoBit
    ----------------------------------------
    Total                      4.597ns (2.673ns logic, 1.924ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock/saida'
  Total number of paths / destination ports: 427 / 9
-------------------------------------------------------------------------
Offset:              14.535ns (Levels of Logic = 8)
  Source:            numeroA_1 (FF)
  Destination:       saida<7> (PAD)
  Source Clock:      clock/saida rising

  Data Path: numeroA_1 to saida<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.591   1.177  numeroA_1 (numeroA_1)
     LUT2:I0->O            2   0.648   0.590  ula1/multi/resultParcial2<2>1 (ula1/multi/resultParcial2<2>)
     LUT4:I0->O            3   0.648   0.674  ula1/multi/somador1/somador1/somador3/carryOut1 (ula1/multi/somador1/somador1/carryOut2)
     LUT4:I0->O            2   0.648   0.590  ula1/multi/somador1/somador1/somador4/Mxor_resultado_Result1 (ula1/multi/somaParcial1<3>)
     LUT4:I0->O            2   0.648   0.479  ula1/multi/somador3/somador1/somador4/carryOut1 (ula1/multi/somador3/carryOut1)
     LUT3:I2->O            2   0.648   0.479  ula1/multi/somador3/somador2/somador1/carryOut1 (ula1/multi/somador3/somador2/carryOut0)
     LUT3:I2->O            2   0.648   0.479  ula1/multi/somador3/somador2/somador2/carryOut1 (ula1/multi/somador3/somador2/carryOut1)
     LUT4:I2->O            1   0.648   0.420  ula1/saidaULA_7_mux00021 (saida_7_OBUF)
     OBUF:I->O                 4.520          saida_7_OBUF (saida<7>)
    ----------------------------------------
    Total                     14.535ns (9.647ns logic, 4.888ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'entrada<1>'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.811ns (Levels of Logic = 2)
  Source:            ula1/penultimoBit (LATCH)
  Destination:       overflow (PAD)
  Source Clock:      entrada<1> rising

  Data Path: ula1/penultimoBit to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.728   0.500  ula1/penultimoBit (ula1/penultimoBit)
     LUT3:I1->O            1   0.643   0.420  ula1/overflow1 (overflow_OBUF)
     OBUF:I->O                 4.520          overflow_OBUF (overflow)
    ----------------------------------------
    Total                      6.811ns (5.891ns logic, 0.920ns route)
                                       (86.5% logic, 13.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 145 / 10
-------------------------------------------------------------------------
Delay:               12.405ns (Levels of Logic = 7)
  Source:            entrada<2> (PAD)
  Destination:       saida<1> (PAD)

  Data Path: entrada<2> to saida<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.849   1.194  entrada_2_IBUF (entrada_2_IBUF)
     LUT4:I0->O            6   0.648   0.749  ula1/saidaULA_0_cmp_eq00041 (ula1/saidaULA_0_cmp_eq0004)
     LUT4:I1->O            1   0.643   0.563  ula1/saidaULA_1_mux000831 (ula1/saidaULA_1_mux000831)
     LUT3:I0->O            1   0.648   0.423  ula1/saidaULA_1_mux000894_SW0 (N10)
     LUT4:I3->O            1   0.648   0.452  ula1/saidaULA_1_mux000894 (ula1/saidaULA_1_mux000894)
     LUT4:I2->O            1   0.648   0.420  ula1/saidaULA_1_mux0008174 (saida_1_OBUF)
     OBUF:I->O                 4.520          saida_1_OBUF (saida<1>)
    ----------------------------------------
    Total                     12.405ns (8.604ns logic, 3.801ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.75 secs
 
--> 


Total memory usage is 509676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    3 (   0 filtered)

