git clone --depth 1 --no-tags https://github.com/PrajwalYelne/AES_256_Encryption_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/444429155
git clone --depth 1 --no-tags https://github.com/Ibrahimrahhal/design-lab.git f:/verilog_sva_gh_scraper/data/full_repos/444196547
git clone --depth 1 --no-tags https://github.com/david20571015/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/447836864
git clone --depth 1 --no-tags https://github.com/steven1lung/riscv_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/453090175
git clone --depth 1 --no-tags https://github.com/Aditya2487/PWM_Shift_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/450141602
git clone --depth 1 --no-tags https://github.com/JunnanLi/picoTSN.git f:/verilog_sva_gh_scraper/data/full_repos/451048101
git clone --depth 1 --no-tags https://github.com/mshah12/ece411-fa21.git f:/verilog_sva_gh_scraper/data/full_repos/444559342
git clone --depth 1 --no-tags https://github.com/wkxfudan/booth.git f:/verilog_sva_gh_scraper/data/full_repos/443660594
git clone --depth 1 --no-tags https://github.com/chubylive/MasterProjSivofE.git f:/verilog_sva_gh_scraper/data/full_repos/446219700
git clone --depth 1 --no-tags https://github.com/divyanshu943/DDCO-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/448018207
git clone --depth 1 --no-tags https://github.com/ychuang1234/2D-vector-length-calculation-implemented-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/446889121
git clone --depth 1 --no-tags https://github.com/PranitiV/ECE241-Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/447317892
git clone --depth 1 --no-tags https://github.com/thomasbiv/CDA4203-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/454806190
git clone --depth 1 --no-tags https://github.com/christianreivan/Bits-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/444857167
git clone --depth 1 --no-tags https://github.com/JStudiner/NotELEC374.git f:/verilog_sva_gh_scraper/data/full_repos/452822969
git clone --depth 1 --no-tags https://github.com/shelbyisnothere/VLSIProject.git f:/verilog_sva_gh_scraper/data/full_repos/452528637
git clone --depth 1 --no-tags https://github.com/pPetrichor/assignments.git f:/verilog_sva_gh_scraper/data/full_repos/453346325
git clone --depth 1 --no-tags https://github.com/muraguchi/uart_apb.git f:/verilog_sva_gh_scraper/data/full_repos/453460751
git clone --depth 1 --no-tags https://github.com/sgma-svn/CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/453812112
git clone --depth 1 --no-tags https://github.com/ararajs/fyp.git f:/verilog_sva_gh_scraper/data/full_repos/451526145
git clone --depth 1 --no-tags https://github.com/roderick1014/HLS-final-project-FINN.git f:/verilog_sva_gh_scraper/data/full_repos/451746316
git clone --depth 1 --no-tags https://github.com/GhiathAjam/LFSR_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/450686070
git clone --depth 1 --no-tags https://github.com/luke-mckay/cr_bin2gray.git f:/verilog_sva_gh_scraper/data/full_repos/443912399
git clone --depth 1 --no-tags https://github.com/MabinMat/DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/443831351
git clone --depth 1 --no-tags https://github.com/LEE-RUM/sixteen-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/444237089
git clone --depth 1 --no-tags https://github.com/derrickzhuyz/Design-of-MIPS-SOC-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/444144884
git clone --depth 1 --no-tags https://github.com/Parin2616/Verilog_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/444910301
git clone --depth 1 --no-tags https://github.com/sysu-lyw/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/443936111
git clone --depth 1 --no-tags https://github.com/guissalustiano/lab-dig-1.git f:/verilog_sva_gh_scraper/data/full_repos/447644584
git clone --depth 1 --no-tags https://github.com/saurabhsharan/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/446282275
git clone --depth 1 --no-tags https://github.com/ssadhikari/iS-CUBE-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/446574976
git clone --depth 1 --no-tags https://github.com/spi8as7/uart-baud-rate-controller.git f:/verilog_sva_gh_scraper/data/full_repos/446623759
git clone --depth 1 --no-tags https://github.com/matth2k/duc_hls.git f:/verilog_sva_gh_scraper/data/full_repos/451445966
git clone --depth 1 --no-tags https://github.com/e1810/bitxor.git f:/verilog_sva_gh_scraper/data/full_repos/448934125
git clone --depth 1 --no-tags https://github.com/thiagomslv/Cofre-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/448778505
git clone --depth 1 --no-tags https://github.com/Dhruv-Mahajan1/Digital-Design-Labs-EEL2020.git f:/verilog_sva_gh_scraper/data/full_repos/449005300
git clone --depth 1 --no-tags https://github.com/mdzakirhussain/try2.git f:/verilog_sva_gh_scraper/data/full_repos/450366819
git clone --depth 1 --no-tags https://github.com/grantsmith09/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/451671840
git clone --depth 1 --no-tags https://github.com/Zsolt2000/Proiect-FC.git f:/verilog_sva_gh_scraper/data/full_repos/451202739
git clone --depth 1 --no-tags https://github.com/CWalker254/CPSC4210_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/447408524
git clone --depth 1 --no-tags https://github.com/mschof/ldmac.git f:/verilog_sva_gh_scraper/data/full_repos/447948659
git clone --depth 1 --no-tags https://github.com/abhinav0022/QuizGame-FastestFingerFirst.git f:/verilog_sva_gh_scraper/data/full_repos/448273644
git clone --depth 1 --no-tags https://github.com/joec1368/DDfinal.git f:/verilog_sva_gh_scraper/data/full_repos/445772434
git clone --depth 1 --no-tags https://github.com/yungen-lu/snake_game_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/445739373
git clone --depth 1 --no-tags https://github.com/MeharMishra/Logic-Gates.git f:/verilog_sva_gh_scraper/data/full_repos/449237115
git clone --depth 1 --no-tags https://github.com/MeharMishra/Sequence-Detector-101010.git f:/verilog_sva_gh_scraper/data/full_repos/449231729
git clone --depth 1 --no-tags https://github.com/GrootLiu/VerilogLearning.git f:/verilog_sva_gh_scraper/data/full_repos/452305748
git clone --depth 1 --no-tags https://github.com/aokurr/FinalProject-MiniMips.git f:/verilog_sva_gh_scraper/data/full_repos/450962776
git clone --depth 1 --no-tags https://github.com/llehg/fpga_cpu_debugger.git f:/verilog_sva_gh_scraper/data/full_repos/446968788
git clone --depth 1 --no-tags https://github.com/UsamaAyub-EE/RISC-V-processor-with-5-stage-pipeline-a-hazard-unit-and-CSR-unit-for-GCD-computation.git f:/verilog_sva_gh_scraper/data/full_repos/447201037
git clone --depth 1 --no-tags https://github.com/UsamaAyub-EE/RISC-V-processor-with-5-stage-pipeline-hazard-unit-and-CSR-module.git f:/verilog_sva_gh_scraper/data/full_repos/447202779
git clone --depth 1 --no-tags https://github.com/c-whitaker00/VLSI_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/448078839
git clone --depth 1 --no-tags https://github.com/IancutEusebiu/MTP.git f:/verilog_sva_gh_scraper/data/full_repos/447135532
git clone --depth 1 --no-tags https://github.com/yhs1202/DigitalLab_exp9.git f:/verilog_sva_gh_scraper/data/full_repos/455403266
git clone --depth 1 --no-tags https://github.com/dtantalidis2002/davidthings-spokefpga.git f:/verilog_sva_gh_scraper/data/full_repos/455283630
git clone --depth 1 --no-tags https://github.com/HamzahDweik/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/455693225
git clone --depth 1 --no-tags https://github.com/sasankauppuluri/Built-In-Self-Test.git f:/verilog_sva_gh_scraper/data/full_repos/455060238
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab24.git f:/verilog_sva_gh_scraper/data/full_repos/455569770
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/wp01-2021-2-grupo03-2021-2.git f:/verilog_sva_gh_scraper/data/full_repos/449530694
git clone --depth 1 --no-tags https://github.com/thkim2031/4x4-booth-2-multiplier-unsigned.git f:/verilog_sva_gh_scraper/data/full_repos/449690484
git clone --depth 1 --no-tags https://github.com/mohd-khalid/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/453809870
git clone --depth 1 --no-tags https://github.com/wait-how/miniproc.git f:/verilog_sva_gh_scraper/data/full_repos/453763315
git clone --depth 1 --no-tags https://github.com/VictorAgarkov/spartan6-multilayer-counter.git f:/verilog_sva_gh_scraper/data/full_repos/452762986
git clone --depth 1 --no-tags https://github.com/foleyb6/CompArchSpring2022.git f:/verilog_sva_gh_scraper/data/full_repos/452866676
git clone --depth 1 --no-tags https://github.com/khollbach/coursework.git f:/verilog_sva_gh_scraper/data/full_repos/452837803
git clone --depth 1 --no-tags https://github.com/brianvlee5/7digit_on_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/454321059
git clone --depth 1 --no-tags https://github.com/twill777/CpuDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/452841205
git clone --depth 1 --no-tags https://github.com/shamalweerasooriya/8-bit-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/449594291
git clone --depth 1 --no-tags https://github.com/HarryZ10/simon-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/446699522
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/450537764
git clone --depth 1 --no-tags https://github.com/wanghaMAX/bsv-learn.git f:/verilog_sva_gh_scraper/data/full_repos/450380413
git clone --depth 1 --no-tags https://github.com/subrotoece/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/451550681
git clone --depth 1 --no-tags https://github.com/pawlex/am386sx.git f:/verilog_sva_gh_scraper/data/full_repos/452070363
git clone --depth 1 --no-tags https://github.com/lsammarone/dnn-accelerator-top-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/452426843
git clone --depth 1 --no-tags https://github.com/Jack24658735/ICLAB_final.git f:/verilog_sva_gh_scraper/data/full_repos/452858023
git clone --depth 1 --no-tags https://github.com/kwiltsey/Lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/452871137
git clone --depth 1 --no-tags https://github.com/Palacios1337/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/452874915
git clone --depth 1 --no-tags https://github.com/vanessa2213/Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/453191601
git clone --depth 1 --no-tags https://github.com/sss08leon/test1.git f:/verilog_sva_gh_scraper/data/full_repos/449739712
git clone --depth 1 --no-tags https://github.com/yulimmm/FPGA-Study.git f:/verilog_sva_gh_scraper/data/full_repos/450832981
git clone --depth 1 --no-tags https://github.com/aaluong/ENGR-378.git f:/verilog_sva_gh_scraper/data/full_repos/450998152
git clone --depth 1 --no-tags https://github.com/ArpitNITC/Verilog_miniprojects.git f:/verilog_sva_gh_scraper/data/full_repos/451115736
git clone --depth 1 --no-tags https://github.com/zMo0/lessDisastrousButStill.git f:/verilog_sva_gh_scraper/data/full_repos/448509486
git clone --depth 1 --no-tags https://github.com/hphuckhanh/Simple-door-lock-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/448557172
git clone --depth 1 --no-tags https://github.com/MeharMishra/D-Flip-Flop.git f:/verilog_sva_gh_scraper/data/full_repos/449228327
git clone --depth 1 --no-tags https://github.com/lsammarone/dnn-accelerator-unit-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/449935504
git clone --depth 1 --no-tags https://github.com/lapnd/RISCV-CXX.git f:/verilog_sva_gh_scraper/data/full_repos/450011342
git clone --depth 1 --no-tags https://github.com/laurapellizari/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/449790186
git clone --depth 1 --no-tags https://github.com/danedebugs/MIPS-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/450597018
git clone --depth 1 --no-tags https://github.com/harry11070723/2022_TSRI_Cell-based-IC-Implementation-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/449962573
git clone --depth 1 --no-tags https://github.com/geetanshkaul/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/451453810
git clone --depth 1 --no-tags https://github.com/lorenzocarrano/BIST_Architecture_for_RI5CY_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/445323155
git clone --depth 1 --no-tags https://github.com/sonpro147/ktmt.git f:/verilog_sva_gh_scraper/data/full_repos/444095083
git clone --depth 1 --no-tags https://github.com/Akshay-Kaushik/16-bit-LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/445785267
git clone --depth 1 --no-tags https://github.com/1z2s3e4v/CVSD_GSIM.git f:/verilog_sva_gh_scraper/data/full_repos/445756059
git clone --depth 1 --no-tags https://github.com/musabhc/fb-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/445132993
git clone --depth 1 --no-tags https://github.com/AllenCheng0328/cvsd_final.git f:/verilog_sva_gh_scraper/data/full_repos/445067000
git clone --depth 1 --no-tags https://github.com/AccRan950E/Verilog-for-TMAG5170.git f:/verilog_sva_gh_scraper/data/full_repos/445098470
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/445182314
git clone --depth 1 --no-tags https://github.com/tuancoiz4/PHY-controller.git f:/verilog_sva_gh_scraper/data/full_repos/448483588
