<stg><name>A_IO_L2_in_4_x1</name>


<trans_list>

<trans id="197" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="2" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1546" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1546" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1548" val="0"/>
<literal name="arb_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="4" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1548" val="0"/>
<literal name="arb_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1548" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="icmp_ln870_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="icmp_ln870_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1556" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1556" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_19" val="1"/>
<literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="9" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="intra_trans_en_10" val="1"/>
<literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="10" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="intra_trans_en_10" val="1"/>
<literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="10" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_10" val="0"/>
</and_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="icmp_ln890_1551" val="1"/>
</and_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="icmp_ln890_1554" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1558" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1558" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="13" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1553" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1553" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="17" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1557" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="18" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1557" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1547" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1547" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_0_x156, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_5_x19, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_4_x18, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_0_x156, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_5_x19, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_4_x18, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %local_A_ping_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:7 %local_A_pong_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln21015 = br void

]]></Node>
<StgValue><ssdm name="br_ln21015"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c0_V = phi i5 %add_ln691, void, i5 0, void

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en = phi i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %add_ln691 = add i5 %c0_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln890 = icmp_eq  i5 %c0_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln21015 = br i1 %icmp_ln890, void %.split36, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln21015"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:0 %specloopname_ln21015 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1242

]]></Node>
<StgValue><ssdm name="specloopname_ln21015"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.split36:1 %br_ln21016 = br void

]]></Node>
<StgValue><ssdm name="br_ln21016"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln890 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c1_V = phi i5 %add_ln691_1851, void, i5 0, void %.split36

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en_9 = phi i1 1, void, i1 %intra_trans_en, void %.split36

]]></Node>
<StgValue><ssdm name="intra_trans_en_9"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %add_ln691_1851 = add i5 %c1_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1851"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln890_1546 = icmp_eq  i5 %c1_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1546"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln21016 = br i1 %icmp_ln890_1546, void %.split34, void

]]></Node>
<StgValue><ssdm name="br_ln21016"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:0 %specloopname_ln21016 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1683

]]></Node>
<StgValue><ssdm name="specloopname_ln21016"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.split34:1 %br_ln21017 = br void

]]></Node>
<StgValue><ssdm name="br_ln21017"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c2_V = phi i6 0, void %.split34, i6 %add_ln691_1856, void %.loopexit436

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en_10 = phi i1 %intra_trans_en_9, void %.split34, i1 1, void %.loopexit436

]]></Node>
<StgValue><ssdm name="intra_trans_en_10"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %arb_23 = phi i1 0, void %.split34, i1 %arb, void %.loopexit436

]]></Node>
<StgValue><ssdm name="arb_23"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln691_1856 = add i6 %c2_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1856"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln890_1548 = icmp_eq  i6 %c2_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1548"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln21017 = br i1 %icmp_ln890_1548, void %.split32, void

]]></Node>
<StgValue><ssdm name="br_ln21017"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split32:0 %specloopname_ln21017 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1211

]]></Node>
<StgValue><ssdm name="specloopname_ln21017"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32:1 %br_ln21021 = br i1 %arb_23, void %.preheader11.preheader, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln21021"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1548" val="0"/>
<literal name="arb_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0 %br_ln890 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1548" val="0"/>
<literal name="arb_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln890 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1548" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader11:0 %c3_V_19 = phi i4 %add_ln691_1858, void %.loopexit432, i4 4, void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="c3_V_19"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:1 %icmp_ln890_1550 = icmp_eq  i4 %c3_V_19, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1550"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:3 %br_ln21022 = br i1 %icmp_ln890_1550, void %.split26, void

]]></Node>
<StgValue><ssdm name="br_ln21022"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1208

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split26:1 %icmp_ln870_19 = icmp_eq  i4 %c3_V_19, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln870_19"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split26:2 %br_ln21025 = br i1 %icmp_ln870_19, void %.preheader8.preheader, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln21025"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="icmp_ln870_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0 %br_ln890 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="icmp_ln870_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln890 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln21049 = br i1 %intra_trans_en_10, void %.loopexit436, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln21049"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="1"/>
<literal name="intra_trans_en_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0 %br_ln890 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader8:0 %c4_V_19 = phi i4 %add_ln691_1855, void %.split22, i4 0, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="c4_V_19"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:1 %add_ln691_1855 = add i4 %c4_V_19, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1855"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:2 %icmp_ln890_1556 = icmp_eq  i4 %c4_V_19, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1556"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4 %br_ln21037 = br i1 %icmp_ln890_1556, void %.split22, void %.loopexit432.loopexit

]]></Node>
<StgValue><ssdm name="br_ln21037"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1556" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.loopexit432.loopexit:0 %br_ln0 = br void %.loopexit432

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln21037 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2232

]]></Node>
<StgValue><ssdm name="specloopname_ln21037"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:1 %tmp_277 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x18

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split22:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_5_x19, i512 %tmp_277

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.split22:3 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader9:0 %c4_V_18 = phi i4 %add_ln691_1854, void %.split24, i4 0, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="c4_V_18"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:1 %add_ln691_1854 = add i4 %c4_V_18, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1854"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:3 %icmp_ln890_1555 = icmp_eq  i4 %c4_V_18, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1555"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="4">
<![CDATA[
.preheader9:2 %zext_ln890_302 = zext i4 %c4_V_18

]]></Node>
<StgValue><ssdm name="zext_ln890_302"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:5 %br_ln21026 = br i1 %icmp_ln890_1555, void %.split24, void %.loopexit432.loopexit45

]]></Node>
<StgValue><ssdm name="br_ln21026"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_19" val="1"/>
<literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln21026 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1218

]]></Node>
<StgValue><ssdm name="specloopname_ln21026"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_19" val="1"/>
<literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split24:1 %tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_19" val="1"/>
<literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:2 %local_A_pong_V_0_addr = getelementptr i512 %local_A_pong_V_0, i64 0, i64 %zext_ln890_302

]]></Node>
<StgValue><ssdm name="local_A_pong_V_0_addr"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_19" val="1"/>
<literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split24:3 %store_ln21033 = store i512 %tmp, i3 %local_A_pong_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln21033"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_19" val="1"/>
<literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.split24:4 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_19" val="1"/>
<literal name="icmp_ln890_1555" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.loopexit432.loopexit45:0 %br_ln0 = br void %.loopexit432

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit432:0 %add_ln691_1858 = add i4 %c3_V_19, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1858"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.loopexit432:1 %br_ln0 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="intra_trans_en_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6:0 %c6_V_42 = phi i4 %add_ln691_1861, void, i4 0, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="c6_V_42"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="intra_trans_en_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:1 %add_ln691_1861 = add i4 %c6_V_42, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1861"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="intra_trans_en_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:2 %icmp_ln890_1554 = icmp_eq  i4 %c6_V_42, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1554"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="intra_trans_en_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="intra_trans_en_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4 %br_ln21050 = br i1 %icmp_ln890_1554, void %.split30, void %.loopexit436.loopexit44

]]></Node>
<StgValue><ssdm name="br_ln21050"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="intra_trans_en_10" val="1"/>
<literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:0 %specloopname_ln21050 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2367

]]></Node>
<StgValue><ssdm name="specloopname_ln21050"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="intra_trans_en_10" val="1"/>
<literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.split30:1 %br_ln21052 = br void

]]></Node>
<StgValue><ssdm name="br_ln21052"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="intra_trans_en_10" val="1"/>
<literal name="icmp_ln890_1554" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.loopexit436.loopexit44:0 %br_ln0 = br void %.loopexit436

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="intra_trans_en_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0 %c6_V_41 = phi i4 %add_ln691_1859, void, i4 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="c6_V_41"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="intra_trans_en_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1 %add_ln691_1859 = add i4 %c6_V_41, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1859"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="intra_trans_en_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:2 %icmp_ln890_1551 = icmp_eq  i4 %c6_V_41, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1551"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="intra_trans_en_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="intra_trans_en_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4 %br_ln21093 = br i1 %icmp_ln890_1551, void %.split20, void %.loopexit436.loopexit

]]></Node>
<StgValue><ssdm name="br_ln21093"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="intra_trans_en_10" val="1"/>
<literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln21093 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2333

]]></Node>
<StgValue><ssdm name="specloopname_ln21093"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="intra_trans_en_10" val="1"/>
<literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.split20:1 %br_ln21095 = br void

]]></Node>
<StgValue><ssdm name="br_ln21095"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="intra_trans_en_10" val="1"/>
<literal name="icmp_ln890_1551" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.loopexit436.loopexit:0 %br_ln0 = br void %.loopexit436

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_10" val="0"/>
</and_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="icmp_ln890_1551" val="1"/>
</and_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="icmp_ln890_1554" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit436:0 %arb = xor i1 %arb_23, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_10" val="0"/>
</and_exp><and_exp><literal name="arb_23" val="1"/>
<literal name="icmp_ln890_1551" val="1"/>
</and_exp><and_exp><literal name="arb_23" val="0"/>
<literal name="icmp_ln890_1554" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
.loopexit436:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_18 = phi i4 %add_ln691_1862, void %.split28, i4 0, void %.split30

]]></Node>
<StgValue><ssdm name="c7_V_18"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1862 = add i4 %c7_V_18, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1862"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="4">
<![CDATA[
:2 %zext_ln890_304 = zext i4 %c7_V_18

]]></Node>
<StgValue><ssdm name="zext_ln890_304"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln890_1558 = icmp_eq  i4 %c7_V_18, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1558"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln21052 = br i1 %icmp_ln890_1558, void %.split28, void

]]></Node>
<StgValue><ssdm name="br_ln21052"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:1 %local_A_ping_V_0_addr_10 = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890_304

]]></Node>
<StgValue><ssdm name="local_A_ping_V_0_addr_10"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="3">
<![CDATA[
.split28:2 %local_A_ping_V_0_load_5 = load i3 %local_A_ping_V_0_addr_10

]]></Node>
<StgValue><ssdm name="local_A_ping_V_0_load_5"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1558" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:0 %specloopname_ln21052 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1209

]]></Node>
<StgValue><ssdm name="specloopname_ln21052"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="3">
<![CDATA[
.split28:2 %local_A_ping_V_0_load_5 = load i3 %local_A_ping_V_0_addr_10

]]></Node>
<StgValue><ssdm name="local_A_ping_V_0_load_5"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split28:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_4_0_x156, i512 %local_A_ping_V_0_load_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.split28:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5:0 %c3_V = phi i4 %add_ln691_1857, void %.loopexit434, i4 4, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="c3_V"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:1 %icmp_ln890_1549 = icmp_eq  i4 %c3_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1549"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:3 %br_ln21065 = br i1 %icmp_ln890_1549, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln21065"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2207

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split16:1 %icmp_ln870 = icmp_eq  i4 %c3_V, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split16:2 %br_ln21068 = br i1 %icmp_ln870, void %.preheader2.preheader, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln21068"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln890 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0 %br_ln890 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln21092 = br i1 %intra_trans_en_10, void %.loopexit436, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln21092"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_10" val="1"/>
<literal name="icmp_ln890_1549" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln890 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader2:0 %c4_V_17 = phi i4 %add_ln691_1853, void %.split12, i4 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="c4_V_17"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:1 %add_ln691_1853 = add i4 %c4_V_17, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1853"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:2 %icmp_ln890_1553 = icmp_eq  i4 %c4_V_17, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1553"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4 %br_ln21080 = br i1 %icmp_ln890_1553, void %.split12, void %.loopexit434.loopexit

]]></Node>
<StgValue><ssdm name="br_ln21080"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1553" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.loopexit434.loopexit:0 %br_ln0 = br void %.loopexit434

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln21080 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1061

]]></Node>
<StgValue><ssdm name="specloopname_ln21080"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split12:1 %tmp_279 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x18

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split12:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_5_x19, i512 %tmp_279

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.split12:3 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3:0 %c4_V = phi i4 %add_ln691_1852, void %.split14, i4 0, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1 %add_ln691_1852 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1852"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3 %icmp_ln890_1552 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1552"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="4">
<![CDATA[
.preheader3:2 %zext_ln890_301 = zext i4 %c4_V

]]></Node>
<StgValue><ssdm name="zext_ln890_301"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5 %br_ln21069 = br i1 %icmp_ln890_1552, void %.split14, void %.loopexit434.loopexit43

]]></Node>
<StgValue><ssdm name="br_ln21069"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln21069 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1220

]]></Node>
<StgValue><ssdm name="specloopname_ln21069"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:1 %tmp_278 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x18

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:2 %local_A_ping_V_0_addr_9 = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890_301

]]></Node>
<StgValue><ssdm name="local_A_ping_V_0_addr_9"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split14:3 %store_ln21076 = store i512 %tmp_278, i3 %local_A_ping_V_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln21076"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.split14:4 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_1552" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.loopexit434.loopexit43:0 %br_ln0 = br void %.loopexit434

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit434:0 %add_ln691_1857 = add i4 %c3_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1857"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.loopexit434:1 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_17 = phi i4 %add_ln691_1860, void %.split18, i4 0, void %.split20

]]></Node>
<StgValue><ssdm name="c7_V_17"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1860 = add i4 %c7_V_17, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1860"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="4">
<![CDATA[
:2 %zext_ln890_303 = zext i4 %c7_V_17

]]></Node>
<StgValue><ssdm name="zext_ln890_303"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln890_1557 = icmp_eq  i4 %c7_V_17, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1557"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln21095 = br i1 %icmp_ln890_1557, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln21095"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:1 %local_A_pong_V_0_addr_5 = getelementptr i512 %local_A_pong_V_0, i64 0, i64 %zext_ln890_303

]]></Node>
<StgValue><ssdm name="local_A_pong_V_0_addr_5"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="512" op_0_bw="3">
<![CDATA[
.split18:2 %local_A_pong_V_0_load = load i3 %local_A_pong_V_0_addr_5

]]></Node>
<StgValue><ssdm name="local_A_pong_V_0_load"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1557" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln21095 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2335

]]></Node>
<StgValue><ssdm name="specloopname_ln21095"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="512" op_0_bw="3">
<![CDATA[
.split18:2 %local_A_pong_V_0_load = load i3 %local_A_pong_V_0_addr_5

]]></Node>
<StgValue><ssdm name="local_A_pong_V_0_load"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split18:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_4_0_x156, i512 %local_A_pong_V_0_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.split18:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0 %c6_V = phi i4 %add_ln691_1849, void, i4 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1 %add_ln691_1849 = add i4 %c6_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1849"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2 %icmp_ln890_1545 = icmp_eq  i4 %c6_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1545"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln21117 = br i1 %icmp_ln890_1545, void %.split6, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln21117"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln21117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2228

]]></Node>
<StgValue><ssdm name="specloopname_ln21117"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.split6:1 %br_ln21119 = br void

]]></Node>
<StgValue><ssdm name="br_ln21119"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0">
<![CDATA[
.loopexit:0 %ret_ln21149 = ret

]]></Node>
<StgValue><ssdm name="ret_ln21149"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V = phi i4 %add_ln691_1850, void %.split, i4 0, void %.split6

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1850 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1850"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="4">
<![CDATA[
:2 %zext_ln890 = zext i4 %c7_V

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln890_1547 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1547"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln21119 = br i1 %icmp_ln890_1547, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln21119"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %local_A_ping_V_0_addr = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="local_A_ping_V_0_addr"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="512" op_0_bw="3">
<![CDATA[
.split:2 %local_A_ping_V_0_load = load i3 %local_A_ping_V_0_addr

]]></Node>
<StgValue><ssdm name="local_A_ping_V_0_load"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="193" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln21119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1135

]]></Node>
<StgValue><ssdm name="specloopname_ln21119"/></StgValue>
</operation>

<operation id="194" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="512" op_0_bw="3">
<![CDATA[
.split:2 %local_A_ping_V_0_load = load i3 %local_A_ping_V_0_addr

]]></Node>
<StgValue><ssdm name="local_A_ping_V_0_load"/></StgValue>
</operation>

<operation id="195" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_4_0_x156, i512 %local_A_ping_V_0_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="196" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
