Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 16 11:02:26 2025
| Host         : lab21 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             254 |          109 |
| Yes          | No                    | No                     |              52 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             531 |          179 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                    Enable Signal                                                                    |                                                   Set/Reset Signal                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                          |                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                    |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                 |                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                     |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                               |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                 |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                   |                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                6 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                         |                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                        |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                         |                                                                                                                      |                7 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_0[0]                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                 |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                        |                3 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                           |                7 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                           |               11 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_0[0] | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                             |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                         |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                        |                                                                                                                      |               10 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |               23 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[3].Mux_Select_LUT6/IReady_0           |                                                                                                                      |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |               55 |            102 |
|  design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                     |                                                                                                                      |               43 |            115 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[31]                                                                        |                                                                                                                      |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                              |               77 |            179 |
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+


