INFO-FLOW: Workspace /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1 opened at Fri Jan 13 09:08:46 EST 2023
Execute   add_files src/top.cpp 
INFO: [HLS 200-10] Adding design file 'src/top.cpp' to the project
Execute     is_xip src/top.cpp 
Execute   add_files src/common.hpp 
INFO: [HLS 200-10] Adding design file 'src/common.hpp' to the project
Execute   add_files src/parameters.hpp 
INFO: [HLS 200-10] Adding design file 'src/parameters.hpp' to the project
Execute   set_part xczu19eg-ffvc1760-2-i -tool vivado 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data single -quiet 
Command     ap_part_info done; 2.81 sec.
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu19eg 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       ap_part_info -data single -name xczu19eg-ffvc1760-2-i 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data resources 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 65340} {LUT 522720} {FF 1045440} {DSP48E 1968} {BRAM 1968} {URAM 128} 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.35 sec.
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 3.37 sec.
Execute   create_clock -period 5.0 -name default 
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/top.cpp as C++
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       is_encrypted src/top.cpp 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp
Command       clang done; 4.09 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.03 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp"  -o "/home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/useless.bc
Command       clang done; 5.51 sec.
INFO-FLOW: Done: GCC PP time: 11.6 seconds per iteration
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=/home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.19 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=/home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/all.directive.json -quiet -fix-errors /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.36 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command       ap_eval done; 2.36 sec.
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/modules.hpp:244:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:469:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:560:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:696:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:773:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1159:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1583:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2032:28
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2722:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/top.cpp:13:23
Execute       send_msg_by_id WARNING @200-471@%s%s 10 src/top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/top.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command         ap_eval done; 3.47 sec.
Execute         ap_eval exec -ignorestderr /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command         ap_eval done; 1.93 sec.
Command       tidy_31 done; 5.44 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.9 sec.
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.bc" 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.bc
Command       clang done; 6.09 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/top.g.bc -hls-opt -except-internalize kernel_4 -L/mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.g 
Command       llvm-ld done; 2.12 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 825.059 ; gain = 128.000 ; free physical = 12785 ; free virtual = 109470
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 825.059 ; gain = 128.000 ; free physical = 12785 ; free virtual = 109469
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.pp.bc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.14 sec.
Execute         llvm-ld /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.pp.0.bc -disable-opt -L/mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.95 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_4 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.g.0.bc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (src/modules.hpp:1177) in function 'void AttentionMatmul<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<dataword>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:866) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:882) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:912) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (src/modules.hpp:957) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:1089) in function 'void AttentionMatmulWrite<config_t_attention_matmul_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::OUT_DATA_WIDTH> > (*) [2], hls::stream<dataword>&)' completely with a factor of 1.
Command         transform done; 1.03 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 825.059 ; gain = 128.000 ; free physical = 12859 ; free virtual = 109507
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.g.1.bc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.43 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.g.2.prechk.bc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] src/modules.hpp:2000: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 889.824 ; gain = 192.766 ; free physical = 12754 ; free virtual = 109415
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.g.1.bc to /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.o.1.bc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1984) in function 'softmax_write_out<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1661) in function 'softmax_save_data<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (src/modules.hpp:1725) in function 'softmax_save_data<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1886) in function 'softmax_process_2<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (src/modules.hpp:1919) in function 'softmax_process_2<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1780) in function 'softmax_process_1<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1837) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1128) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:1083) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:928) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (src/modules.hpp:950) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:876) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:999) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1988) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1998) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1669) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1678) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1690) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1699) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1708) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (src/modules.hpp:1731) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1894) in function 'softmax_process_2<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1903) in function 'softmax_process_2<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1912) in function 'softmax_process_2<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (src/modules.hpp:1925) in function 'softmax_process_2<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1788) in function 'softmax_process_1<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1844) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1134) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:1091) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (src/modules.hpp:1098) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:938) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:955) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:884) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1005) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1011) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1025) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1030) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1039) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.data.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.id.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.dest.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.user.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.last.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_r.V.V' (src/modules.hpp:1162) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_c.V.V' (src/modules.hpp:1163) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_a.V.V' (src/modules.hpp:1166) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_b.V.V' (src/modules.hpp:1167) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_compute.V.V' (src/modules.hpp:1168) .
INFO: [XFORM 203-101] Partitioning array 'out_data.V' (src/modules.hpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'buffer.V' (src/modules.hpp:1651) accessed through non-constant indices on dimension 1 (src/modules.hpp:1681:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1651) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max.V' (src/modules.hpp:1646) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (src/modules.hpp:1647) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (src/modules.hpp:1648) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (src/modules.hpp:1649) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (src/modules.hpp:1768) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (src/modules.hpp:1769) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V.2' (src/modules.hpp:1770) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (src/modules.hpp:1771) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (src/modules.hpp:1873) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'buffer.V' (src/modules.hpp:1874) accessed through non-constant indices on dimension 1 (src/modules.hpp:1927:77), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1874) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (src/modules.hpp:1977) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.data.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.id.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.dest.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.user.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.last.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_r.V.V' (src/modules.hpp:1162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_c.V.V' (src/modules.hpp:1163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'AttentionMatmul<config_t_attention_matmul_4>', detected/extracted 7 process function(s): 
	 'AttentionMatmulArbiter<config_t_attention_matmul_4>'
	 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>128'
	 'AttentionMatmulReadA<config_t_attention_matmul_4>'
	 'AttentionMatmulReadB<config_t_attention_matmul_4>'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>129'
	 'AttentionMatmulWrite<config_t_attention_matmul_4>'
	 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Softmax<config_t_softmax_4>130', detected/extracted 5 process function(s): 
	 'softmax_save_data<config_t_softmax_4>131'
	 'softmax_process_1<config_t_softmax_4>132'
	 'softmax_QuantAct_1_channel<config_t_softmax_4>133'
	 'softmax_process_2<config_t_softmax_4>134'
	 'softmax_write_out<config_t_softmax_4>135'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_4', detected/extracted 2 process function(s): 
	 'AttentionMatmul<config_t_attention_matmul_4>'
	 'Softmax<config_t_softmax_4>130'.
Command         transform done; 70.06 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.o.1.tmp.bc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:1981:25) in function 'softmax_write_out<config_t_softmax_4>135'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1734:77) to (src/modules.hpp:1725:27) in function 'softmax_save_data<config_t_softmax_4>131'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1837:30) to (src/modules.hpp:1837:24) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>133'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1083:82) to (src/modules.hpp:1097:3) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1128:70) to (src/modules.hpp:1128:64) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:836:14) in function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>128'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>129'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>129' (src/modules.hpp:993:5)...120 expression(s) balanced.
Command         transform done; 49.9 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:18 ; elapsed = 00:02:46 . Memory (MB): peak = 1017.059 ; gain = 320.000 ; free physical = 11207 ; free virtual = 107936
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.o.2.bc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1981:27) in function 'softmax_write_out<config_t_softmax_4>135'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:1659:14) in function 'softmax_save_data<config_t_softmax_4>131' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:1884:14) in function 'softmax_process_2<config_t_softmax_4>134' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1778:14) in function 'softmax_process_1<config_t_softmax_4>132'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1835:14) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>133'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1126:16) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (src/modules.hpp:948:26) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>129'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:796:17) in function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'softmax_write_out<config_t_softmax_4>135' to 'softmax_write_out135' (src/modules.hpp:1945:72)
WARNING: [XFORM 203-631] Renaming function 'softmax_save_data<config_t_softmax_4>131' to 'softmax_save_data131' (src/modules.hpp:19:5)
WARNING: [XFORM 203-631] Renaming function 'softmax_process_2<config_t_softmax_4>134' to 'softmax_process_2134' (src/modules.hpp:1880:24)
WARNING: [XFORM 203-631] Renaming function 'softmax_process_1<config_t_softmax_4>132' to 'softmax_process_1132' (src/modules.hpp:1763:24)
WARNING: [XFORM 203-631] Renaming function 'softmax_QuantAct_1_channel<config_t_softmax_4>133' to 'softmax_QuantAct_1_c' (src/modules.hpp:1829:24)
WARNING: [XFORM 203-631] Renaming function 'Softmax<config_t_softmax_4>130' to 'Softmax130' (src/modules.hpp:2030:1)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulWrite<config_t_attention_matmul_4>' to 'AttentionMatmulWrite' (src/modules.hpp:1063:76)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' to 'AttentionMatmulSoftm' (src/modules.hpp:19:64)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadB<config_t_attention_matmul_4>' to 'AttentionMatmulReadB' (src/modules.hpp:19:33)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadA<config_t_attention_matmul_4>' to 'AttentionMatmulReadA' (src/modules.hpp:19:25)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>128' to 'AttentionMatmulQuant' (src/modules.hpp:19:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>129' to 'AttentionMatmulCompu' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' to 'AttentionMatmulArbit' (src/modules.hpp:19:22)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmul<config_t_attention_matmul_4>' to 'AttentionMatmul' (src/modules.hpp:1156:1)
Command         transform done; 60.9 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:09 ; elapsed = 00:03:47 . Memory (MB): peak = 1145.059 ; gain = 448.000 ; free physical = 9513 ; free virtual = 106285
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 185.59 sec.
Command     elaborate done; 222.43 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_4' ...
Execute       ap_set_top_model kernel_4 
Execute       get_model_list kernel_4 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kernel_4 
Execute       preproc_iomode -model Softmax130 
Execute       preproc_iomode -model softmax_write_out135 
Execute       preproc_iomode -model softmax_process_2134 
Execute       preproc_iomode -model softmax_QuantAct_1_c 
Execute       preproc_iomode -model softmax_process_1132 
Execute       preproc_iomode -model softmax_save_data131 
Execute       preproc_iomode -model AttentionMatmul 
Execute       preproc_iomode -model AttentionMatmulSoftm 
Execute       preproc_iomode -model AttentionMatmulWrite 
Execute       preproc_iomode -model AttentionMatmulCompu 
Execute       preproc_iomode -model AttentionMatmulReadB 
Execute       preproc_iomode -model AttentionMatmulReadA 
Execute       preproc_iomode -model AttentionMatmulQuant 
Execute       preproc_iomode -model AttentionMatmulArbit 
Execute       get_model_list kernel_4 -filter all-wo-channel 
INFO-FLOW: Model list for configure: AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4
INFO-FLOW: Configuring Module : AttentionMatmulArbit ...
Execute       set_default_model AttentionMatmulArbit 
Execute       apply_spec_resource_limit AttentionMatmulArbit 
INFO-FLOW: Configuring Module : AttentionMatmulQuant ...
Execute       set_default_model AttentionMatmulQuant 
Execute       apply_spec_resource_limit AttentionMatmulQuant 
INFO-FLOW: Configuring Module : AttentionMatmulReadA ...
Execute       set_default_model AttentionMatmulReadA 
Execute       apply_spec_resource_limit AttentionMatmulReadA 
INFO-FLOW: Configuring Module : AttentionMatmulReadB ...
Execute       set_default_model AttentionMatmulReadB 
Execute       apply_spec_resource_limit AttentionMatmulReadB 
INFO-FLOW: Configuring Module : AttentionMatmulCompu ...
Execute       set_default_model AttentionMatmulCompu 
Execute       apply_spec_resource_limit AttentionMatmulCompu 
INFO-FLOW: Configuring Module : AttentionMatmulWrite ...
Execute       set_default_model AttentionMatmulWrite 
Execute       apply_spec_resource_limit AttentionMatmulWrite 
INFO-FLOW: Configuring Module : AttentionMatmulSoftm ...
Execute       set_default_model AttentionMatmulSoftm 
Execute       apply_spec_resource_limit AttentionMatmulSoftm 
INFO-FLOW: Configuring Module : AttentionMatmul ...
Execute       set_default_model AttentionMatmul 
Execute       apply_spec_resource_limit AttentionMatmul 
INFO-FLOW: Configuring Module : softmax_save_data131 ...
Execute       set_default_model softmax_save_data131 
Execute       apply_spec_resource_limit softmax_save_data131 
INFO-FLOW: Configuring Module : softmax_process_1132 ...
Execute       set_default_model softmax_process_1132 
Execute       apply_spec_resource_limit softmax_process_1132 
INFO-FLOW: Configuring Module : softmax_QuantAct_1_c ...
Execute       set_default_model softmax_QuantAct_1_c 
Execute       apply_spec_resource_limit softmax_QuantAct_1_c 
INFO-FLOW: Configuring Module : softmax_process_2134 ...
Execute       set_default_model softmax_process_2134 
Execute       apply_spec_resource_limit softmax_process_2134 
INFO-FLOW: Configuring Module : softmax_write_out135 ...
Execute       set_default_model softmax_write_out135 
Execute       apply_spec_resource_limit softmax_write_out135 
INFO-FLOW: Configuring Module : Softmax130 ...
Execute       set_default_model Softmax130 
Execute       apply_spec_resource_limit Softmax130 
INFO-FLOW: Configuring Module : kernel_4 ...
Execute       set_default_model kernel_4 
Execute       apply_spec_resource_limit kernel_4 
INFO-FLOW: Model list for preprocess: AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4
INFO-FLOW: Preprocessing Module: AttentionMatmulArbit ...
Execute       set_default_model AttentionMatmulArbit 
Execute       cdfg_preprocess -model AttentionMatmulArbit 
Execute       rtl_gen_preprocess AttentionMatmulArbit 
INFO-FLOW: Preprocessing Module: AttentionMatmulQuant ...
Execute       set_default_model AttentionMatmulQuant 
Execute       cdfg_preprocess -model AttentionMatmulQuant 
Execute       rtl_gen_preprocess AttentionMatmulQuant 
INFO-FLOW: Preprocessing Module: AttentionMatmulReadA ...
Execute       set_default_model AttentionMatmulReadA 
Execute       cdfg_preprocess -model AttentionMatmulReadA 
Execute       rtl_gen_preprocess AttentionMatmulReadA 
INFO-FLOW: Preprocessing Module: AttentionMatmulReadB ...
Execute       set_default_model AttentionMatmulReadB 
Execute       cdfg_preprocess -model AttentionMatmulReadB 
Command       cdfg_preprocess done; 0.79 sec.
Execute       rtl_gen_preprocess AttentionMatmulReadB 
INFO-FLOW: Preprocessing Module: AttentionMatmulCompu ...
Execute       set_default_model AttentionMatmulCompu 
Execute       cdfg_preprocess -model AttentionMatmulCompu 
Command       cdfg_preprocess done; 0.85 sec.
Execute       rtl_gen_preprocess AttentionMatmulCompu 
INFO-FLOW: Preprocessing Module: AttentionMatmulWrite ...
Execute       set_default_model AttentionMatmulWrite 
Execute       cdfg_preprocess -model AttentionMatmulWrite 
Execute       rtl_gen_preprocess AttentionMatmulWrite 
INFO-FLOW: Preprocessing Module: AttentionMatmulSoftm ...
Execute       set_default_model AttentionMatmulSoftm 
Execute       cdfg_preprocess -model AttentionMatmulSoftm 
Execute       rtl_gen_preprocess AttentionMatmulSoftm 
INFO-FLOW: Preprocessing Module: AttentionMatmul ...
Execute       set_default_model AttentionMatmul 
Execute       cdfg_preprocess -model AttentionMatmul 
Execute       rtl_gen_preprocess AttentionMatmul 
INFO-FLOW: Preprocessing Module: softmax_save_data131 ...
Execute       set_default_model softmax_save_data131 
Execute       cdfg_preprocess -model softmax_save_data131 
Command       cdfg_preprocess done; 0.16 sec.
Execute       rtl_gen_preprocess softmax_save_data131 
INFO-FLOW: Preprocessing Module: softmax_process_1132 ...
Execute       set_default_model softmax_process_1132 
Execute       cdfg_preprocess -model softmax_process_1132 
Execute       rtl_gen_preprocess softmax_process_1132 
INFO-FLOW: Preprocessing Module: softmax_QuantAct_1_c ...
Execute       set_default_model softmax_QuantAct_1_c 
Execute       cdfg_preprocess -model softmax_QuantAct_1_c 
Execute       rtl_gen_preprocess softmax_QuantAct_1_c 
INFO-FLOW: Preprocessing Module: softmax_process_2134 ...
Execute       set_default_model softmax_process_2134 
Execute       cdfg_preprocess -model softmax_process_2134 
Execute       rtl_gen_preprocess softmax_process_2134 
INFO-FLOW: Preprocessing Module: softmax_write_out135 ...
Execute       set_default_model softmax_write_out135 
Execute       cdfg_preprocess -model softmax_write_out135 
Command       cdfg_preprocess done; 0.23 sec.
Execute       rtl_gen_preprocess softmax_write_out135 
INFO-FLOW: Preprocessing Module: Softmax130 ...
Execute       set_default_model Softmax130 
Execute       cdfg_preprocess -model Softmax130 
Execute       rtl_gen_preprocess Softmax130 
INFO-FLOW: Preprocessing Module: kernel_4 ...
Execute       set_default_model kernel_4 
Execute       cdfg_preprocess -model kernel_4 
Execute       rtl_gen_preprocess kernel_4 
INFO-FLOW: Model list for synthesis: AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulArbit 
Execute       schedule -model AttentionMatmulArbit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 229.21 seconds; current allocated memory: 387.248 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.verbose.sched.rpt 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling AttentionMatmulArbit.
Execute       set_default_model AttentionMatmulArbit 
Execute       bind -model AttentionMatmulArbit 
BIND OPTION: model=AttentionMatmulArbit
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 387.587 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.verbose.bind.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.bind.adb -f 
INFO-FLOW: Finish binding AttentionMatmulArbit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulQuant 
Execute       schedule -model AttentionMatmulQuant 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 387.798 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.verbose.sched.rpt 
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.sched.adb -f 
INFO-FLOW: Finish scheduling AttentionMatmulQuant.
Execute       set_default_model AttentionMatmulQuant 
Execute       bind -model AttentionMatmulQuant 
BIND OPTION: model=AttentionMatmulQuant
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 388.158 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.verbose.bind.rpt 
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.bind.adb -f 
INFO-FLOW: Finish binding AttentionMatmulQuant.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulReadA 
Execute       schedule -model AttentionMatmulReadA 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.61 sec.
INFO: [HLS 200-111]  Elapsed time: 3.78 seconds; current allocated memory: 388.690 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.verbose.sched.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.sched.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling AttentionMatmulReadA.
Execute       set_default_model AttentionMatmulReadA 
Execute       bind -model AttentionMatmulReadA 
BIND OPTION: model=AttentionMatmulReadA
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 390.261 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.verbose.bind.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.bind.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish binding AttentionMatmulReadA.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulReadB 
Execute       schedule -model AttentionMatmulReadB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 14.95 sec.
INFO: [HLS 200-111]  Elapsed time: 15.39 seconds; current allocated memory: 399.269 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.verbose.sched.rpt 
Command       syn_report done; 2.52 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.sched.adb -f 
Command       db_write done; 1.78 sec.
INFO-FLOW: Finish scheduling AttentionMatmulReadB.
Execute       set_default_model AttentionMatmulReadB 
Execute       bind -model AttentionMatmulReadB 
BIND OPTION: model=AttentionMatmulReadB
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.86 sec.
INFO: [HLS 200-111]  Elapsed time: 5.16 seconds; current allocated memory: 404.488 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.verbose.bind.rpt 
Command       syn_report done; 3.08 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.bind.adb -f 
Command       db_write done; 1.48 sec.
INFO-FLOW: Finish binding AttentionMatmulReadB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulCompu 
Execute       schedule -model AttentionMatmulCompu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 13.05 sec.
INFO: [HLS 200-111]  Elapsed time: 17.62 seconds; current allocated memory: 409.183 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.verbose.sched.rpt 
Command       syn_report done; 3.13 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.sched.adb -f 
Command       db_write done; 2.01 sec.
INFO-FLOW: Finish scheduling AttentionMatmulCompu.
Execute       set_default_model AttentionMatmulCompu 
Execute       bind -model AttentionMatmulCompu 
BIND OPTION: model=AttentionMatmulCompu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.89 sec.
INFO: [HLS 200-111]  Elapsed time: 6.03 seconds; current allocated memory: 417.542 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.verbose.bind.rpt 
Command       syn_report done; 2.67 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.bind.adb -f 
Command       db_write done; 2.03 sec.
INFO-FLOW: Finish binding AttentionMatmulCompu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulWrite 
Execute       schedule -model AttentionMatmulWrite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.57 sec.
INFO: [HLS 200-111]  Elapsed time: 5.3 seconds; current allocated memory: 418.268 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.verbose.sched.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling AttentionMatmulWrite.
Execute       set_default_model AttentionMatmulWrite 
Execute       bind -model AttentionMatmulWrite 
BIND OPTION: model=AttentionMatmulWrite
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 419.057 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.verbose.bind.rpt 
Command       syn_report done; 0.38 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding AttentionMatmulWrite.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulSoftm 
Execute       schedule -model AttentionMatmulSoftm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 419.536 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.verbose.sched.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.sched.adb -f 
INFO-FLOW: Finish scheduling AttentionMatmulSoftm.
Execute       set_default_model AttentionMatmulSoftm 
Execute       bind -model AttentionMatmulSoftm 
BIND OPTION: model=AttentionMatmulSoftm
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 420.231 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.verbose.bind.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.bind.adb -f 
INFO-FLOW: Finish binding AttentionMatmulSoftm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmul 
Execute       schedule -model AttentionMatmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 421.408 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.verbose.sched.rpt 
Command       syn_report done; 0.68 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.sched.adb -f 
Command       db_write done; 0.59 sec.
INFO-FLOW: Finish scheduling AttentionMatmul.
Execute       set_default_model AttentionMatmul 
Execute       bind -model AttentionMatmul 
BIND OPTION: model=AttentionMatmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4 sec.
INFO: [HLS 200-111]  Elapsed time: 5.27 seconds; current allocated memory: 427.513 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.verbose.bind.rpt 
Command       syn_report done; 3.32 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.bind.adb -f 
Command       db_write done; 0.62 sec.
INFO-FLOW: Finish binding AttentionMatmul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_save_data131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_save_data131 
Execute       schedule -model softmax_save_data131 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.99 sec.
INFO: [HLS 200-111]  Elapsed time: 4.95 seconds; current allocated memory: 430.384 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.verbose.sched.rpt 
Command       syn_report done; 0.79 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.sched.adb -f 
Command       db_write done; 0.75 sec.
INFO-FLOW: Finish scheduling softmax_save_data131.
Execute       set_default_model softmax_save_data131 
Execute       bind -model softmax_save_data131 
BIND OPTION: model=softmax_save_data131
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 433.983 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.verbose.bind.rpt 
Command       syn_report done; 1.1 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.bind.adb -f 
Command       db_write done; 1.06 sec.
INFO-FLOW: Finish binding softmax_save_data131.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_process_1132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_process_1132 
Execute       schedule -model softmax_process_1132 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.64 sec.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 434.530 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.verbose.sched.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_process_1132.
Execute       set_default_model softmax_process_1132 
Execute       bind -model softmax_process_1132 
BIND OPTION: model=softmax_process_1132
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 434.955 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.verbose.bind.rpt 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding softmax_process_1132.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_QuantAct_1_c 
Execute       schedule -model softmax_QuantAct_1_c 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 435.220 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.verbose.sched.rpt 
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_QuantAct_1_c.
Execute       set_default_model softmax_QuantAct_1_c 
Execute       bind -model softmax_QuantAct_1_c 
BIND OPTION: model=softmax_QuantAct_1_c
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 435.478 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.verbose.bind.rpt 
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.bind.adb -f 
INFO-FLOW: Finish binding softmax_QuantAct_1_c.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_process_2134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_process_2134 
Execute       schedule -model softmax_process_2134 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.03 sec.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 438.135 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.verbose.sched.rpt 
Command       syn_report done; 1.07 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.sched.adb -f 
Command       db_write done; 0.75 sec.
INFO-FLOW: Finish scheduling softmax_process_2134.
Execute       set_default_model softmax_process_2134 
Execute       bind -model softmax_process_2134 
BIND OPTION: model=softmax_process_2134
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 452.235 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.verbose.bind.rpt 
Command       syn_report done; 0.85 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.bind.adb -f 
Command       db_write done; 0.72 sec.
INFO-FLOW: Finish binding softmax_process_2134.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_write_out135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_write_out135 
Execute       schedule -model softmax_write_out135 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.25 sec.
INFO: [HLS 200-111]  Elapsed time: 4.84 seconds; current allocated memory: 457.425 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.verbose.sched.rpt 
Command       syn_report done; 1.14 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.sched.adb -f 
Command       db_write done; 1.12 sec.
INFO-FLOW: Finish scheduling softmax_write_out135.
Execute       set_default_model softmax_write_out135 
Execute       bind -model softmax_write_out135 
BIND OPTION: model=softmax_write_out135
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 460.187 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.verbose.bind.rpt 
Command       syn_report done; 1.56 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.bind.adb -f 
Command       db_write done; 1.21 sec.
INFO-FLOW: Finish binding softmax_write_out135.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Softmax130 
Execute       schedule -model Softmax130 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 460.416 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.verbose.sched.rpt 
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.sched.adb -f 
INFO-FLOW: Finish scheduling Softmax130.
Execute       set_default_model Softmax130 
Execute       bind -model Softmax130 
BIND OPTION: model=Softmax130
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.5 sec.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 461.315 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.verbose.bind.rpt 
Command       syn_report done; 0.65 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.bind.adb -f 
INFO-FLOW: Finish binding Softmax130.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_4 
Execute       schedule -model kernel_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 461.691 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.verbose.sched.rpt 
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_4.
Execute       set_default_model kernel_4 
Execute       bind -model kernel_4 
BIND OPTION: model=kernel_4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.25 sec.
INFO: [HLS 200-111]  Elapsed time: 2.31 seconds; current allocated memory: 462.344 MB.
Execute       syn_report -verbosereport -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.verbose.bind.rpt 
Command       syn_report done; 3.83 sec.
Execute       db_write -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.bind.adb -f 
INFO-FLOW: Finish binding kernel_4.
Execute       get_model_list kernel_4 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess AttentionMatmulArbit 
Execute       rtl_gen_preprocess AttentionMatmulQuant 
Execute       rtl_gen_preprocess AttentionMatmulReadA 
Execute       rtl_gen_preprocess AttentionMatmulReadB 
Execute       rtl_gen_preprocess AttentionMatmulCompu 
Execute       rtl_gen_preprocess AttentionMatmulWrite 
Execute       rtl_gen_preprocess AttentionMatmulSoftm 
Execute       rtl_gen_preprocess AttentionMatmul 
Execute       rtl_gen_preprocess softmax_save_data131 
Execute       rtl_gen_preprocess softmax_process_1132 
Execute       rtl_gen_preprocess softmax_QuantAct_1_c 
Execute       rtl_gen_preprocess softmax_process_2134 
Execute       rtl_gen_preprocess softmax_write_out135 
Execute       rtl_gen_preprocess Softmax130 
Execute       rtl_gen_preprocess kernel_4 
INFO-FLOW: Model list for RTL generation: AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AttentionMatmulArbit -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulArbit'.
INFO: [HLS 200-111]  Elapsed time: 3.95 seconds; current allocated memory: 463.845 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulArbit -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/AttentionMatmulArbit -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl AttentionMatmulArbit -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/AttentionMatmulArbit 
Execute       gen_rtl AttentionMatmulArbit -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/AttentionMatmulArbit 
Execute       syn_report -csynth -model AttentionMatmulArbit -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulArbit_csynth.rpt 
Execute       syn_report -rtlxml -model AttentionMatmulArbit -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulArbit_csynth.xml 
Execute       syn_report -verbosereport -model AttentionMatmulArbit -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.verbose.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -model AttentionMatmulArbit -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info AttentionMatmulArbit -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AttentionMatmulQuant -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulQuant'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 465.471 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulQuant -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/AttentionMatmulQuant -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl AttentionMatmulQuant -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/AttentionMatmulQuant 
Execute       gen_rtl AttentionMatmulQuant -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/AttentionMatmulQuant 
Execute       syn_report -csynth -model AttentionMatmulQuant -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulQuant_csynth.rpt 
Execute       syn_report -rtlxml -model AttentionMatmulQuant -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulQuant_csynth.xml 
Execute       syn_report -verbosereport -model AttentionMatmulQuant -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.verbose.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -model AttentionMatmulQuant -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.adb 
Command       db_write done; 0.19 sec.
Execute       gen_tb_info AttentionMatmulQuant -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AttentionMatmulReadA -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadA'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 468.288 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulReadA -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/AttentionMatmulReadA -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl AttentionMatmulReadA -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/AttentionMatmulReadA 
Execute       gen_rtl AttentionMatmulReadA -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/AttentionMatmulReadA 
Execute       syn_report -csynth -model AttentionMatmulReadA -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulReadA_csynth.rpt 
Execute       syn_report -rtlxml -model AttentionMatmulReadA -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulReadA_csynth.xml 
Execute       syn_report -verbosereport -model AttentionMatmulReadA -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.verbose.rpt 
Command       syn_report done; 0.27 sec.
Execute       db_write -model AttentionMatmulReadA -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.adb 
Command       db_write done; 0.28 sec.
Execute       gen_tb_info AttentionMatmulReadA -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AttentionMatmulReadB -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_15ns_17ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadB'.
Command       create_rtl_model done; 1.28 sec.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 478.879 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulReadB -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/AttentionMatmulReadB -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl AttentionMatmulReadB -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/AttentionMatmulReadB 
Execute       gen_rtl AttentionMatmulReadB -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/AttentionMatmulReadB 
Execute       syn_report -csynth -model AttentionMatmulReadB -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulReadB_csynth.rpt 
Command       syn_report done; 1.14 sec.
Execute       syn_report -rtlxml -model AttentionMatmulReadB -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulReadB_csynth.xml 
Command       syn_report done; 0.6 sec.
Execute       syn_report -verbosereport -model AttentionMatmulReadB -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.verbose.rpt 
Command       syn_report done; 3.98 sec.
Execute       db_write -model AttentionMatmulReadB -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.adb 
Command       db_write done; 2.28 sec.
Execute       gen_tb_info AttentionMatmulReadB -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AttentionMatmulCompu -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu'.
Command       create_rtl_model done; 0.94 sec.
INFO: [HLS 200-111]  Elapsed time: 9.75 seconds; current allocated memory: 511.610 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulCompu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/AttentionMatmulCompu -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl AttentionMatmulCompu -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/AttentionMatmulCompu 
Execute       gen_rtl AttentionMatmulCompu -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/AttentionMatmulCompu 
Execute       syn_report -csynth -model AttentionMatmulCompu -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulCompu_csynth.rpt 
Command       syn_report done; 0.74 sec.
Execute       syn_report -rtlxml -model AttentionMatmulCompu -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulCompu_csynth.xml 
Command       syn_report done; 0.37 sec.
Execute       syn_report -verbosereport -model AttentionMatmulCompu -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.verbose.rpt 
Command       syn_report done; 3.69 sec.
Execute       db_write -model AttentionMatmulCompu -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.adb 
Command       db_write done; 3.43 sec.
Execute       gen_tb_info AttentionMatmulCompu -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AttentionMatmulWrite -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulWrite'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 9.44 seconds; current allocated memory: 537.579 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulWrite -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/AttentionMatmulWrite -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl AttentionMatmulWrite -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/AttentionMatmulWrite 
Execute       gen_rtl AttentionMatmulWrite -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/AttentionMatmulWrite 
Execute       syn_report -csynth -model AttentionMatmulWrite -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulWrite_csynth.rpt 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model AttentionMatmulWrite -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulWrite_csynth.xml 
Execute       syn_report -verbosereport -model AttentionMatmulWrite -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.verbose.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -model AttentionMatmulWrite -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.adb 
Command       db_write done; 0.96 sec.
Execute       gen_tb_info AttentionMatmulWrite -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AttentionMatmulSoftm -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_12ns_16ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulSoftm'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 541.429 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulSoftm -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/AttentionMatmulSoftm -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl AttentionMatmulSoftm -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/AttentionMatmulSoftm 
Execute       gen_rtl AttentionMatmulSoftm -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/AttentionMatmulSoftm 
Execute       syn_report -csynth -model AttentionMatmulSoftm -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulSoftm_csynth.rpt 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model AttentionMatmulSoftm -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmulSoftm_csynth.xml 
Execute       syn_report -verbosereport -model AttentionMatmulSoftm -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.verbose.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -model AttentionMatmulSoftm -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.adb 
Command       db_write done; 1.05 sec.
Execute       gen_tb_info AttentionMatmulSoftm -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AttentionMatmul -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmul'.
Command       create_rtl_model done; 2.41 sec.
INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 551.564 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmul -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/AttentionMatmul -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl AttentionMatmul -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/AttentionMatmul 
Execute       gen_rtl AttentionMatmul -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/AttentionMatmul 
Execute       syn_report -csynth -model AttentionMatmul -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmul_csynth.rpt 
Command       syn_report done; 1.19 sec.
Execute       syn_report -rtlxml -model AttentionMatmul -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/AttentionMatmul_csynth.xml 
Command       syn_report done; 0.61 sec.
Execute       syn_report -verbosereport -model AttentionMatmul -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.verbose.rpt 
Command       syn_report done; 3.58 sec.
Execute       db_write -model AttentionMatmul -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.adb 
Command       db_write done; 2.24 sec.
Execute       gen_tb_info AttentionMatmul -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_save_data131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax_save_data131 -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_save_data131'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 8.04 seconds; current allocated memory: 561.365 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_save_data131 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/softmax_save_data131 -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl softmax_save_data131 -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/softmax_save_data131 
Execute       gen_rtl softmax_save_data131 -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/softmax_save_data131 
Execute       syn_report -csynth -model softmax_save_data131 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/softmax_save_data131_csynth.rpt 
Command       syn_report done; 0.24 sec.
Execute       syn_report -rtlxml -model softmax_save_data131 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/softmax_save_data131_csynth.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model softmax_save_data131 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.verbose.rpt 
Command       syn_report done; 1.67 sec.
Execute       db_write -model softmax_save_data131 -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.adb 
Command       db_write done; 1.77 sec.
Execute       gen_tb_info softmax_save_data131 -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_process_1132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax_process_1132 -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_process_1132'.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 573.956 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_process_1132 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/softmax_process_1132 -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl softmax_process_1132 -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/softmax_process_1132 
Execute       gen_rtl softmax_process_1132 -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/softmax_process_1132 
Execute       syn_report -csynth -model softmax_process_1132 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/softmax_process_1132_csynth.rpt 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model softmax_process_1132 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/softmax_process_1132_csynth.xml 
Execute       syn_report -verbosereport -model softmax_process_1132 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.verbose.rpt 
Command       syn_report done; 0.25 sec.
Execute       db_write -model softmax_process_1132 -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.adb 
Command       db_write done; 1.3 sec.
Execute       gen_tb_info softmax_process_1132 -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax_QuantAct_1_c -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_32ns_64s_95_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_QuantAct_1_c'.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 575.848 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_QuantAct_1_c -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/softmax_QuantAct_1_c -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl softmax_QuantAct_1_c -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/softmax_QuantAct_1_c 
Execute       gen_rtl softmax_QuantAct_1_c -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/softmax_QuantAct_1_c 
Execute       syn_report -csynth -model softmax_QuantAct_1_c -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/softmax_QuantAct_1_c_csynth.rpt 
Execute       syn_report -rtlxml -model softmax_QuantAct_1_c -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/softmax_QuantAct_1_c_csynth.xml 
Execute       syn_report -verbosereport -model softmax_QuantAct_1_c -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.verbose.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -model softmax_QuantAct_1_c -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.adb 
Command       db_write done; 1.08 sec.
Execute       gen_tb_info softmax_QuantAct_1_c -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_process_2134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax_process_2134 -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_sdiv_32s_32ns_8_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_process_2134'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 579.864 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_process_2134 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/softmax_process_2134 -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl softmax_process_2134 -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/softmax_process_2134 
Execute       gen_rtl softmax_process_2134 -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/softmax_process_2134 
Execute       syn_report -csynth -model softmax_process_2134 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/softmax_process_2134_csynth.rpt 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model softmax_process_2134 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/softmax_process_2134_csynth.xml 
Execute       syn_report -verbosereport -model softmax_process_2134 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.verbose.rpt 
Command       syn_report done; 1.17 sec.
Execute       db_write -model softmax_process_2134 -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.adb 
Command       db_write done; 2.03 sec.
Execute       gen_tb_info softmax_process_2134 -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_write_out135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax_write_out135 -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_write_out135'.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 592.956 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_write_out135 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/softmax_write_out135 -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl softmax_write_out135 -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/softmax_write_out135 
Execute       gen_rtl softmax_write_out135 -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/softmax_write_out135 
Execute       syn_report -csynth -model softmax_write_out135 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/softmax_write_out135_csynth.rpt 
Command       syn_report done; 0.2 sec.
Execute       syn_report -rtlxml -model softmax_write_out135 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/softmax_write_out135_csynth.xml 
Execute       syn_report -verbosereport -model softmax_write_out135 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.verbose.rpt 
Command       syn_report done; 1.63 sec.
Execute       db_write -model softmax_write_out135 -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.adb 
Command       db_write done; 2.46 sec.
Execute       gen_tb_info softmax_write_out135 -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Softmax130 -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax130'.
INFO: [HLS 200-111]  Elapsed time: 5.08 seconds; current allocated memory: 610.369 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl Softmax130 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/Softmax130 -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl Softmax130 -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/Softmax130 
Execute       gen_rtl Softmax130 -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/Softmax130 
Execute       syn_report -csynth -model Softmax130 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/Softmax130_csynth.rpt 
Execute       syn_report -rtlxml -model Softmax130 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/Softmax130_csynth.xml 
Execute       syn_report -verbosereport -model Softmax130 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.verbose.rpt 
Command       syn_report done; 0.83 sec.
Execute       db_write -model Softmax130 -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.adb 
Command       db_write done; 1.17 sec.
Execute       gen_tb_info Softmax130 -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kernel_4 -vendor xilinx -mg_file /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_4' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_A' is changed to 'fifo_w512_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for kernel_4
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_4'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 2.31 seconds; current allocated memory: 611.627 MB.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_4 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/systemc/kernel_4 -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4 
Execute       gen_rtl kernel_4 -istop -style xilinx -f -lang vhdl -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/vhdl/kernel_4 
Execute       gen_rtl kernel_4 -istop -style xilinx -f -lang vlog -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/verilog/kernel_4 
Execute       syn_report -csynth -model kernel_4 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/kernel_4_csynth.rpt 
Execute       syn_report -rtlxml -model kernel_4 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/syn/report/kernel_4_csynth.xml 
Execute       syn_report -verbosereport -model kernel_4 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.verbose.rpt 
Command       syn_report done; 3.65 sec.
Execute       db_write -model kernel_4 -f -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.adb 
Command       db_write done; 1.36 sec.
Execute       gen_tb_info kernel_4 -p /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4 
Execute       export_constraint_db -f -tool general -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute       syn_report -designview -model kernel_4 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.design.xml 
Command       syn_report done; 4.62 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model kernel_4 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kernel_4 -o /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks kernel_4 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain kernel_4 
INFO-FLOW: Model list for RTL component generation: AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4
INFO-FLOW: Handling components in module [AttentionMatmulArbit] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
INFO-FLOW: Handling components in module [AttentionMatmulQuant] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
INFO-FLOW: Handling components in module [AttentionMatmulReadA] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
INFO-FLOW: Handling components in module [AttentionMatmulReadB] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
INFO-FLOW: Found component kernel_4_mul_mul_15ns_17ns_32_1_1.
INFO-FLOW: Append model kernel_4_mul_mul_15ns_17ns_32_1_1
INFO-FLOW: Found component AttentionMatmulReadB_buffer_0_0_0_V.
INFO-FLOW: Append model AttentionMatmulReadB_buffer_0_0_0_V
INFO-FLOW: Handling components in module [AttentionMatmulCompu] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
INFO-FLOW: Found component kernel_4_mul_mul_15ns_16ns_31_1_1.
INFO-FLOW: Append model kernel_4_mul_mul_15ns_16ns_31_1_1
INFO-FLOW: Found component kernel_4_am_addmul_24s_24s_8s_32_1_1.
INFO-FLOW: Append model kernel_4_am_addmul_24s_24s_8s_32_1_1
INFO-FLOW: Handling components in module [AttentionMatmulWrite] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
INFO-FLOW: Found component kernel_4_mul_mul_16ns_16ns_32_1_1.
INFO-FLOW: Append model kernel_4_mul_mul_16ns_16ns_32_1_1
INFO-FLOW: Handling components in module [AttentionMatmulSoftm] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
INFO-FLOW: Found component kernel_4_mul_mul_12ns_16ns_28_1_1.
INFO-FLOW: Append model kernel_4_mul_mul_12ns_16ns_28_1_1
INFO-FLOW: Handling components in module [AttentionMatmul] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
INFO-FLOW: Found component fifo_w512_d128_A.
INFO-FLOW: Append model fifo_w512_d128_A
INFO-FLOW: Found component fifo_w512_d128_A.
INFO-FLOW: Append model fifo_w512_d128_A
INFO-FLOW: Found component fifo_w8_d128_A.
INFO-FLOW: Append model fifo_w8_d128_A
INFO-FLOW: Found component fifo_w8_d128_A.
INFO-FLOW: Append model fifo_w8_d128_A
INFO-FLOW: Found component fifo_w8_d128_A.
INFO-FLOW: Append model fifo_w8_d128_A
INFO-FLOW: Found component fifo_w8_d128_A.
INFO-FLOW: Append model fifo_w8_d128_A
INFO-FLOW: Found component fifo_w16_d128_A.
INFO-FLOW: Append model fifo_w16_d128_A
INFO-FLOW: Found component fifo_w16_d128_A.
INFO-FLOW: Append model fifo_w16_d128_A
INFO-FLOW: Found component fifo_w1_d128_A.
INFO-FLOW: Append model fifo_w1_d128_A
INFO-FLOW: Found component fifo_w1_d128_A.
INFO-FLOW: Append model fifo_w1_d128_A
INFO-FLOW: Found component fifo_w512_d2_A.
INFO-FLOW: Append model fifo_w512_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w512_d2_A.
INFO-FLOW: Append model fifo_w512_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component start_for_AttentionMatmulQuant_U0.
INFO-FLOW: Append model start_for_AttentionMatmulQuant_U0
INFO-FLOW: Found component start_for_AttentionMatmulReadA_U0.
INFO-FLOW: Append model start_for_AttentionMatmulReadA_U0
INFO-FLOW: Found component start_for_AttentionMatmulReadB_U0.
INFO-FLOW: Append model start_for_AttentionMatmulReadB_U0
INFO-FLOW: Found component start_for_AttentionMatmulCompu_U0.
INFO-FLOW: Append model start_for_AttentionMatmulCompu_U0
INFO-FLOW: Found component start_for_AttentionMatmulWrite_U0.
INFO-FLOW: Append model start_for_AttentionMatmulWrite_U0
INFO-FLOW: Found component start_for_AttentionMatmulSoftm_U0.
INFO-FLOW: Append model start_for_AttentionMatmulSoftm_U0
INFO-FLOW: Handling components in module [softmax_save_data131] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
INFO-FLOW: Found component kernel_4_mux_646_32_1_1.
INFO-FLOW: Append model kernel_4_mux_646_32_1_1
INFO-FLOW: Handling components in module [softmax_process_1132] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_QuantAct_1_c] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
INFO-FLOW: Found component kernel_4_mul_32ns_64s_95_2_1.
INFO-FLOW: Append model kernel_4_mul_32ns_64s_95_2_1
INFO-FLOW: Handling components in module [softmax_process_2134] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
INFO-FLOW: Found component kernel_4_sdiv_32s_32ns_8_36_1.
INFO-FLOW: Append model kernel_4_sdiv_32s_32ns_8_36_1
INFO-FLOW: Handling components in module [softmax_write_out135] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
INFO-FLOW: Handling components in module [Softmax130] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
INFO-FLOW: Found component fifo_w96_d2_A.
INFO-FLOW: Append model fifo_w96_d2_A
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component start_for_softmax_process_1132_U0.
INFO-FLOW: Append model start_for_softmax_process_1132_U0
INFO-FLOW: Found component start_for_softmax_write_out135_U0.
INFO-FLOW: Append model start_for_softmax_write_out135_U0
INFO-FLOW: Found component start_for_softmax_QuantAct_1_c_U0.
INFO-FLOW: Append model start_for_softmax_QuantAct_1_c_U0
INFO-FLOW: Found component start_for_softmax_process_2134_U0.
INFO-FLOW: Append model start_for_softmax_process_2134_U0
INFO-FLOW: Handling components in module [kernel_4] ... 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: Found component fifo_w512_d2_A_x.
INFO-FLOW: Append model fifo_w512_d2_A_x
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x0.
INFO-FLOW: Append model fifo_w16_d2_A_x0
INFO-FLOW: Found component fifo_w1_d2_A_x.
INFO-FLOW: Append model fifo_w1_d2_A_x
INFO-FLOW: Found component start_for_Softmax130_U0.
INFO-FLOW: Append model start_for_Softmax130_U0
INFO-FLOW: Append model AttentionMatmulArbit
INFO-FLOW: Append model AttentionMatmulQuant
INFO-FLOW: Append model AttentionMatmulReadA
INFO-FLOW: Append model AttentionMatmulReadB
INFO-FLOW: Append model AttentionMatmulCompu
INFO-FLOW: Append model AttentionMatmulWrite
INFO-FLOW: Append model AttentionMatmulSoftm
INFO-FLOW: Append model AttentionMatmul
INFO-FLOW: Append model softmax_save_data131
INFO-FLOW: Append model softmax_process_1132
INFO-FLOW: Append model softmax_QuantAct_1_c
INFO-FLOW: Append model softmax_process_2134
INFO-FLOW: Append model softmax_write_out135
INFO-FLOW: Append model Softmax130
INFO-FLOW: Append model kernel_4
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_4_mul_mul_15ns_17ns_32_1_1 AttentionMatmulReadB_buffer_0_0_0_V kernel_4_mul_mul_15ns_16ns_31_1_1 kernel_4_am_addmul_24s_24s_8s_32_1_1 kernel_4_mul_mul_16ns_16ns_32_1_1 kernel_4_mul_mul_12ns_16ns_28_1_1 fifo_w512_d128_A fifo_w512_d128_A fifo_w8_d128_A fifo_w8_d128_A fifo_w8_d128_A fifo_w8_d128_A fifo_w16_d128_A fifo_w16_d128_A fifo_w1_d128_A fifo_w1_d128_A fifo_w512_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w1_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w512_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w1_d2_A start_for_AttentionMatmulQuant_U0 start_for_AttentionMatmulReadA_U0 start_for_AttentionMatmulReadB_U0 start_for_AttentionMatmulCompu_U0 start_for_AttentionMatmulWrite_U0 start_for_AttentionMatmulSoftm_U0 kernel_4_mux_646_32_1_1 kernel_4_mul_32ns_64s_95_2_1 kernel_4_sdiv_32s_32ns_8_36_1 fifo_w96_d2_A fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w64_d2_A fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w128_d2_A fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w16_d2_A_x start_for_softmax_process_1132_U0 start_for_softmax_write_out135_U0 start_for_softmax_QuantAct_1_c_U0 start_for_softmax_process_2134_U0 fifo_w512_d2_A_x fifo_w8_d2_A_x fifo_w8_d2_A_x fifo_w16_d2_A_x0 fifo_w1_d2_A_x start_for_Softmax130_U0 AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm AttentionMatmul softmax_save_data131 softmax_process_1132 softmax_QuantAct_1_c softmax_process_2134 softmax_write_out135 Softmax130 kernel_4
INFO-FLOW: To file: write model kernel_4_mul_mul_15ns_17ns_32_1_1
INFO-FLOW: To file: write model AttentionMatmulReadB_buffer_0_0_0_V
INFO-FLOW: To file: write model kernel_4_mul_mul_15ns_16ns_31_1_1
INFO-FLOW: To file: write model kernel_4_am_addmul_24s_24s_8s_32_1_1
INFO-FLOW: To file: write model kernel_4_mul_mul_16ns_16ns_32_1_1
INFO-FLOW: To file: write model kernel_4_mul_mul_12ns_16ns_28_1_1
INFO-FLOW: To file: write model fifo_w512_d128_A
INFO-FLOW: To file: write model fifo_w512_d128_A
INFO-FLOW: To file: write model fifo_w8_d128_A
INFO-FLOW: To file: write model fifo_w8_d128_A
INFO-FLOW: To file: write model fifo_w8_d128_A
INFO-FLOW: To file: write model fifo_w8_d128_A
INFO-FLOW: To file: write model fifo_w16_d128_A
INFO-FLOW: To file: write model fifo_w16_d128_A
INFO-FLOW: To file: write model fifo_w1_d128_A
INFO-FLOW: To file: write model fifo_w1_d128_A
INFO-FLOW: To file: write model fifo_w512_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w512_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model start_for_AttentionMatmulQuant_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulReadA_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulReadB_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulCompu_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulWrite_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulSoftm_U0
INFO-FLOW: To file: write model kernel_4_mux_646_32_1_1
INFO-FLOW: To file: write model kernel_4_mul_32ns_64s_95_2_1
INFO-FLOW: To file: write model kernel_4_sdiv_32s_32ns_8_36_1
INFO-FLOW: To file: write model fifo_w96_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model start_for_softmax_process_1132_U0
INFO-FLOW: To file: write model start_for_softmax_write_out135_U0
INFO-FLOW: To file: write model start_for_softmax_QuantAct_1_c_U0
INFO-FLOW: To file: write model start_for_softmax_process_2134_U0
INFO-FLOW: To file: write model fifo_w512_d2_A_x
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x0
INFO-FLOW: To file: write model fifo_w1_d2_A_x
INFO-FLOW: To file: write model start_for_Softmax130_U0
INFO-FLOW: To file: write model AttentionMatmulArbit
INFO-FLOW: To file: write model AttentionMatmulQuant
INFO-FLOW: To file: write model AttentionMatmulReadA
INFO-FLOW: To file: write model AttentionMatmulReadB
INFO-FLOW: To file: write model AttentionMatmulCompu
INFO-FLOW: To file: write model AttentionMatmulWrite
INFO-FLOW: To file: write model AttentionMatmulSoftm
INFO-FLOW: To file: write model AttentionMatmul
INFO-FLOW: To file: write model softmax_save_data131
INFO-FLOW: To file: write model softmax_process_1132
INFO-FLOW: To file: write model softmax_QuantAct_1_c
INFO-FLOW: To file: write model softmax_process_2134
INFO-FLOW: To file: write model softmax_write_out135
INFO-FLOW: To file: write model Softmax130
INFO-FLOW: To file: write model kernel_4
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.19 sec.
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.29 sec.
Command       ap_source done; 0.29 sec.
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'AttentionMatmulReadB_buffer_0_0_0_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_0_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_1_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_2_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_3_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_4_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_5_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_6_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_7_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_8_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_9_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_10_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_11_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_12_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_13_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_14_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_15_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_16_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_17_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_18_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_19_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_20_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_21_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_22_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_23_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_24_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_25_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_26_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_27_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_28_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_29_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_30_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_31_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_32_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_33_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_34_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_35_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_36_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_37_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_38_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_39_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_40_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_41_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_42_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_43_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_44_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_45_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_46_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_47_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_48_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_49_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_50_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_51_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_52_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_53_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_54_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_55_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_56_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_57_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_58_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_59_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_60_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_61_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_62_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_63_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_compute_0_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_compute_0_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulQuant_U0_U(start_for_AttentionMatmulQuant_U0)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulReadA_U0_U(start_for_AttentionMatmulReadA_U0)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulReadB_U0_U(start_for_AttentionMatmulReadB_U0)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulCompu_U0_U(start_for_AttentionMatmulCompu_U0)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulWrite_U0_U(start_for_AttentionMatmulWrite_U0)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulSoftm_U0_U(start_for_AttentionMatmulSoftm_U0)' using Shift Registers.
Command       ap_source done; 8.96 sec.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_mul_32ns_64s_95_2_1_MulnS_0'
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_sdiv_32s_32ns_8_36_1_div'
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_V_V_U(fifo_w96_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_1_iter_r_V_V_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_1_iter_c_V_V_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_1_V_V_U(fifo_w64_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_quant_iter_r_V_V_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_quant_iter_c_V_V_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_quant_V_V_U(fifo_w128_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_2_iter_r_V_V_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_2_iter_c_V_V_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_2_V_V_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_write_2_iter_c_V_s_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_write_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_process_1132_U0_U(start_for_softmax_process_1132_U0)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_write_out135_U0_U(start_for_softmax_write_out135_U0)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_QuantAct_1_c_U0_U(start_for_softmax_QuantAct_1_c_U0)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_process_2134_U0_U(start_for_softmax_process_2134_U0)' using Shift Registers.
Command       ap_source done; 1.12 sec.
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pipe_1_V_data_V_U(fifo_w512_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pipe_1_V_id_V_U(fifo_w8_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pipe_1_V_dest_V_U(fifo_w8_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pipe_1_V_user_V_U(fifo_w16_d2_A_x0)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pipe_1_V_last_V_U(fifo_w1_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Softmax130_U0_U(start_for_Softmax130_U0)' using Shift Registers.
Command       ap_source done; 0.4 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.33 sec.
Command       ap_source done; 0.33 sec.
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel_4 xml_exists=0
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=271 #gSsdmPorts=20
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.compgen.dataonly.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute       sc_get_clocks kernel_4 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.tbgen.tcl 
Execute       source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:23 ; elapsed = 00:06:44 . Memory (MB): peak = 1402.559 ; gain = 705.500 ; free physical = 4589 ; free virtual = 102782
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_4.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_4.
Command     autosyn done; 176.9 sec.
Command   csynth_design done; 399.34 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.31 sec.
Command     ap_source done; 0.32 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.23 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.32 sec.
Command     ap_source done; 0.33 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=20
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kernel_4
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kernel_4
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.29 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.45 sec.
Command     ap_source done; 0.45 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/yugao/Research/Kern/kern/layer_0/kern_4/hls_project/solution_1/impl/ip/pack.sh
Command   export_design done; 22.79 sec.
Command ap_source done; 425.51 sec.
Execute cleanup_all 
Command cleanup_all done; 0.25 sec.
INFO-FLOW: Workspace /home/andy/Desktop/kern_4_yu/hls_project/solution_1 opened at Mon Feb 06 11:49:02 EST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu19eg-ffvc1760-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu19eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.28 sec.
Execute   export_design -flow syn -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel_4 xml_exists=1
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=20
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kernel_4
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kernel_4
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/andy/Desktop/kern_4_yu/hls_project/solution_1/impl/ip/pack.sh
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow syn -rtl verilog
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.16 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
INFO-FLOW: DBG:CMD: auto_impl: vlog syn exec /home/andy/Desktop/kern_4_yu/hls_project/solution_1/impl/verilog/implsyn.sh
Command   export_design done; 898.43 sec.
Command ap_source done; 898.71 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/andy/Desktop/kern_4_yu/hls_project/solution_1 opened at Tue Feb 07 10:43:33 EST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.17 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu19eg-ffvc1760-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu19eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.34 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.16 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel_4 xml_exists=1
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/AttentionMatmul.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_save_data131.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_1132.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_process_2134.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/softmax_write_out135.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/Softmax130.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.compgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=20
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kernel_4
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kernel_4
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/kern_4_yu/hls_project/solution_1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/andy/Desktop/kern_4_yu/hls_project/solution_1/impl/ip/pack.sh
Command   export_design done; 14.84 sec.
Command ap_source done; 15.18 sec.
Execute cleanup_all 
