<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6625037 - Printed circuit board and method manufacturing the same - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Printed circuit board and method manufacturing the same"><meta name="DC.contributor" content="Seiichi Nakatani" scheme="inventor"><meta name="DC.contributor" content="Kouichi Hirano" scheme="inventor"><meta name="DC.contributor" content="Matsushita Electric Industrial Co., Ltd." scheme="assignee"><meta name="DC.date" content="2001-9-20" scheme="dateSubmitted"><meta name="DC.description" content="A circuit component built-in module of the present invention includes an insulating substrate formed of a mixture comprising 70 wt % to 95 wt % of an inorganic filler and a thermosetting resin, a plurality of wiring patterns formed on at least a principal plane of the insulating substrate, a circuit component arranged in an internal portion of the insulating substrate and electrically connected to the wiring patterns, and an inner via formed in the insulating substrate for electrically connecting the plurality of wiring patterns. Thus, a highly reliable circuit component built-in module having high-density circuit components can be obtained."><meta name="DC.date" content="2003-9-23" scheme="issued"><meta name="DC.relation" content="EP:0689242:A1" scheme="references"><meta name="DC.relation" content="GB:2138205" scheme="references"><meta name="DC.relation" content="JP:H0369191" scheme="references"><meta name="DC.relation" content="JP:H0418787" scheme="references"><meta name="DC.relation" content="JP:H04283987" scheme="references"><meta name="DC.relation" content="JP:H0471297" scheme="references"><meta name="DC.relation" content="JP:H05327228" scheme="references"><meta name="DC.relation" content="JP:H06120671" scheme="references"><meta name="DC.relation" content="JP:H06200124" scheme="references"><meta name="DC.relation" content="JP:H0730060" scheme="references"><meta name="DC.relation" content="JP:H09249795" scheme="references"><meta name="DC.relation" content="JP:H1126943" scheme="references"><meta name="DC.relation" content="JP:S60109296" scheme="references"><meta name="DC.relation" content="US:4299873" scheme="references"><meta name="DC.relation" content="US:4417297" scheme="references"><meta name="DC.relation" content="US:4635356" scheme="references"><meta name="DC.relation" content="US:4800459" scheme="references"><meta name="DC.relation" content="US:4808717" scheme="references"><meta name="DC.relation" content="US:5018051" scheme="references"><meta name="DC.relation" content="US:5045381" scheme="references"><meta name="DC.relation" content="US:5111278" scheme="references"><meta name="DC.relation" content="US:5153987" scheme="references"><meta name="DC.relation" content="US:5324687" scheme="references"><meta name="DC.relation" content="US:5401688" scheme="references"><meta name="DC.relation" content="US:5401913" scheme="references"><meta name="DC.relation" content="US:5412538" scheme="references"><meta name="DC.relation" content="US:5484647" scheme="references"><meta name="DC.relation" content="US:5651179" scheme="references"><meta name="DC.relation" content="US:5652042" scheme="references"><meta name="DC.relation" content="US:5677045" scheme="references"><meta name="DC.relation" content="US:5744758" scheme="references"><meta name="DC.relation" content="US:5806177" scheme="references"><meta name="DC.relation" content="US:5828126" scheme="references"><meta name="DC.relation" content="US:5879502" scheme="references"><meta name="DC.relation" content="US:5888627" scheme="references"><meta name="DC.relation" content="US:5939782" scheme="references"><meta name="DC.relation" content="US:6002592" scheme="references"><meta name="DC.relation" content="US:6010769" scheme="references"><meta name="DC.relation" content="US:6038133" scheme="references"><meta name="DC.relation" content="US:6143116" scheme="references"><meta name="DC.relation" content="US:6252176" scheme="references"><meta name="citation_reference" content="European Patent Office, Examination Report, Sep. 9, 2002, 5 pages."><meta name="citation_reference" content="Japanese Patent Office, Examination Report, Aug. 28, 2002, 2 pages."><meta name="citation_patent_number" content="US:6625037"><meta name="citation_patent_application_number" content="US:09/956,551"><link rel="canonical" href="http://www.google.com/patents/US6625037"/><meta property="og:url" content="http://www.google.com/patents/US6625037"/><meta name="title" content="Patent US6625037 - Printed circuit board and method manufacturing the same"/><meta name="description" content="A circuit component built-in module of the present invention includes an insulating substrate formed of a mixture comprising 70 wt % to 95 wt % of an inorganic filler and a thermosetting resin, a plurality of wiring patterns formed on at least a principal plane of the insulating substrate, a circuit component arranged in an internal portion of the insulating substrate and electrically connected to the wiring patterns, and an inner via formed in the insulating substrate for electrically connecting the plurality of wiring patterns. Thus, a highly reliable circuit component built-in module having high-density circuit components can be obtained."/><meta property="og:title" content="Patent US6625037 - Printed circuit board and method manufacturing the same"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("hybuU56kEs-vsQTc9oG4CA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("POL"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("hybuU56kEs-vsQTc9oG4CA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("POL"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6625037?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6625037"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6625037&amp;usg=AFQjCNGvX9JaEmJSiNH03tXXVNGCS6wZsg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6625037.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6625037.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20020036054"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6625037"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6625037" style="display:none"><span itemprop="description">A circuit component built-in module of the present invention includes an insulating substrate formed of a mixture comprising 70 wt % to 95 wt % of an inorganic filler and a thermosetting resin, a plurality of wiring patterns formed on at least a principal plane of the insulating substrate, a circuit...</span><span itemprop="url">http://www.google.com/patents/US6625037?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6625037 - Printed circuit board and method manufacturing the same</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6625037 - Printed circuit board and method manufacturing the same" title="Patent US6625037 - Printed circuit board and method manufacturing the same"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6625037 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/956,551</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Sep 23, 2003</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Sep 20, 2001</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Nov 25, 1997</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CN1157105C">CN1157105C</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN1219837A">CN1219837A</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69842095D1">DE69842095D1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0920058A2">EP0920058A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0920058A3">EP0920058A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0920058B1">EP0920058B1</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6038133">US6038133</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6338767">US6338767</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7068519">US7068519</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20020036054">US20020036054</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20040088416">US20040088416</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09956551, </span><span class="patent-bibdata-value">956551, </span><span class="patent-bibdata-value">US 6625037 B2, </span><span class="patent-bibdata-value">US 6625037B2, </span><span class="patent-bibdata-value">US-B2-6625037, </span><span class="patent-bibdata-value">US6625037 B2, </span><span class="patent-bibdata-value">US6625037B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Seiichi+Nakatani%22">Seiichi Nakatani</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Kouichi+Hirano%22">Kouichi Hirano</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Matsushita+Electric+Industrial+Co.,+Ltd.%22">Matsushita Electric Industrial Co., Ltd.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6625037.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6625037.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6625037.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (41),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (23),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (61),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (5)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6625037&usg=AFQjCNHGN6n5dUOI2N4W8oEXu7IoKBHV1Q">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6625037&usg=AFQjCNERLvq7g6QzWlHMIrZkmzI7bwZEsQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6625037B2%26KC%3DB2%26FT%3DD&usg=AFQjCNFdotJIXEXTWs4MMn84EKWTeQ1SWg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55156476" lang="EN" load-source="patent-office">Printed circuit board and method manufacturing the same</invention-title></span><br><span class="patent-number">US 6625037 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50553932" lang="EN" load-source="patent-office"> <div class="abstract">A circuit component built-in module of the present invention includes an insulating substrate formed of a mixture comprising 70 wt % to 95 wt % of an inorganic filler and a thermosetting resin, a plurality of wiring patterns formed on at least a principal plane of the insulating substrate, a circuit component arranged in an internal portion of the insulating substrate and electrically connected to the wiring patterns, and an inner via formed in the insulating substrate for electrically connecting the plurality of wiring patterns. Thus, a highly reliable circuit component built-in module having high-density circuit components can be obtained.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(7)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6625037B2/US06625037-20030923-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6625037B2/US06625037-20030923-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6625037B2/US06625037-20030923-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6625037B2/US06625037-20030923-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6625037B2/US06625037-20030923-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6625037B2/US06625037-20030923-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6625037B2/US06625037-20030923-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6625037B2/US06625037-20030923-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6625037B2/US06625037-20030923-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6625037B2/US06625037-20030923-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6625037B2/US06625037-20030923-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6625037B2/US06625037-20030923-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6625037B2/US06625037-20030923-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6625037B2/US06625037-20030923-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(23)</span></span></div><div class="patent-text"><div mxw-id="PCLM8549564" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6625037-B2-CLM-00001" class="claim">
      <div class="claim-text">1. A circuit component built-in module comprising:</div>
      <div class="claim-text">at least two insulating substrates comprising an inner via and a wiring pattern; </div>
      <div class="claim-text">a circuit component formed within at least one insulating substrate of the at least two insulating substrates, said circuit component being electrically connected to the inner via and the wiring pattern, </div>
      <div class="claim-text">wherein the at least one insulating substrate is formed of a mixture comprising 70 wt % to 95 wt % of an inorganic filler and a thermosetting resin. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6625037-B2-CLM-00002" class="claim">
      <div class="claim-text">2. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00001">claim 1</claim-ref>, wherein the circuit component includes an active component, and the inner via is formed of a conductive resin composition.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6625037-B2-CLM-00003" class="claim">
      <div class="claim-text">3. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00001">claim 1</claim-ref>, wherein the wiring patterns and further formed in an internal portion of the insulating substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6625037-B2-CLM-00004" class="claim">
      <div class="claim-text">4. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00001">claim 1</claim-ref>, wherein the circuit component is shielded from external air by the insulating substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6625037-B2-CLM-00005" class="claim">
      <div class="claim-text">5. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00001">claim 1</claim-ref>, wherein the thermosetting resin comprises at least one thermosetting resin selected from the group consisting of an epoxy resin, a phenol resin and a cyanate resin.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6625037-B2-CLM-00006" class="claim">
      <div class="claim-text">6. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00001">claim 1</claim-ref>, wherein the inorganic filler comprises at least one inorganic filler selected from the group consisting of Al<sub>2</sub>O<sub>3</sub>, MgO BN, AlN and SiO<sub>2</sub>.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6625037-B2-CLM-00007" class="claim">
      <div class="claim-text">7. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00001">claim 1</claim-ref>, wherein an average particle diameter of the inorganic filler is 0.1 μm to 100 μm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6625037-B2-CLM-00008" class="claim">
      <div class="claim-text">8. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00001">claim 1</claim-ref>, wherein the wiring patterns comprise at least oat conductive substance selected from the group consisting of copper and a conductive resin composition.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6625037-B2-CLM-00009" class="claim">
      <div class="claim-text">9. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00001">claim 1</claim-ref>, wherein the wiring patterns comprise lead frames formed by etching or stamping.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6625037-B2-CLM-00010" class="claim">
      <div class="claim-text">10. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00001">claim 1</claim-ref>, wherein the circuit component comprises at least one component selected from the group consisting of a chip resistor, a chip capacitor and a chip inductor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6625037-B2-CLM-00011" class="claim">
      <div class="claim-text">11. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00001">claim 1</claim-ref>, wherein the mixture further comprises at least one additive selected from the group consisting of a dispersant, a coloring agent, a coupling agent and a releasing agent.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6625037-B2-CLM-00012" class="claim">
      <div class="claim-text">12. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00001">claim 1</claim-ref>, wherein the insulating substrate has a coefficient of linear expansion of 8×10<sup>−6</sup>/° C. to 20×10<sup>−6</sup>/° C. and a heat conductivity of 1 w/mK to 10 w/mK.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6625037-B2-CLM-00013" class="claim">
      <div class="claim-text">13. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00002">claim 2</claim-ref>, wherein the active component comprises a semiconductor bare chip, and the semiconductor bare chip is flip-chip bonded onto the wiring pattern.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6625037-B2-CLM-00014" class="claim">
      <div class="claim-text">14. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00002">claim 2</claim-ref>, wherein the conductive resin composition comprises metal particles of at least one metal selected from the group consisting of gold, silver, copper and nickel as a conductive component, and an epoxy resin as a resin component.</div>
    </div>
    </div> <div class="claim"> <div num="15" id="US-6625037-B2-CLM-00015" class="claim">
      <div class="claim-text">15. A circuit component built-in module comprising:</div>
      <div class="claim-text">an insulating substrate formed of a mixture comprising an inorganic filler and a thermosetting resin; </div>
      <div class="claim-text">a plurality of wiring patterns formed on at least one principal plane of the insulating substrate; and </div>
      <div class="claim-text">a circuit component buried in the insulating substrate and electrically connected to the wiring patterns, </div>
      <div class="claim-text">wherein the insulating substrate is formed of the mixture comprising 70 wt % to 95 wt % of the inorganic filler and the thermosetring resin. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6625037-B2-CLM-00016" class="claim">
      <div class="claim-text">16. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00015">claim 15</claim-ref>, comprising an inner via formed in the insulating substrate and electrically connected to the wiring patterns.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6625037-B2-CLM-00017" class="claim">
      <div class="claim-text">17. A circuit component built in module according to <claim-ref idref="US-6625037-B2-CLM-00015">claim 15</claim-ref>, wherein the circuit component includes an active component, and the inner via is formed of a conductive resin composition.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6625037-B2-CLM-00018" class="claim">
      <div class="claim-text">18. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00015">claim 15</claim-ref>, wherein the wiring patterns are formed on the principal plane and in an internal portion of the insulating substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6625037-B2-CLM-00019" class="claim">
      <div class="claim-text">19. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00015">claim 15</claim-ref>, wherein the circuit component is shielded from external air by the insulating substrate.</div>
    </div>
    </div> <div class="claim"> <div num="20" id="US-6625037-B2-CLM-00020" class="claim">
      <div class="claim-text">20. A circuit component built-in module comprising:</div>
      <div class="claim-text">a superimposed body of a plurality of insulating substrates formed of a mixture comprising an inorganic filler and a thermosetting resin; </div>
      <div class="claim-text">a plurality of wiring patterns formed on at least one principal plane and in an internal portion of the superimposed body; and </div>
      <div class="claim-text">a circuit component buried hi the superimposed body and electrically connected to the wiring patterns, </div>
      <div class="claim-text">wherein the superimposed body is formed of the mixture comprising 70 wt % to 95 wt % of the inorganic filler and the thermosetting resin. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6625037-B2-CLM-00021" class="claim">
      <div class="claim-text">21. A circuit component built-in module ace according to <claim-ref idref="US-6625037-B2-CLM-00020">claim 20</claim-ref>, comprising an inner via formed in the superimposed body and electrically connected to the wiring patterns.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6625037-B2-CLM-00022" class="claim">
      <div class="claim-text">22. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00020">claim 20</claim-ref>, wherein the wiring patterns are formed on the principal plane and in an internal portion of superimposed body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6625037-B2-CLM-00023" class="claim">
      <div class="claim-text">23. A circuit component built-in module according to <claim-ref idref="US-6625037-B2-CLM-00020">claim 20</claim-ref>, wherein the circuit component is shielded from external air by the superimposed body.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53990386" lang="EN" load-source="patent-office" class="description">
    <p>This application is a divisional of U.S. application Ser. No. 09/484,899, filed Jan. 18, 2000, which is a division of 09/196,792, filed Nov. 20, 1998, now U.S. Pat. No. 6,038,133.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates to a circuit component built-in module. In particular, the present invention relates to a circuit component built-in module in which, for example, an active component is arranged in an internal portion of an insulating substrate.</p>
    <p>2. Description of the Prior Art</p>
    <p>Recently, with a demand for high performance and miniaturization of electronic equipment, high-performance and high-density circuit components have been increasingly desired. This leads to a demand for a circuit substrate commensurate with high-performance and high-density circuit components.</p>
    <p>The formation of a multilayered circuit may be a solution to achieve higher-density circuit components. However, a conventional glass-epoxy substrate requires a through-hole structure to form a multilayered circuit, to that is hardly a solution for high-density mounting. Therefore, a connection method using inner via holes that can connect between wiring patterns of LSIs or circuit components in the shortest distance has been developed in various fields in order to achieve higher density packaging.</p>
    <p>The connection method using inner via holes allows electrical connection only between the layers necessary to be connected through a connection called an inner via, so that circuit components can be mounted with high density (U.S. Pat. Nos. 5,481,795, 5,484,647, and 5,652,042).</p>
    <p>However, a substrate that has been conventionally used in the inner via connection comprises a resin based material, which has low thermal conductivity. Therefore, the problem of a low thermal conductivity is posed. In a circuit component built-in module, the higher density mounting of circuit components leads to an increased demand for releasing heat that has been generated in the components. However, the conventional substrate cannot sufficiently release heat, and therefore, the reliability of the circuit component built-in module deteriorates.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>It is the object of the present invention to provide a highly reliable circuit component built-in module in which circuit components are mounted with high density, and a method for producing the same.</p>
    <p>A first circuit component built-in module of the present invention includes an insulating substrate formed of a mixture comprising 70 wt % to 95 wt % (on the basis of the mixture) of an inorganic filler and a thermosetting resin; a plurality of wiring patterns formed on at least a principal plane of the insulating substrate (one wiring pattern consists of a group of electric lines formed on the same plane); a circuit component arranged in an internal portion of the insulating substrate and electrically connected to the wiring patterns; and an inner via formed in the insulating substrate for electrically connecting the plurality of wiring patterns.</p>
    <p>The first circuit component built-in module allows circuit components to be mounted with high density, because the inner via formed in the insulating substrate establishes inner-via-hole connection.</p>
    <p>Furthermore, the first circuit component built-in module allows circuit components to be mounted with further higher density by mounting circuit components on the wiring patterns formed in an internal portion of the insulating substrate.</p>
    <p>Furthermore, the first circuit component built-in module constitutes a highly reliable circuit component built-in module, because heat generated in the circuit components is released promptly by the inorganic filler.</p>
    <p>Furthermore, the first circuit component built-in module allows the heat conductivity, the coefficient of linear expansion, the dielectric constant, the breakdown voltage or the like of the insulating substrate to be changed in accordance with the circuit components by selecting a suitable inorganic filler. When the circuit component built-in module includes a semiconductor device and a chip capacitor, noise in electric signals can be reduced by reducing the distance between the semiconductor device and the chip capacitor.</p>
    <p>In one embodiment of the first circuit component built-in module, the wiring patterns are preferably formed on the principal plane and in an internal portion of the insulating substrate. Mounting circuit components on the wiring patterns formed in an internal portion of the insulating substrate further increases the density in the circuit components.</p>
    <p>In one embodiment of the first circuit component built-in module, the circuit component preferably includes an active component, and the inner via is preferably formed of a conductive resin composition. A circuit component having a desired function can be formed by including an active component in the circuit components. When the inner via is formed of a conductive resin composition, the production of the circuit component built-in module can be facilitated.</p>
    <p>In one embodiment of the first circuit component built-in module, the circuit component is preferably shielded from external air by the insulating substrate. Shielding circuit components from external air prevents the reliability of the circuit components from deteriorating, which otherwise might deteriorate due to humidity.</p>
    <p>In one embodiment of the first circuit component built-in module, the thermosetting resin preferably comprises at least one thermosetting resin selected from the group consisting of an epoxy resin, a phenol resin and a cyanate resin. These resins are excellent in heat resistance and electrical insulation.</p>
    <p>In one embodiment of the first circuit component built-in module, the inorganic filler comprises at least one inorganic filler selected from the group consisting of Al<sub>2</sub>O<sub>3</sub>, MgO, BN, AlN and SiO<sub>2</sub>. Use of these inorganic filler provides an insulating substrate having an excellent heat dissipation. When MgO is used for the inorganic filler, the coefficient of linear expansion of the insulating substrate can be raised. When SiO<sub>2 </sub>(especially, amorphous SiO<sub>2</sub>) is used for the inorganic filler, the dielectric constant of the insulating substrate can be reduced. When BN is used for the inorganic filler, the coefficient of linear expansion of the insulating substrate can be reduced.</p>
    <p>In one embodiment of the first circuit component built-in module, an average particle diameter of the inorganic filler is preferably 0.1 μm to 100 μm.</p>
    <p>In one embodiment of the first circuit component built-in module, the wiring patterns preferably comprise at least one conductive substance selected from the group consisting of copper and a conductive resin composition. Since copper has a small electrical resistance, fine wiring patterns can be formed by using copper. Furthermore, electric lines can be formed easily by using a conductive resin composition.</p>
    <p>In one embodiment of the first circuit component built-in module, the wiring patterns preferably comprise lead frames formed by etching or stamping. The metal lead frame has a low electric resistance. Etching allows the formation of fine wiring patterns. Stamping allows formation of the wiring patterns with simple equipment.</p>
    <p>In one embodiment of the first circuit component built-in module, the circuit component preferably comprises at least one component selected from the group consisting of a chip resistor, a chip capacitor and a chip inductor. A chip component can be readily buried in the insulating substrate.</p>
    <p>In one embodiment of the first circuit component built-in module, preferably, the mixture further comprises at least one additive selected from the group consisting of a dispersant, a coloring agent, a coupling agent and a releasing agent. A dispersant serves to disperse the inorganic filler in the thermosetting resin uniformly and sufficiently. A coloring agent serves to color the insulating substrate, so that the heat dissipation of the circuit component built-in module can be improved. A coupling agent serves to raise the adhesion between the thermosetting resin and the inorganic filler, so that the insulating property of the insulating substrate can be improved. A releasing agent serves to improve the releasing property of the mold and the mixture, so that the productivity can be raised.</p>
    <p>In one embodiment of the first circuit component built-in module, the insulating substrate preferably has a coefficient of linear expansion of 8×10<sup>−6</sup>/° C. to 20×10<sup>−6</sup>/° C. and a heat conductivity of 1 w/mK to 10 w/mK. A heat conductivity close to that of a ceramic substrate can be obtained, and a substrate having high heat dissipation can be obtained.</p>
    <p>In one embodiment of the first circuit component built-in module, the active component preferably comprises a semiconductor bare chip, and the semiconductor bare chip is preferably flip-chip bonded onto the wiring pattern. The flip chip bonding of the semiconductor bare chip allows high density mounting of semiconductor devices.</p>
    <p>In one embodiment of the first circuit component built-in module, the conductive resin composition preferably comprises, as a conductive component, metal particles of at least one metal selected from the group consisting of gold, silver, copper and nickel, and an epoxy resin as a resin component. The above-listed metals have low electric resistances, and an epoxy resin is excellent in heat resistance and electric insulation.</p>
    <p>A first method for producing a circuit component built-in module includes the following steps: processing a mixture comprising 70 wt % to 95 wt % (on the basis of the mixture) of an inorganic filler and an uncured thermosetting resin into a first sheet having a through-hole; filling the through-hole with a thermosetting conductive substance so as to form a second sheet having the through-hole filled with the thermosetting conductive substance; mounting a circuit component on a wiring pattern portion in a first film; positioning and superimposing the second sheet on the side of the first film where the circuit component is mounted, and superimposing a second film having a wiring pattern portion on the second sheet, thereby forming a third sheet in which the circuit component is buried; and heating the third sheet so as to form a fourth sheet in which the thermosetting resin and the conductive substance are cured.</p>
    <p>According to the first method, the circuit component built-in module of the present invention can be produced easily.</p>
    <p>A second method for producing a circuit component built-in module of the present invention is directed to a method for producing a circuit component built-in module having a multilayered structure. The second method includes the following steps: processing a mixture comprising 70 wt % to 95 wt % (on the basis of the mixture) of an inorganic filler and an uncured thermosetting resin into a first sheet having a through-hole; filling the through-hole with a thermosetting conductive substance so as to form a second sheet having the through-hole filled with the thermosetting conductive substance; forming a wiring pattern on a principal plane of a release film and mounting a circuit component on the wiring pattern; positioning and superimposing the second sheet on the principal plane of the release film, and pressing the second sheet together with the release film provided with the circuit component, thereby forming a third sheet in which the circuit component is buried; peeling the release film from the third sheet so as to form a fourth sheet; and positioning and superimposing a plurality of sheets produced in the same manner as the fourth sheet on one another with a film including a wiring pattern portion on top of the plurality of sheets, and pressing and heating the plurality of sheets and the film, thereby forming a fifth sheet having a multilayered structure in which the thermosetting resin and the conductive substance are cured.</p>
    <p>According to the second method, the circuit component built-in module having a multilayered structure of the present invention can be produced easily.</p>
    <p>In one embodiment of the first and second methods for producing a circuit component built-in module, the circuit component preferably comprises an active component, and the conductive substance comprises a conductive resin composition. A circuit component having a desired function can be formed by including an active component in the circuit components. Furthermore, when the conductive substance comprises a conductive resin composition, it is easy to fill a through-hole with the conductive substance and to cure the conductive substance. Therefore, the production is facilitated.</p>
    <p>In one embodiment of the first and second methods for producing a circuit component built-in module, the first and second films are formed of copper foils, and the method further comprises the step of removing the copper foil in a portion other than the wiring pattern portions so as to form wiring patterns after the step of forming a sheet in which the thermosetting resin and the conductive substance are cured. This step facilitates the formation of the wiring pattern on the principal plane of the insulating substrate</p>
    <p>In one embodiment of the first and second methods for producing a circuit component built-in module, the first and second films are formed of release films on one principal plane of which wiring patterns are formed, and the method further comprises the step of peeling the release films from the sheet, after the step of forming a sheet having the thermosetting resin and the conductive substance cured. This step facilitates the formation of the wiring patterns on the principal plane of the insulating substrate.</p>
    <p>In one embodiment of the first and second methods for producing a circuit component built-in module, the method further includes the step of injecting a sealing resin between the copper foil or the wiring pattern and the circuit component after the step of mounting the circuit component in the copper foil or the wiring pattern. This step prevents gaps from being formed between the circuit component and the wiring pattern, and strengthens the connection between the circuit component and the wiring pattern.</p>
    <p>In one embodiment of the first and second methods for producing a circuit component built-in module, the thermosetting resin and the conductive substance are preferably heated at 150° C. to 260° C. for curing. The heating in this range of temperatures can cure the thermosetting resin without causing damage to the circuit component.</p>
    <p>In one embodiment of the first and second methods for producing a circuit component built-in module, the thermosetting resin and the conductive substance are preferably pressed at a pressure of 10 kg/cm<sup>2 </sup>to 200 kg/cm<sup>2 </sup>while being heated for curing. Pressing while heating provides a circuit component built-in module having an excellent mechanical strength.</p>
    <p>In one embodiment of the first and second methods for producing a circuit component built-in module, the step of forming the first sheet further comprises the step of heating the sheet mixture at a temperature below a cure temperature (e.g., a temperature lower than a cure starting temperature) of the thermosetting resin, thereby eliminating the adhesion of the sheet mixture after the step of forming the mixture into the sheet. A subsequent process can be facilitated by eliminating the adhesion of the sheet mixture.</p>
    <p>In one embodiment of the first and second methods for producing a circuit component built-in module, the step of forming the third sheet by burying the circuit component in the second sheet is preferably performed at a temperature below a cure temperature of the thermosetting resin. When the step is performed at a temperature below a cure temperature of the thermosetting resin, the thermosetting resin can be softened without being cured. This embodiment makes it easy to bury the circuit component in the second sheet, and also makes it to provide a smooth surface to the circuit component built-in module.</p>
    <p>In one embodiment of the first and second methods for producing a circuit component built-in module, the step of mounting the circuit component on the wiring pattern comprises the step of electrically and mechanically connecting the circuit component and the wiring pattern with solder. This embodiment prevents poor connection between the circuit component and the wiring pattern due to heating that is performed to cure the thermosetting resin.</p>
    <p>In one embodiment of the first and second methods for producing a circuit component built-in module, the step of mounting the active component on the wiring pattern comprises the step of electrically connecting a gold bump of the active component and the wiring pattern with a conductive adhesive. The use of a conductive adhesive prevents poor connection or dislocation of components from occurring at a subsequent step of heating.</p>
    <p>As described above, the circuit component built-in module of the present invention employs the insulating substrate comprising a mixture of an inorganic filler and a thermosetting resin and also utilizes the inner-via-hole connection. This makes it possible to mount circuit components with high density and also allows high heat dissipation. Therefore, the present invention provides a highly reliable circuit component built-in module with circuit components mounted with high density.</p>
    <p>Furthermore, it is possible to mount circuit components with higher density by making the circuit component built-in module of the present invention in a multilayered structure.</p>
    <p>Furthermore, in the circuit component built-in module of the present invention, the heat conductivity, the coefficient of linear expansion, the dielectric constant or the like of the insulating substrate can be controlled by selecting a suitable inorganic filler. Therefore, in the circuit component built-in module of the present invention, it is possible to equalize substantially the coefficient of linear expansion of the insulating substrate with that of the semiconductor device, so that the present invention is preferably used as a circuit component built-in module in which a semiconductor device is built-in. Furthermore, the heat conductivity of the insulating substrate can be improved so that the present invention is preferably used as a circuit component built-in module in which a component that requires heat dissipation such as a semiconductor device is built-in. Furthermore, it is possible to reduce the dielectric constant of the insulating substrate, so that the present invention is preferably used as a circuit component built-in module for high frequency circuits.</p>
    <p>According to the methods for producing a circuit component built-in module of the present invention, the above-described circuit component built-in module can be produced easily.</p>
    <p>Furthermore, according to the methods for producing a circuit component built-in module of the present invention, wiring patterns can be buried in the insulating substrate by using a release film provided with the wiring patterns. Therefore, a circuit component built-in module having a smooth surface can be obtained. Thus, when additional circuit components are mounted on the wiring patterns on the surface, a circuit component built-in module having circuit components mounted with higher density can be obtained.</p>
    <p>These and other advantages of the present invention will become apparent to those skilled in the art upon reading and understanding the following detailed description with reference to the accompanying figures.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a perspective cross-sectional view showing one embodiment of a circuit component built-in module of the present invention.</p>
    <p>FIGS. <b>2</b>(<i>a</i>) to <b>2</b>(<i>h</i>) are views showing a process sequence in an embodiment of a method for producing a circuit component built-in module of the present invention.</p>
    <p>FIGS. <b>3</b>(<i>a</i>) to <b>3</b>(<i>h</i>) are views showing a process sequence in an embodiment of a method for producing a circuit component built-in module of the present invention.</p>
    <p>FIG. 4 is a perspective cross-sectional view showing an embodiment of a circuit component built-in module of the present invention.</p>
    <p>FIGS. <b>5</b>(<i>a</i>) to <b>5</b>(<i>h</i>) are views showing a process sequence in an embodiment of a method for producing a circuit component built-in module of the present invention.</p>
    <p>FIGS. <b>6</b>(<i>a</i>) to <b>6</b>(<i>g</i>) are views showing a process sequence in an embodiment of a method for producing a circuit component built-in module of the present invention.</p>
    <heading>DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>Hereinafter, the present invention will be described by way of embodiments with reference to the accompanying drawings.</p>
    <p>Embodiment 1</p>
    <p>One example of a circuit component built-in module of the present invention will be described with reference to FIG. 1 of Embodiment 1. FIG. 1 is a perspective cross-sectional view of a circuit component built-in module 100 of this embodiment.</p>
    <p>Referring to FIG. 1, the circuit component built-in module <b>100</b> in Embodiment 1 includes an insulating substrate <b>101</b>, wiring patterns <b>102</b> <i>a </i>and <b>102</b> <i>b </i>formed on one principal plane and the other principal plane of the insulating substrate <b>101</b>, circuit components <b>103</b> connected to the wiring pattern <b>102</b> <i>b </i>and arranged in the insulating substrate <b>101</b>, and an inner via <b>104</b> for electric connection between the wiring patterns <b>102</b> <i>a </i>and <b>102</b> <i>b. </i> </p>
    <p>The insulating substrate <b>101</b> is formed of a mixture comprising an inorganic filler and a thermosetting resin. For the inorganic filler, for example, Al<sub>2</sub>O<sub>3</sub>, MgO, BN, AlN or SiO<sub>2 </sub>can be used. The inorganic filler is preferably contained in an amount of 70 wt % to 95 wt % on the basis of the mixture. The average particle diameter of the inorganic filler is preferably 0.1 μm to 100 μm. Preferable examples of the thermosetting resin include an epoxy resin, a phenol resin or a cyanate resin, which are highly resistant against heat. An epoxy resin is most preferable because of its especially high heat resistance. The mixture may further comprise a dispersant, a coloring agent, a coupling agent or a releasing agent.</p>
    <p>The wiring patterns <b>102</b> <i>a </i>and <b>102</b> <i>b </i>are formed of an electrically conductive substance, such as a copper foil or a conductive resin composition. When a copper foil is used for the wiring pattern, for example, a copper foil with a thickness of about 18 μm to 35 μm produced by electrolytic plating can be used. The surface of the copper foil that is in contact with the insulating substrate <b>101</b> is preferably made rough so that the adhesion with the insulating substrate <b>101</b> can be improved. Furthermore, the copper foil whose surface has been subjected to a coupling treatment or plated with tin, zinc or nickel can be used for better adhesion and oxidation resistance. Furthermore, metal lead frame produced by etching or stamping can be used for the wiring patterns <b>102</b> <i>a </i>and <b>102</b> <i>b. </i> </p>
    <p>The circuit components <b>103</b> include, for example, an active component <b>103</b> <i>a </i>and a passive component <b>103</b> <i>b</i>. A semiconductor device such as a transistor, an IC, and an LSI can be used for the active component <b>103</b> <i>a</i>. The semiconductor device may be a semiconductor bare chip. A chip resistor, a chip capacitor or a chip inductor can be used for the passive component <b>103</b> <i>b</i>. The circuit components <b>103</b> may not include the passive component <b>103</b> <i>b. </i> </p>
    <p>The active component <b>103</b> <i>a </i>is connected to the wiring pattern <b>102</b> <i>a </i>by flip chip bonding. The semiconductor bare chips are flip-chip bonded so that circuit components can be mounted with high density.</p>
    <p>The inner via <b>104</b> is formed of a conductive substance. For example, a conductive resin composition comprising metal particles and a thermosetting resin can be used for the inner via <b>104</b>. Examples of the metal particles include gold, silver, copper and nickel. Gold, silver, copper and nickel are preferable because of their high conductivity. Among them, copper is most preferable because of its especially high conductivity and small migration. As for the thermosetting resin, for example, an epoxy resin, a phenol resin or a cyanate resin can be used. An epoxy resin is most preferable because of its high heat resistance.</p>
    <p>In the circuit component built-in module <b>100</b> in Embodiment 1, the wiring patterns <b>102</b> <i>a </i>and <b>102</b> <i>b </i>are connected by the inner via <b>104</b> filling a through-hole in the insulating substrate <b>101</b>. As a result, in the circuit component built-in module <b>100</b>, the circuit components <b>103</b> can be mounted with high density.</p>
    <p>Furthermore, in the circuit component built-in module <b>100</b>, the inorganic filler contained in the insulating substrate <b>101</b> swiftly conducts the heat generated in the circuit components. Therefore, a highly reliable circuit component built-in module can be obtained.</p>
    <p>Furthermore, in the circuit component built-in module <b>100</b>, the coefficient of linear expansion, the heat conductivity, and the dielectric constant of the insulating substrate <b>101</b> can be controlled easily by selecting a suitable organic filler for the insulating substrate <b>101</b>. A coefficient of linear expansion of the insulating substrate <b>101</b> substantially equal to that of the semiconductor device prevents cracks or the like from occurring due to a temperature change. As a result, a reliable circuit component built-in module can be obtained. An improvement in the heat conductivity of the insulating substrate <b>101</b> allows a reliable circuit component built-in module to be produced even if the circuit components are mounted with high density. A low dielectric constant of the insulating substrate <b>101</b> allows a module for high frequency circuit with little dielectric loss to be produced.</p>
    <p>Furthermore, in the circuit component built-in module <b>100</b>, the insulating substrate <b>101</b> can shield the circuit components <b>103</b> from the external air, thus preventing deterioration of reliability due to humidity.</p>
    <p>Furthermore, in the circuit component built-in module <b>100</b> of the present invention, the insulating substrate <b>101</b> is formed of a mixture of an inorganic filler and a thermosetting resin, so that the substrate <b>101</b> can be produced easily without being sintered at a high temperature unlike a ceramic substrate.</p>
    <p>In the circuit component built-in module <b>100</b> shown in FIG. 1, the wiring pattern <b>102</b> <i>a </i>is not buried in the insulating substrate <b>101</b>. However, the wiring pattern <b>102</b> <i>a </i>may be buried in the insulating substrate <b>101</b> (refer to FIG. <b>3</b>(<i>h</i>)).</p>
    <p>In the circuit component built-in module <b>100</b> shown in FIG. 1, no circuit component is mounded on the wiring pattern <b>102</b> <i>a</i>. However, a circuit component may be mounded on the wiring pattern <b>102</b> <i>a</i>, and the circuit component built-in module may be molded with resin (the same is applied to the following embodiments). The circuit components can be mounted with a higher density by mounting circuit components on the wiring pattern <b>102</b> <i>a. </i> </p>
    <p>Embodiment 2</p>
    <p>One embodiment of a method for producing the circuit component built-in module shown in FIG. 1 will be described with reference to FIGS. <b>2</b>(<i>a</i>) to <b>2</b>(<i>h</i>) of Embodiment 2. The materials and the circuit components used in Embodiment 2 are the same as those described in Embodiment 1.</p>
    <p>FIGS. <b>2</b>(<i>a</i>) to <b>2</b>(<i>h</i>) are cross-sectional views showing a process sequence in one embodiment of a method for producing the circuit component built-in module.</p>
    <p>First, as shown in FIG. <b>2</b>(<i>a</i>), a mixture of an inorganic filler and a thermosetting resin is processed so as to form a mixture <b>200</b> in the form of a sheet. An inorganic filler and an uncured thermosetting resin are mixed so as to form a paste mixture. The paste mixture is molded in a predetermined thickness so as to form the mixture <b>200</b> in the form of a sheet (hereinafter, referred to as “sheet mixture”).</p>
    <p>The sheet mixture <b>200</b> may be heated at a temperature below the curing temperature of the thermosetting resin. The heat treatment allows the adhesion of the mixture <b>200</b> to be eliminated while maintaining the flexibility, thereby facilitating the subsequent processes. In addition, for a mixture comprising a thermosetting resin dissolved in a solvent, a heat treatment serves to remove the solvent partially.</p>
    <p>Thereafter, as shown in FIG. <b>2</b>(<i>b</i>), a through-hole <b>201</b> is formed in a desired position in the mixture <b>200</b> so as to form a sheet having the through-hole <b>201</b>. The through-hole <b>201</b> can be formed by, for example, laser processing or processing with a drill or a mold. Laser processing is preferable because it allows formation of the through-hole <b>201</b> in a fine pitch and generates no debris. In laser processing, carbon dioxide gas laser or excimer laser is preferably used to facilitate the processing. The through-hole <b>201</b> may be formed simultaneously when the paste mixture is molded into the sheet mixture <b>200</b>.</p>
    <p>Thereafter, as shown in FIG. <b>2</b>(<i>c</i>), a sheet having the through-hole <b>201</b> filled with a conductive resin composition <b>202</b> is formed by filling the through-hole <b>201</b> with the conductive resin composition <b>202</b>.</p>
    <p>In parallel to the processes shown in FIGS. <b>2</b>(<i>a</i>) to <b>2</b>(<i>c</i>), as shown in FIG. <b>2</b>(<i>d</i>), a circuit component <b>204</b> is flip-chip bonded to a copper foil. The circuit component <b>204</b> is electrically connected to the copper foil <b>203</b> via a conductive adhesive <b>205</b>. As for the conductive adhesive <b>205</b>, for example, a mixture of a thermosetting resin and gold, silver, copper, or a silver-palladium alloy can be used. Instead of the conductive adhesive <b>205</b>, a bump produced by a gold wire bonding or a solder bump may be formed on the side of the circuit component <b>204</b> beforehand, and the gold or the solder may be dissolved by a heat treatment so that the circuit component <b>204</b> can be mounted on the copper foil <b>203</b>. Furthermore, the solder bump can be used together with the conductive adhesive.</p>
    <p>A sealing resin may be injected between the copper foil <b>203</b> and the circuit component <b>204</b> mounted on the copper foil <b>203</b> (also in the following embodiments, a sealing resin may be injected between a circuit component and a copper foil or a circuit component and a wiring pattern). The injection of a sealing resin prevents the formation of gaps between the semiconductor device and the wiring pattern when burying the semiconductor device in the sheet in a subsequent process. An underfill resin, which is used for general flip chip bonding, can be used for the sealing resin.</p>
    <p>In parallel to the processes shown in FIGS. <b>2</b>(<i>a</i>) to <b>2</b>(<i>c</i>), a copper foil <b>206</b> is formed, as shown in FIG. <b>2</b>(<i>e</i>).</p>
    <p>Thereafter, as shown in FIG. <b>2</b>(<i>f</i>), the sheet of FIG. <b>2</b>(<i>c</i>) is sandwiched between the copper foil <b>203</b> provided with the circuit component <b>204</b> and the copper foil <b>206</b> in a suitable position.</p>
    <p>Then, as shown in FIG. <b>2</b>(<i>g</i>), the sheet together with the copper foils <b>203</b> and <b>206</b> are pressed, so that the circuit component <b>204</b> is buried in the sheet. Then, the sheet is heated so that the thermosetting resin in the mixture <b>200</b> and the conductive resin composition <b>202</b> is cured. Thus, the sheet in which the circuit component <b>204</b> is buried is formed. The heating is performed at a temperature equal to or higher than a temperature at which the thermosetting resin in the mixture <b>200</b> and the conductive resin composition <b>202</b> is cured (e.g., 150° C. to 260° C.). The mixture <b>200</b> serves as an insulating substrate <b>207</b>, and the conductive resin composition <b>202</b> serves as an inner via <b>208</b>. This process allows the copper foils <b>203</b> and <b>206</b>, the circuit component <b>204</b> and the insulating substrate <b>207</b> to strongly adhere to each other mechanically. The inner via <b>208</b> electrically connects the copper foils <b>203</b> and <b>206</b>. The mechanical strength of the circuit component module can be improved by applying a pressure of 10 kg/cm<sup>2 </sup>to 200 kg/cm<sup>2 </sup>while heating to cure the thermosetting resin in the mixture <b>200</b> and the conductive resin composition <b>202</b> (the same can apply in the following embodiments).</p>
    <p>Thereafter, as shown in FIG. <b>2</b>(<i>h</i>), the copper foils <b>203</b> and <b>206</b> are processed into wiring patterns <b>209</b> and <b>210</b>.</p>
    <p>Thus, the circuit component built-in module as described in Embodiment 1 can be formed. The above-described method allows the circuit component built-in module as described in Embodiment 1 to be produced easily.</p>
    <p>In Embodiment 2, the conductive resin composition <b>202</b> is used as a conductive substance with which the through-hole <b>201</b> is filled. However, the conductive substance is not limited thereto, and any thermosetting conductive substance can be used, which also applies to the following embodiments.</p>
    <p>Embodiment 3</p>
    <p>Another embodiment of a method for producing the circuit component built-in module shown in FIG. 1 will be described with reference to FIGS. <b>3</b>(<i>a</i>) to <b>3</b>(<i>h</i>) of Embodiment 3. The materials and the circuit components used in Embodiment 3 are the same as those described in Embodiment 1.</p>
    <p>FIGS. <b>3</b>(<i>a</i>) to <b>3</b>(<i>h</i>) are cross-sectional views showing a process sequence for producing a circuit component built-in module in Embodiment 3.</p>
    <p>First, as shown in FIG. <b>3</b>(<i>a</i>), a mixture comprising an inorganic filler and a thermosetting resin is processed into a sheet mixture <b>300</b>. Since this process is the same as that described with reference to FIG. <b>2</b>(<i>a</i>), it will not be described further herein.</p>
    <p>Thereafter, as shown in FIG. <b>3</b>(<i>b</i>), a through-hole <b>301</b> is formed in a desired position of the mixture <b>300</b>. Since this process is the same as that described with reference to FIG. <b>2</b>(<i>b</i>), it will not be described further herein.</p>
    <p>Then, as shown in FIG. <b>3</b>(<i>c</i>), the through-hole <b>301</b> is filled with a conductive resin composition <b>302</b>, so as to form a sheet with the through-hole <b>301</b> filled with the conductive resin composition <b>302</b>.</p>
    <p>In parallel to the processes shown in FIGS. <b>3</b>(<i>a</i>) to <b>3</b>(<i>c</i>), as shown in FIG. <b>3</b>(<i>d</i>), a wiring pattern <b>303</b> is formed on a release film <b>305</b>, and a circuit component <b>304</b> is mounted on the wiring pattern <b>303</b>. The circuit component <b>304</b> is mounted in the same manner as described with reference to FIG. <b>2</b>(<i>d</i>), so that it will not be described further herein. For example, polyethylene terephthalate or polyphenylene sulfide can be used for the release film <b>305</b>. The wiring pattern <b>303</b> can be formed by attaching a copper foil to the release film <b>305</b> and then performing photolithography and etching. Instead, a metal lead frame that is formed by etching or stamping can be used for the wiring pattern <b>303</b>.</p>
    <p>In parallel to the processes shown in FIGS. <b>3</b>(<i>a</i>) to <b>3</b>(<i>c</i>), as shown in FIG. <b>3</b>(<i>e</i>), a wiring pattern <b>306</b> is formed on a release film <b>307</b>. The wiring pattern <b>306</b> can be formed in the same manner as the wiring pattern <b>303</b>.</p>
    <p>Thereafter, as shown in FIG. <b>3</b>(<i>f</i>), the sheet of FIG. <b>2</b>(<i>c</i>) is sandwiched between the release films <b>305</b> and <b>307</b> in a suitable position so that the wiring patterns <b>303</b> and <b>306</b> and the conductive substance <b>302</b> are connected in a desired portion.</p>
    <p>Then, as shown in FIG. <b>3</b>(<i>g</i>), the sheet together with the release films <b>305</b> and <b>307</b> is pressed and heated so that the thermosetting resin in the mixture <b>300</b> and the conductive resin composition <b>302</b> is cured. Thus, the sheet in which the circuit component <b>304</b> and the wiring patterns <b>303</b> and <b>306</b> are buried is formed. The heating is performed at a temperature equal to or higher than a temperature at which the thermosetting resin in the mixture <b>300</b> and the conductive resin composition <b>302</b> is cured (e.g., 150° C. to 260° C.). The mixture <b>300</b> serves as an insulating substrate <b>308</b>, and the conductive resin composition <b>302</b> serves as an inner via <b>309</b>. The inner via <b>309</b> electrically connects the wiring patterns <b>303</b> and <b>306</b>.</p>
    <p>Thereafter, as shown in <b>3</b>(<i>h</i>), the release film <b>305</b> and <b>307</b> are peeled from the sheet of FIG. <b>3</b>(<i>g</i>).</p>
    <p>Thus, the circuit component built-in module as described in Embodiment 1 can be produced. The above-described method makes it easy to produce the circuit component built-in module as described in Embodiment 1.</p>
    <p>In this method, the release film <b>307</b> on which the wiring pattern <b>306</b> has been formed earlier is used, so that the obtained circuit component built-in module has a smooth surface as a result of burying the wiring pattern <b>306</b> in the insulating substrate <b>308</b>. The smoothness of the surface makes it possible to mount the components on the wiring pattern <b>306</b> with high density and thus to achieve higher density circuit components.</p>
    <p>Embodiment 4</p>
    <p>One embodiment of a circuit component built-in module having a multilayered structure of the present invention will be described with reference to FIG. 4 of Embodiment 4. FIG. 4 is a perspective cross-sectional view of a circuit component built-in module <b>400</b> of this embodiment.</p>
    <p>Referring to FIG. 4, the circuit component built-in module <b>400</b> in Embodiment 4 includes an insulating substrate <b>401</b> comprising insulating substrates <b>401</b> <i>a</i>, <b>401</b> <i>b </i>and <b>401</b> <i>c</i>, wiring patterns <b>402</b> <i>a</i>, <b>402</b> <i>b</i>, <b>402</b> <i>c </i>and <b>402</b> <i>d </i>formed on one principal plane and in the internal portion of the insulating substrate <b>401</b>, a circuit component <b>403</b> arranged in the internal portion of the insulating substrate <b>401</b> and connected to the wiring patterns <b>402</b> <i>a</i>, <b>402</b> <i>b </i>or <b>402</b> <i>c</i>, and an inner via <b>404</b> for electrical connection between the wiring patterns <b>402</b> <i>a</i>, <b>402</b> <i>b</i>, <b>402</b> <i>c </i>and <b>402</b> <i>d. </i> </p>
    <p>The insulating substrates <b>401</b> <i>a</i>, <b>401</b> <i>b </i>and <b>401</b> <i>c </i>are formed of a mixture comprising an inorganic filler and a thermosetting resin. For example, Al<sub>2</sub>O<sub>3</sub>, MgO, BN, AlN or SiO<sub>2 </sub>can be used for the inorganic filler. The inorganic filler is preferably contained in an amount of 70 wt % to 95 wt % on the basis of the mixture. The average particle diameter of the inorganic filler is preferably 0.1 μm to 100 μm. Preferable examples of the thermosetting resin include an epoxy resin, a phenol resin, or a cyanate resin, which are highly resistant against heat. An epoxy resin is most preferable because of its especially high heat resistance. The mixture may further comprise a dispersant, a coloring agent, a coupling agent or a releasing agent.</p>
    <p>The wiring patterns <b>402</b> <i>a</i>, <b>402</b> <i>b</i>, <b>402</b> <i>c </i>and <b>402</b> <i>d </i>are the same as the wiring patterns <b>102</b> <i>a </i>and <b>102</b> <i>b</i>, which are described in Embodiment 1, and they will not be described further herein.</p>
    <p>The circuit component <b>403</b> includes, for example, an active component <b>403</b> <i>a </i>and a passive component <b>403</b> <i>b</i>. A semiconductor device such as a transistor, an IC, and an LSI can be used for the active component <b>403</b> <i>a</i>. The semiconductor device may be a semiconductor bare chip. A chip resistor, a chip capacitor or a chip inductor can be used for the passive component <b>403</b> <i>b</i>. The circuit component <b>403</b> may not include the passive component <b>403</b> <i>b. </i> </p>
    <p>The active component <b>403</b> <i>a </i>is connected to the wiring patterns <b>402</b> <i>a</i>, <b>402</b> <i>b</i>, and <b>403</b> <i>c</i>, for example, by flip chip bonding. The semiconductor bare chips may be flip-chip bonded so that circuit components can be mounted with high density.</p>
    <p>The inner via <b>404</b> is formed of a conductive substance. For example, a conductive resin composition comprising metal particles and a thermosetting resin can be used for the inner via <b>404</b>. Examples of the metal particles include gold, silver, copper and nickel. Gold, silver, copper and nickel are preferable because of their high conductivity. Among them, copper is most preferable because of its especially high conductivity and small migration. As for the thermosetting resin, for example, an epoxy resin, a phenol resin or a cyanate resin can be used. An epoxy resin is most preferable because of its high heat resistance.</p>
    <p>In the circuit component built-in module <b>400</b> shown in FIG. 4, the wiring pattern <b>402</b> <i>d </i>is not buried in the insulating substrate <b>401</b> <i>c</i>. However, the wiring pattern <b>402</b> <i>d </i>may be buried in the insulating substrate <b>401</b> <i>c </i>(see to FIG. <b>6</b>(<i>g</i>)).</p>
    <p>Although FIG. 4 shows the circuit component built-in module <b>400</b> having a three layered structure, a structure having any number of layers can be formed depending on the design, and the same applies to the following embodiments.</p>
    <p>Embodiment 5</p>
    <p>Another embodiment of a method for producing the circuit component built-in module of Embodiment 4 will be described with reference to FIGS. <b>5</b>(<i>a</i>) to <b>5</b>(<i>h</i>) of Embodiment 5. The material and the circuit components used in Embodiment 5 are the same as those described in Embodiment 4.</p>
    <p>FIGS. <b>5</b>(<i>a</i>) to <b>5</b>(<i>h</i>) are cross-sectional views showing a process sequence for producing a circuit component built-in module in this embodiment.</p>
    <p>First, as shown in FIG. <b>5</b>(<i>a</i>), a mixture comprising an inorganic filler and a thermosetting resin is processed into a sheet mixture <b>500</b>. A through-hole is filled with a conductive resin composition <b>501</b>, so as to form a sheet with the through-hole filled with the conductive resin composition <b>501</b>. Since this process is the same as that described with reference to FIGS. <b>2</b>(<i>a</i>) to <b>2</b>(<i>c</i>), it will not be described further herein.</p>
    <p>On the other hand, a wiring pattern <b>506</b> is formed on a release film <b>503</b>, and an active component <b>504</b> and a passive component <b>505</b> are mounted on the wiring pattern <b>506</b>. This process is the same as that described with reference to FIG. <b>3</b>(<i>d</i>), so that it will not be described further herein.</p>
    <p>Thereafter, the sheet of FIG. <b>5</b>(<i>a</i>) is positioned and superimposed on the release film <b>503</b>, and they are pressed. Then, the release film <b>503</b> is peeled off, so that the sheet in which the wiring pattern <b>506</b>, the active component <b>504</b> and the passive component <b>505</b> are buried is formed, as shown in FIG. <b>5</b>(<i>b</i>).</p>
    <p>In parallel to the processes of FIGS. <b>5</b>(<i>a</i>) and <b>5</b>(<i>b</i>), a plurality of sheets in which the wiring pattern <b>506</b> and the circuit components are buried are formed in the same manner as those shown in FIGS. <b>5</b>(<i>a</i>) and <b>5</b>(<i>b</i>) (see to FIGS. <b>5</b>(<i>c</i>) and <b>5</b>(<i>d</i>), and FIGS. <b>5</b>(<i>e</i>) and <b>5</b>(<i>f</i>)). The wiring pattern <b>506</b> and the circuit components are different from layer to layer in accordance with the design.</p>
    <p>Thereafter, as shown in FIG. <b>5</b>(<i>g</i>), the sheet of FIG. <b>5</b>(<i>d</i>) is sandwiched between the sheets of FIGS. <b>5</b>(<i>b</i>) and <b>5</b>(<i>f</i>) in a suitable position. Then, a copper foil <b>507</b> is superimposed on a principal plane of the sheet of FIG. <b>5</b>(<i>f</i>) in which the wiring pattern is not formed.</p>
    <p>Thereafter, the sheets and the copper foil <b>507</b> are positioned and placed on one another in the process shown in FIG. <b>5</b>(<i>g</i>), pressed and heated, so that a sheet having a multilayered structure can be formed, as shown in FIG. <b>5</b>(<i>h</i>). The heating is performed at a temperature equal to or higher than a temperature at which the thermosetting resin in the mixture <b>500</b> and the conductive resin composition <b>501</b> is cured (e.g., 150° C. to 260° C.). The mixture <b>500</b> serves as an insulating substrate <b>508</b>, and the conductive resin composition <b>501</b> serves as an inner via <b>509</b>. This process allows the circuit components <b>504</b> and <b>505</b>, the copper foil <b>507</b> and the insulating substrate <b>508</b> to strongly adhere mechanically. The inner via <b>509</b> electrically connects the wiring pattern <b>506</b> and the copper foil <b>507</b>. Then, the copper foil <b>507</b> is processed into a wiring pattern <b>510</b>.</p>
    <p>Thus, a circuit component built-in module having a multilayered structure can be formed. The above-described method allows a circuit component built-in module having a multilayered structure to be produced easily.</p>
    <p>Embodiment 6</p>
    <p>Another embodiment of a method for producing the circuit component built-in module of Embodiment 4 will be described with reference to FIGS. <b>6</b>(<i>a</i>) to <b>6</b>(<i>g</i>) of Embodiment 6. The material and the circuit components used in Embodiment 6 are the same as those described in Embodiment 4.</p>
    <p>FIGS. <b>6</b>(<i>a</i>) to <b>6</b>(<i>g</i>) are cross-sectional views showing a process sequence for producing a circuit component built-in module in this embodiment.</p>
    <p>First, as shown in FIG. <b>6</b>(<i>a</i>), a mixture comprising an inorganic filler and a thermosetting resin is processed into a sheet mixture <b>600</b>. A through-hole is filled with a conductive resin composition <b>601</b>, so as to form a sheet with the through-hole filled with the conductive resin composition <b>601</b>. Since this process is the same as that described with reference to FIGS. <b>2</b>(<i>a</i>) to <b>2</b>(<i>c</i>), it will not be described further herein.</p>
    <p>On the other hand, a wiring pattern <b>606</b> is formed on a release film <b>603</b>, and an active component <b>604</b> and a passive component <b>605</b> are mounted on the wiring pattern <b>606</b>. This process is the same as that described with reference to FIG. <b>3</b>(<i>d</i>), so that it will not be described further herein.</p>
    <p>Thereafter, the sheet of FIG. <b>6</b>(<i>a</i>) is positioned and superimposed on the release film <b>603</b>, and they are pressed. Then, the release film <b>603</b> is peeled off, so that the sheet in which the wiring pattern <b>606</b>, the active component <b>604</b> and the passive component <b>605</b> are buried is formed, as shown in FIG. <b>6</b>(<i>b</i>).</p>
    <p>In parallel to the processes of FIGS. <b>6</b>(<i>a</i>) and <b>6</b>(<i>b</i>), a plurality of sheets in which the wiring pattern <b>606</b> and the circuit components are buried are formed in the same manner as those shown in FIGS. <b>6</b>(<i>a</i>) and <b>6</b>(<i>b</i>) (refer to FIGS. <b>6</b>(<i>c</i>) and <b>6</b>(<i>d</i>)). The wiring pattern <b>606</b> and the circuit components are different from layer to layer in accordance with the design.</p>
    <p>In parallel to the processes of FIGS. <b>6</b>(<i>a</i>) and <b>6</b>(<i>b</i>), as shown in FIG. <b>6</b>(<i>e</i>), a wiring pattern <b>607</b> is formed on the release film <b>603</b>.</p>
    <p>Thereafter, as shown in FIG. <b>6</b>(<i>f</i>), the sheet of FIG. <b>6</b>(<i>d</i>) is positioned and superimposed on the sheet of FIG. <b>6</b>(<i>b</i>). Then, the release film <b>603</b> of FIG. <b>6</b>(<i>e</i>) is superimposed on a principal plane of the sheet of FIG. <b>6</b>(<i>d</i>) on which the wiring pattern <b>606</b> is not formed so that the wiring pattern <b>607</b> on the release film <b>603</b> faces inwards</p>
    <p>Thereafter, the sheets and the release film <b>603</b> are positioned and attached to each other in the process shown in FIG. <b>6</b>(<i>f</i>), pressed and heated, so that a sheet having a multilayered structure can be formed, as shown in FIG. <b>6</b>(<i>g</i>). The heating is performed at a temperature equal to or higher than a temperature at which the thermosetting resin in the mixture <b>600</b> and the conductive resin composition <b>601</b> is cured (e.g., 150° C. to 260° C.). The mixture <b>600</b> serves as an insulating substrate <b>608</b>, and the conductive resin composition <b>601</b> serves as an inner via <b>609</b>. This process allows the active component <b>604</b>, the passive component <b>605</b>, the wiring pattern <b>606</b> and <b>607</b> and the insulating substrate <b>608</b> to strongly adhere mechanically. The inner via <b>609</b> electrically connects the wiring patterns <b>606</b> and <b>607</b>.</p>
    <p>Then, the release film <b>603</b> is peeled from the sheet having a multilayered structure, so that a circuit component built-in module having a multilayered structure can be formed.</p>
    <p>Thus, the above-described method allows a circuit component built-in module having a multilayered structure to be produced easily.</p>
    <heading>EXAMPLES</heading> <p>Hereinafter, the present invention will be specifically described by way of examples.</p>
    <heading>Example 1</heading> <p>In the production of a circuit component built-in module of the present invention, an example of a method for producing an insulating substrate formed of a mixture comprising an inorganic filler and a thermosetting resin will be described at first.</p>
    <p>In this example, an insulating substrate was produced with a composition shown in Table 1. Sample 1 in Table 1 is a comparative example.</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" pgwide="1" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="10"> <colspec colname="1" colwidth="21pt" align="center"> </colspec> <colspec colname="2" colwidth="56pt" align="center"> </colspec> <colspec colname="3" colwidth="7pt" align="center"> </colspec> <colspec colname="4" colwidth="63pt" align="center"> </colspec> <colspec colname="5" colwidth="35pt" align="center"> </colspec> <colspec colname="6" colwidth="42pt" align="center"> </colspec> <colspec colname="7" colwidth="35pt" align="center"> </colspec> <colspec colname="8" colwidth="35pt" align="center"> </colspec> <colspec colname="9" colwidth="42pt" align="center"> </colspec> <colspec colname="10" colwidth="42pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="10" rowsep="1" class="description-td" colspan="10">TABLE 1</td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td namest="1" nameend="10" align="center" rowsep="1" class="description-td" colspan="10"> </td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td">Linear</td>
                <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td">Breakdown</td>
              </tr> <tr class="description-tr"> <td class="description-td">Sam-</td>
                <td class="description-td">Inorgaric filler</td>
                <td class="description-td"> </td>
                <td class="description-td">Thermosetting resin</td>
                <td class="description-td"> </td>
                <td class="description-td">Heat</td>
                <td class="description-td">expansion</td>
                <td class="description-td">Dielectric</td>
                <td class="description-td">Dielectric</td>
                <td class="description-td">voltage</td>
              </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="11"> <colspec colname="1" colwidth="21pt" align="center"> </colspec> <colspec colname="2" colwidth="28pt" align="center"> </colspec> <colspec colname="3" colwidth="35pt" align="center"> </colspec> <colspec colname="4" colwidth="35pt" align="center"> </colspec> <colspec colname="5" colwidth="28pt" align="center"> </colspec> <colspec colname="6" colwidth="35pt" align="center"> </colspec> <colspec colname="7" colwidth="42pt" align="center"> </colspec> <colspec colname="8" colwidth="35pt" align="center"> </colspec> <colspec colname="9" colwidth="35pt" align="center"> </colspec> <colspec colname="10" colwidth="42pt" align="center"> </colspec> <colspec colname="11" colwidth="42pt" align="center"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">ple</td>
                <td class="description-td"> </td>
                <td class="description-td">amount</td>
                <td class="description-td"> </td>
                <td class="description-td">amount</td>
                <td class="description-td">Additive</td>
                <td class="description-td">conductivity</td>
                <td class="description-td">coefficient</td>
                <td class="description-td">constant</td>
                <td class="description-td">loss</td>
                <td class="description-td">(AC)</td>
              </tr> <tr class="description-tr"> <td class="description-td">No.</td>
                <td class="description-td">type</td>
                <td class="description-td">(wt %)</td>
                <td class="description-td">type</td>
                <td class="description-td">(wt %)</td>
                <td class="description-td">(wt %)</td>
                <td class="description-td">(W/mK)</td>
                <td class="description-td">(ppm/° C.)</td>
                <td class="description-td">1 MHz</td>
                <td class="description-td">1 MHz (%)</td>
                <td class="description-td">kV/mm</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="center" rowsep="1" class="description-td" colspan="11"> </td>
              </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="11"> <colspec colname="1" colwidth="21pt" align="char" char="."> </colspec> <colspec colname="2" colwidth="28pt" align="center"> </colspec> <colspec colname="3" colwidth="35pt" align="center"> </colspec> <colspec colname="4" colwidth="35pt" align="center"> </colspec> <colspec colname="5" colwidth="28pt" align="char" char="."> </colspec> <colspec colname="6" colwidth="35pt" align="center"> </colspec> <colspec colname="7" colwidth="42pt" align="char" char="."> </colspec> <colspec colname="8" colwidth="35pt" align="center"> </colspec> <colspec colname="9" colwidth="35pt" align="center"> </colspec> <colspec colname="10" colwidth="42pt" align="center"> </colspec> <colspec colname="11" colwidth="42pt" align="char" char="."> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">1</td>
                <td class="description-td">Al<sub>2</sub>O<sub>3</sub> </td>
                <td class="description-td">60</td>
                <td class="description-td">liquid</td>
                <td class="description-td">39.8</td>
                <td class="description-td">carbon</td>
                <td class="description-td">0.52</td>
                <td class="description-td">45</td>
                <td class="description-td">3.5</td>
                <td class="description-td">0.3</td>
                <td class="description-td">8.1</td>
              </tr> <tr class="description-tr"> <td class="description-td">2</td>
                <td class="description-td">Al<sub>2</sub>O<sub>3</sub> </td>
                <td class="description-td">70</td>
                <td class="description-td">epoxy</td>
                <td class="description-td">29.8</td>
                <td class="description-td">black</td>
                <td class="description-td">0.87</td>
                <td class="description-td">32</td>
                <td class="description-td">4.7</td>
                <td class="description-td">0.3</td>
                <td class="description-td">10.1</td>
              </tr> <tr class="description-tr"> <td class="description-td">3</td>
                <td class="description-td">Al<sub>2</sub>O<sub>3</sub> </td>
                <td class="description-td">80</td>
                <td class="description-td">resin</td>
                <td class="description-td">19.8</td>
                <td class="description-td">(0.2)</td>
                <td class="description-td">1.2</td>
                <td class="description-td">26</td>
                <td class="description-td">5.8</td>
                <td class="description-td">0.3</td>
                <td class="description-td">16.5</td>
              </tr> <tr class="description-tr"> <td class="description-td">4</td>
                <td class="description-td">Al<sub>2</sub>O<sub>3</sub> </td>
                <td class="description-td">85</td>
                <td class="description-td">WE-2025</td>
                <td class="description-td">14.8</td>
                <td class="description-td"> </td>
                <td class="description-td">2.8</td>
                <td class="description-td">21</td>
                <td class="description-td">6.1</td>
                <td class="description-td">0.2</td>
                <td class="description-td">15.5</td>
              </tr> <tr class="description-tr"> <td class="description-td">5</td>
                <td class="description-td">Al<sub>2</sub>O<sub>3</sub> </td>
                <td class="description-td">90</td>
                <td class="description-td"> </td>
                <td class="description-td">9.8</td>
                <td class="description-td"> </td>
                <td class="description-td">4.5</td>
                <td class="description-td">16</td>
                <td class="description-td">6.7</td>
                <td class="description-td">0.2</td>
                <td class="description-td">18.7</td>
              </tr> <tr class="description-tr"> <td class="description-td">6</td>
                <td class="description-td">Al<sub>2</sub>O<sub>3</sub> </td>
                <td class="description-td">95</td>
                <td class="description-td"> </td>
                <td class="description-td">4.8</td>
                <td class="description-td"> </td>
                <td class="description-td">5.5</td>
                <td class="description-td">11</td>
                <td class="description-td">7.1</td>
                <td class="description-td">0.2</td>
                <td class="description-td">17.1</td>
              </tr> <tr class="description-tr"> <td class="description-td">7</td>
                <td class="description-td">MgO</td>
                <td class="description-td">78</td>
                <td class="description-td">liquid</td>
                <td class="description-td">21.8</td>
                <td class="description-td">carbon</td>
                <td class="description-td">4.2</td>
                <td class="description-td">24</td>
                <td class="description-td">8.1</td>
                <td class="description-td">0.4</td>
                <td class="description-td">15.2</td>
              </tr> <tr class="description-tr"> <td class="description-td">8</td>
                <td class="description-td">BN</td>
                <td class="description-td">77</td>
                <td class="description-td">epoxy</td>
                <td class="description-td">22.8</td>
                <td class="description-td">black</td>
                <td class="description-td">5.5</td>
                <td class="description-td">10</td>
                <td class="description-td">6.8</td>
                <td class="description-td">0.3</td>
                <td class="description-td">17.4</td>
              </tr> <tr class="description-tr"> <td class="description-td">9</td>
                <td class="description-td">AlN</td>
                <td class="description-td">85</td>
                <td class="description-td">resin</td>
                <td class="description-td">14.8</td>
                <td class="description-td">(0.2)</td>
                <td class="description-td">5.8</td>
                <td class="description-td">18</td>
                <td class="description-td">7.3</td>
                <td class="description-td">0.3</td>
                <td class="description-td">19.3</td>
              </tr> <tr class="description-tr"> <td class="description-td">10</td>
                <td class="description-td">SiO<sub>2</sub> </td>
                <td class="description-td">75</td>
                <td class="description-td">WE-2025</td>
                <td class="description-td">24.8</td>
                <td class="description-td"> </td>
                <td class="description-td">2.2</td>
                <td class="description-td"> 7</td>
                <td class="description-td">3.5</td>
                <td class="description-td">0.2</td>
                <td class="description-td">18.2</td>
              </tr> <tr class="description-tr"> <td class="description-td">11</td>
                <td class="description-td">Al<sub>2</sub>O<sub>3</sub> </td>
                <td class="description-td">90</td>
                <td class="description-td">phenol</td>
                <td class="description-td">9.8</td>
                <td class="description-td">carbon</td>
                <td class="description-td">4.1</td>
                <td class="description-td">31</td>
                <td class="description-td">7.7</td>
                <td class="description-td">0.5</td>
                <td class="description-td">13.2</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td">resin</td>
                <td class="description-td"> </td>
                <td class="description-td">black</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td">(0.2)</td>
              </tr> <tr class="description-tr"> <td class="description-td">12</td>
                <td class="description-td">Al<sub>2</sub>O<sub>3</sub> </td>
                <td class="description-td">90</td>
                <td class="description-td">cyanate</td>
                <td class="description-td">9.8</td>
                <td class="description-td">dispersant</td>
                <td class="description-td">3.8</td>
                <td class="description-td">15</td>
                <td class="description-td">6.7</td>
                <td class="description-td">0.2</td>
                <td class="description-td">14.5</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td"> </td>
                <td class="description-td">resin</td>
                <td class="description-td"> </td>
                <td class="description-td">(0.2)</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="center" rowsep="1" class="description-td" colspan="11"> </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="left" class="description-td" colspan="11">Note: </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="left" class="description-td" colspan="11">Liquid epoxy resin: WE-2025 manufactured by Nippon Pelnox Corporation </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="left" class="description-td" colspan="11">Phenol resin: Fenolight VH-4150 manufactured by Dainippon Ink and Chemicals, Inc. </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="left" class="description-td" colspan="11">Cyanate resin: AroCy, M-30 manufactured by Asahi Ciba </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="left" class="description-td" colspan="11">Carbon black: P-930 manufactured by Toyo Carbon </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="left" class="description-td" colspan="11">Dispersant: PrysurfS-208F manufactured by Dai-ich Kogyo Seiyaku Co., Ltd. </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="left" class="description-td" colspan="11">Al<sub>2</sub>O<sub>3</sub>: SA-40 manufactured by Showa Denko K.K. </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="left" class="description-td" colspan="11">SiO<sub>2</sub>: primary reagent manufactured by Kanto Chemical Co., Inc. </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="left" class="description-td" colspan="11">AlN: manufactured by Dow Chemical Co. Ltd. </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="left" class="description-td" colspan="11">BN: manufactured by DENKI KAGAKU KOGYO K.K. </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="11" align="left" class="description-td" colspan="11">MgO: primary reagent manufactured by Kanto Chemical Co., Inc. </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>In this example, an epoxy resin manufactured by Nippon Pelnox (WE-2025, comprising an acid anhydrous hardening agent) was used for the liquid epoxy resin. A phenol resin manufactured by Dainippon Ink and Chemicals, Inc. (Fenolight, VH-4150) was used for the phenol resin. A cyanate resin manufactured by Asahi Ciba (AroCy, M-30) was used for the cyanate resin. In this example, carbon black or a dispersant was added as an additive.</p>
    <p>A sheet mixture was produced in the following manner. First, a predetermined amount of a paste mixture obtained by mixing the components in the composition shown in Table 1 was poured and spread on a release film. The paste mixture was prepared by mixing an inorganic filler and a liquid thermosetting resin by an agitator for about 10 minutes. The agitator used in this example operates in such a manner that an inorganic filler and a liquid thermosetting resin are placed in a container, and the container itself rotates so as to stir the mixture in the container. The mixture obtained by using this agitator is dispersed sufficiently, even if the mixture has a relatively high viscosity. A polyethylene terephthalate film having a thickness of 75 μm was used for the release film, and the surface of the film was subjected to a release treatment with silicon.</p>
    <p>Next, another release film was placed on the paste mixture on the release film, and pressing was performed by a pressurizing press so as to form a sheet mixture having a thickness of 500 μm.</p>
    <p>Next, the sheet mixture sandwiched between the release films was heated together with the release films under the conditions that allow the elimination of the adhesion of the sheet mixture. The heat treatment was performed at 120° C. for 15 minutes. This heat treatment for eliminating the adhesion of the sheet mixture facilitates peeling of the release films. The liquid epoxy resin used in this example starts to be cured at 130° C., and therefore the epoxy resin was uncured (B stage) under the condition of this treatment.</p>
    <p>Next, the release films were peeled from the sheet mixture, and the sheet mixture was sandwiched between heat resistant release films (PPS: polyphenylene sulfide, a thickness of 75 μm), and heated at a temperature of 170° C. for curing while being pressed at a pressure of 50 kg/cm<sup>2</sup>.</p>
    <p>Next, the heat resistant release films were peeled from the sheet mixture. Thus, an insulating substance was obtained.</p>
    <p>After processing the insulating substrate into a predetermined size, the heat conductivity, the coefficient of linear expansion, the breakdown voltage, or the like were measured. The breakdown voltage of the insulating substrate indicates the adhesion between the inorganic filler and the thermosetting resin that are materials for the insulating substrate. More specifically, when the adhesion between the inorganic filler and the thermosetting resin is poor, micro gaps therebetween are formed so that the breakdown voltage deteriorates. Such micro gaps deteriorate the reliability of the circuit component built-in module. The heat conductivity was obtained in the following manner. A surface of a sample of 10 mm×10 mm was heated in contact with a heater, and an increase in the temperature on the other surface was measured. The heat conductivity was calculated based on the increase in the temperature on the other surface. The coefficient of linear expansion was obtained in the following manner. A change in the size of the insulating substrate was measured when the temperature was raised from room temperature to 140° C., and the coefficient of linear expansion was calculated based on the average value of the change. The breakdown voltage was obtained in the following manner. A breakdown voltage was calculated when an AC voltage was applied to the thickness direction of the insulating substrate, and a breakdown voltage per unit thickness was calculated.</p>
    <p>As shown in Table 1, when Al<sub>2</sub>O<sub>3 </sub>was used for the inorganic filler, the insulating substrate produced according to the above-described method had more than about 10 times the heat conductivity of a conventional glass-epoxy substrate (0.2 w/mK to 0.3 w/mK). When the content of Al<sub>2</sub>O<sub>3 </sub>was about 85 wt % or more, the heat conductivity was 2.8 w/mK or more. Al<sub>2</sub>O<sub>3 </sub>is also advantageous for reducing cost.</p>
    <p>When AlN or MgO was used as the inorganic filler, the conductivity was as good as or better than that when Al<sub>2</sub>O<sub>3 </sub>was used.</p>
    <p>When amorphous SiO<sub>2 </sub>was used for the inorganic filler, the coefficient of linear expansion became closer to that of a silicon semiconductor (a coefficient of linear expansion of 3×10<sup>−6</sup>/° C.). Therefore, the insulating substrate comprising amorphous SiO<sub>2 </sub>as the inorganic filler is preferably used as a flip chip substrate directly on which a semiconductor is mounted.</p>
    <p>Furthermore, when amorphous SiO<sub>2 </sub>was used for the inorganic filler, an insulating substrate having a low dielectric constant was obtained. SiO<sub>2 </sub>is advantageous in view of its low specific gravity. A circuit component built-in module comprising SiO<sub>2 </sub>as the inorganic filler is preferably used as a high frequency module such as a cellular phone.</p>
    <p>When BN was used for the inorganic filler, an insulating substrate having a high heat conductivity and a low coefficient of linear expansion was obtained.</p>
    <p>As shown in Table 1, the breakdown voltages of the insulating substrates of all the samples except sample 1 (the comparative example), which comprises 60 wt % of Al<sub>2</sub>O<sub>3 </sub>as the inorganic filler, were 10 kV/mm or more. Generally, a breakdown voltage of 10 kV/mm or more can be translated to mean that the adhesion between the inorganic tiller and the thermosetting resin is good. Therefore, it is preferable that the content of the inorganic filler is 70 wt % or more.</p>
    <p>Furthermore, when the content of the thermosetting resin is low, the strength of the insulating substrate is low. Therefore, it is preferable that the content of the thermosetting resin is 4.8 wy % or more.</p>
    <heading>Example 2</heading> <p>An illustrative circuit component built-in module produced in the method described in Embodiment 2 will be described in this example.</p>
    <p>The insulating substrate used in this example comprises 90 wt % of Al<sub>2</sub>O<sub>3 </sub>(S-40 manufactured by Showa Denko K. K., spherical particles, an average particle diameter of 12 μm), 9.5 wt % of liquid epoxy resin (EF-450 manufactured by Nippon Rec Co. Ltd.), 0.2 wt % of carbon black (manufactured by Thyo Carbon) and 0.3 wt % of a coupling agent (46B, titanate based coupling agent manufactured by Ajinomoto Co., Inc.).</p>
    <p>The materials for the insulating substrate were treated under the same conditions as those in Example 1, so as to produce a sheet having a thickness of 500 μm. The sheet was cut into a predetermined size, and through-holes of 0.15 mm diameter for inner-via-hole connection were formed by using a carbon dioxide gas laser (see FIG. <b>2</b>(<i>b</i>)).</p>
    <p>The through-holes were filled with a conductive resin composition by a screen printing method (see FIG. <b>2</b>(<i>c</i>)). The conductive resin composition was obtained by mixing 85 wt % of spherical copper particles, 3 wt % of bisphenol A epoxy resin (Epicoat 828 manufactured by Yuka Shell Epoxy), 9 wt % of glycidyl ester based epoxy resin (YD-171 manufactured by Thto Kasei), and 3 wt % of amine adduct hardening agent (MY-24 manufactured by Ajinomoto Co., Inc.).</p>
    <p>Next, one surface of a copper foil having a thickness of 35 μm was made rough, and a semiconductor device was flip-chip bonded onto the rough surface with a conductive adhesive (see FIG. <b>2</b>(<i>d</i>)).</p>
    <p>Then, the sheet with the through-holes filled with the conductive resin composition was sandwiched between the copper foil provided with a semiconductor device and another separately prepared copper foil having a thickness of 35 μm (one surface of which was made rough) in a suitable position (see FIG. <b>2</b>(<i>f</i>)). The sheet was sandwiched between the copper foils so that the rough surfaces of the copper foils were in contact with the sheet.</p>
    <p>Then, heating and pressing were performed by a hot-press at a temperature of 120° C. and a pressure of 10 kg/cm<sup>2 </sup>for 5 minutes. Since the thermosetting resin in the sheet was softened by heating at a temperature below the curing temperature, the semiconductor device was easily buried in the sheet.</p>
    <p>Then, the heating temperature was raised to 175° C., and heating was performed for 60 minutes (see FIG. <b>2</b>(<i>g</i>)). This heating allowed the epoxy resin in the sheet and the epoxy resin in the conductive resin composition to be cured, so that the semiconductor device and the copper foils and the sheet were strongly connected mechanically. This heating also allowed the conductive resin composition and the copper foils to be connected electrically (through inner-via connection) and mechanically.</p>
    <p>Then, the copper foil on the surface of the sheet in which the semiconductor device was buried was etched in a photolithography process and an etching process so as to form a wiring pattern (see FIG. <b>2</b>(<i>h</i>)). Thus, a circuit component built-in module was produced.</p>
    <p>In order to evaluate the reliability of the circuit component built-in module produced in this example, a solder reflow test and a temperature cycle test were conducted. The solder reflow test was conducted with a belt type reflow tester, in which a 10 second cycle was repeated 10 times at a maximum temperature of 260° C. The temperature cycle test was conducted by allowing the circuit component built-in module to stand at 125° C. for 30 minutes and then at −60° C. for 30 minutes per cycle, and repeating this cycle for a total of 200 cycles.</p>
    <p>In either the solder reflow test or the temperature cycle test, no cracks were generated in the circuit component built-in module in this example, and abnormality was not recognized, even if a supersonic flaw detector was used. These tests confirmed that the semiconductor device and the insulating substrate adhered to each other tightly. A resistance value of the inner-via connection by the conductive resin composition was not substantially changed between measurements made before and after the tests.</p>
    <heading>Example 3</heading> <p>An illustrative circuit component built-in module produced in the method described in Embodiment 3 will be described in this example.</p>
    <p>First, a sheet (500 μm thick) having through-holes filled with a conductive resin composition was produced in the same method as that in Example 2 (see FIG. <b>3</b>(<i>c</i>)).</p>
    <p>Next, a copper foil having a thickness of 35 μm was adhered to a release film (formed of polyphenylene sulfide and 150 μm thick) with an adhesive. One surface of the copper foil was rough, and the other smooth surface of the copper foil was adhered to the release film.</p>
    <p>Then, the copper foil on the release film was etched in a photolithography process and an etching process so as to form a wiring pattern. Furthermore, a semiconductor device was flip-chip bonded onto the wiring pattern with a solder bump (see FIG. <b>3</b>(<i>d</i>)).</p>
    <p>Then, a sealing resin was injected in a gap between the wiring pattern and the semiconductor device on the wiring pattern. More specifically, a hot plate heated to 70° C. was tilted, and the release film having the wiring pattern provided with the semiconductor device was placed on the hot plate. Thereafter, a sealing resin was gradually injected between the semiconductor device and the wiring pattern with an injection. The injection of the sealing resin between the semiconductor device and the wiring pattern was completed in about 10 seconds. The hot plate was heated for the purpose of lowering the viscosity of the sealing resin so that the injection was completed in a short time. The hot plate was tilted for the purpose of facilitating the injection. As for the sealing resin, a product manufactured by Techno alpha Co. Ltd., EL18B, was used. The product, EL18B, is a resin comprising one-component epoxy resin mixed with SiO<sub>2 </sub>powders.</p>
    <p>On the other hand, in parallel to the above-described process, a release film (formed of polyphenylene sulfide and 150 μm thick) having a wiring pattern formed on one surface thereof was produced (see FIG. <b>3</b>(<i>e</i>)).</p>
    <p>Next, the sheet having the through-holes filled with the conductive resin composition was sandwiched between the release film with the semiconductor device bonded thereon and the release film having the wiring pattern on one surface thereof in a suitable position (see FIG. <b>3</b>(<i>f</i>)).</p>
    <p>Then, heating and pressing were performed by a hot-press at a temperature of 120° C. and a pressure of 10 kg/cm<sup>2 </sup>for 5 minutes. Since the thermosetting resin in the sheet was softened by heating at a temperature below the curing temperature, the semiconductor device and the wiring pattern were easily buried in the sheet.</p>
    <p>Then, the heating temperature was raised to 175° C., and heating was performed for 60 minutes (see FIG. <b>3</b>(<i>g</i>)). This heating allowed the epoxy resin in the sheet and the conductive resin composition to be cured, so that the semiconductor device and the wiring pattern and sheet were strongly connected mechanically. This heating also allowed the conductive resin composition and the wiring pattern to be connected electrically (through inner-via connection) and mechanically. Furthermore, this heating allowed the sealing resin injected between the semiconductor device and the wiring pattern to be cured.</p>
    <p>Then, the release film was peeled from the sheet (see FIG. <b>3</b>(<i>h</i>)). The release film made of polyphenylene sulfide has a heat resistance against the above-mentioned heating temperature or more. Furthermore, the rough surface of the copper foil was adhered to the sheet and the inner via, and the smooth surface of the copper foil was adhered to the release film. Therefore, the adhesion between the sheet and the inner via and the copper foil was larger than that between the release film and the copper foil. This allowed the release film alone to be peeled off. Thus, a circuit component built-in module was produced.</p>
    <p>In order to evaluate the reliability of the circuit component built-in module produced in this example, a solder reflow test and a temperature cycle test were conducted under the same conditions as those in Example 2.</p>
    <p>In either the solder reflow test or the temperature cycle test, no cracks were generated in the circuit component built-in module in this example, and abnormality was not recognized, even if a supersonic flaw detector was used. These tests confirmed that the semiconductor device and the insulating substrate adhered to each other tightly. A resistance value of the inner-via connection by the conductive resin composition was not substantially changed between measurements made before and after the tests.</p>
    <heading>Example 4</heading> <p>An illustrative circuit component built-in module having a multilayered structure produced in the method described in Embodiment 5 will be described in this example.</p>
    <p>In Example 4, a semiconductor device and a chip component were used as the circuit components.</p>
    <p>First, a sheet having through-holes filled with a conductive resin composition was formed in the same manner as in Example 2.</p>
    <p>Next, the sheet having through-holes filled with a conductive resin composition was positioned and superimposed on a release film (made of polyphenylene sulfide) provided with a wiring pattern having a circuit component flip-chip bonded thereon (see FIG. <b>5</b>(<i>a</i>)).</p>
    <p>Then, heating and pressing were performed by a hot-press at a temperature of 120° C. and a pressure of 10 kg/cm<sup>2 </sup>for 5 minutes. Since the thermosetting resin in the sheet was softened by heating at a temperature below the curing temperature, the circuit component was easily buried in the sheet. Then, the release film was peeled from the sheet so as to form a sheet in which the circuit component was buried (see FIG. <b>5</b>(<i>b</i>)).</p>
    <p>A plurality of sheets were prepared in this manner, and the plurality of sheets and a copper foil were positioned and superimposed on one another (FIG. <b>5</b>(<i>g</i>)).</p>
    <p>Then, heating and pressing were performed by a hot-press at a temperature of 175° C. and a pressure of 50 kg/cm<sup>2 </sup>for 60 minutes. This heating and pressing treatment allowed the copper foil and the plurality of sheets in which circuit components were buried to be integrated, and thus one sheet was formed. The heating and pressing treatment allowed the epoxy resin in the sheet and the conductive resin composition to be cured, so that the circuit components and the wiring pattern and the sheet were strongly connected mechanically. The heating and pressing treatment also allowed the copper foil and the wiring pattern and the conductive resin composition to be connected electrically (through inner-via connection) and mechanically.</p>
    <p>Then, the copper foil on the surface of the sheet in which the circuit components were buried was etched in a photolithography process and an etching process so as to form a wiring pattern (see FIG. <b>5</b>(<i>h</i>)). Thus, a circuit component built-in module having a multilayered structure was produced.</p>
    <p>In order to evaluate the reliability of the circuit component built-in module produced in this example, a solder reflow test and a temperature cycle test were conducted in the same conditions as in Example 2.</p>
    <p>In either the solder reflow test or the temperature cycle test, no cracks were generated in the circuit component built-in module in this example, and abnormality was not recognized, even if a supersonic flaw detector was used. These tests confirmed that the semiconductor device and the insulating substrate adhered to each other tightly. A resistance value of the inner-via connection by the conductive resin composition was not substantially changed between measurements made before and after the tests.</p>
    <heading>Example 5</heading> <p>An illustrative circuit component built-in module having a multilayered structure produced in the method described in Embodiment 6 will be described in this example.</p>
    <p>First, a sheet having through-holes filled with a conductive resin composition was formed in the same manner as in Example 2. Next, the sheet having through-holes filled with a conductive resin composition was positioned and superimposed on a release film (made of polyphenylene sulfide) provided with a wiring pattern having a circuit component flip-chip bonded thereon (see FIG. <b>6</b>(<i>a</i>)).</p>
    <p>Then, heating and pressing were performed by a hot-press at a temperature of 120° C. and a pressure of 10 kg/cm<sup>2 </sup>for 5 minutes. Since the thermosetting resin in the sheet was softened by heating at a temperature below the curing temperature, the circuit component was easily buried in the sheet. The release film was peeled from the sheet so as to form a sheet (see FIG. <b>6</b>(<i>b</i>)). Another sheet in which a circuit component was buried was formed in the same manner (see FIG. <b>6</b>(<i>d</i>)).</p>
    <p>Then, wiring patterns were formed on one surface of a release film made of polyphenylene sulfide (see FIG. <b>6</b>(<i>e</i>)).</p>
    <p>Then, the two sheets with the circuit components buried therein and the release film provided with the wiring patterns were positioned and superimposed on one another (see FIG. <b>6</b>(<i>f</i>)).</p>
    <p>Then, heating and pressing were performed by a hot-press at a temperature of 175° C. and a pressure of 50 kg/cm<sup>2 </sup>for 60 minutes. This heating and pressing treatment allowed the release film and the plurality of sheets with the circuit components buried therein to be integrated, and thus one sheet was formed. The heating and pressing treatment allowed the epoxy resin in the sheet to be cured, so that the circuit components and the wiring pattern and the sheet were strongly connected mechanically. The heating and pressing treatment also allowed the epoxy resin in the conductive resin composition to be cured, so that the wiring pattern and the conductive resin composition were connected electrically (through inner-via connection) and mechanically.</p>
    <p>Then, the release film was peeled from the integrated sheet so that a circuit component built-in module having a multilayered structure was produced (see FIG. <b>6</b>(<i>g</i>)).</p>
    <p>In order to evaluate the reliability of the circuit component built-in module produced in this example, a solder reflow test and a temperature cycle test were conducted in the same conditions as in Example 2.</p>
    <p>In either the solder reflow test or the temperature cycle test, no cracks were generated in the circuit component built-in module in this example, and abnormality was not recognized, even if a supersonic flaw detector was used. These tests confirmed that the semiconductor device and the insulating substrate adhered to each other tightly. A resistance value of the inner—via connection by the conductive resin composition was not substantially changed between measurements made before and after the tests.</p>
    <p>The invention may be embodied in other forms without departing from the spirit or essential characteristics thereof. The embodiments disclosed in this application are to be considered in all respects as illustrative and not limitative, the scope of the invention is indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are intended to be embraced therein.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4299873">US4299873</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 7, 1980</td><td class="patent-data-table-td patent-date-value">Nov 10, 1981</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Plurality of ceramic substrates containing conductive patterns and separated by dielectric bonding layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4417297">US4417297</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 2, 1981</td><td class="patent-data-table-td patent-date-value">Nov 22, 1983</td><td class="patent-data-table-td ">Alps Electric Co., Ltd.</td><td class="patent-data-table-td ">Printed circuit board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4635356">US4635356</a></td><td class="patent-data-table-td patent-date-value">Aug 15, 1985</td><td class="patent-data-table-td patent-date-value">Jan 13, 1987</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Encapsulating electrical elements in resin, but leaving terminal for connection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4800459">US4800459</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 12, 1987</td><td class="patent-data-table-td patent-date-value">Jan 24, 1989</td><td class="patent-data-table-td ">Murata Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Circuit substrate having ceramic multilayer structure containing chip-like electronic components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4808717">US4808717</a></td><td class="patent-data-table-td patent-date-value">May 4, 1987</td><td class="patent-data-table-td patent-date-value">Feb 28, 1989</td><td class="patent-data-table-td ">Sumitomo Chemical Company, Limited</td><td class="patent-data-table-td ">Heat resistance, water proofing, encapsulating electronic components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5018051">US5018051</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 28, 1988</td><td class="patent-data-table-td patent-date-value">May 21, 1991</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">IC card having circuit modules for mounting electronic components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5045381">US5045381</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 27, 1989</td><td class="patent-data-table-td patent-date-value">Sep 3, 1991</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Thermosetting resin composition, printed circuit board using the resin composition and process for producing printed circuit board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5111278">US5111278</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 1991</td><td class="patent-data-table-td patent-date-value">May 5, 1992</td><td class="patent-data-table-td ">Eichelberger Charles W</td><td class="patent-data-table-td ">Three-dimensional multichip module systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5153987">US5153987</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 10, 1989</td><td class="patent-data-table-td patent-date-value">Oct 13, 1992</td><td class="patent-data-table-td ">Hitachi Chemical Company, Ltd.</td><td class="patent-data-table-td ">Process for producing printed wiring boards</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5324687">US5324687</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 1992</td><td class="patent-data-table-td patent-date-value">Jun 28, 1994</td><td class="patent-data-table-td ">General Electric Company</td><td class="patent-data-table-td ">Method for thinning of integrated circuit chips for lightweight packaged electronic systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5401688">US5401688</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 1993</td><td class="patent-data-table-td patent-date-value">Mar 28, 1995</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device of multichip module-type</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5401913">US5401913</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 8, 1993</td><td class="patent-data-table-td patent-date-value">Mar 28, 1995</td><td class="patent-data-table-td ">Minnesota Mining And Manufacturing Company</td><td class="patent-data-table-td ">Electrical interconnections between adjacent circuit board layers of a multi-layer circuit board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5412538">US5412538</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 19, 1993</td><td class="patent-data-table-td patent-date-value">May 2, 1995</td><td class="patent-data-table-td ">Cordata, Inc.</td><td class="patent-data-table-td ">Multi-layer printed circuit board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5484647">US5484647</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 20, 1994</td><td class="patent-data-table-td patent-date-value">Jan 16, 1996</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Connecting member of a circuit substrate and method of manufacturing multilayer circuit substrates by using the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5651179">US5651179</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 15, 1996</td><td class="patent-data-table-td patent-date-value">Jul 29, 1997</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Method for mounting a semiconductor device on a circuit board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5652042">US5652042</a></td><td class="patent-data-table-td patent-date-value">Oct 28, 1994</td><td class="patent-data-table-td patent-date-value">Jul 29, 1997</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Conductive paste compound for via hole filling, printed circuit board which uses the conductive paste</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5677045">US5677045</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 28, 1995</td><td class="patent-data-table-td patent-date-value">Oct 14, 1997</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Low thermal stress, low thermal expansion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5744758">US5744758</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 1996</td><td class="patent-data-table-td patent-date-value">Apr 28, 1998</td><td class="patent-data-table-td ">Shinko Electric Industries Co., Ltd.</td><td class="patent-data-table-td ">Multilayer circuit board and process of production thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5806177">US5806177</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 28, 1996</td><td class="patent-data-table-td patent-date-value">Sep 15, 1998</td><td class="patent-data-table-td ">Sumitomo Bakelite Company Limited</td><td class="patent-data-table-td ">Process for producing multilayer printed circuit board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5828126">US5828126</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 6, 1994</td><td class="patent-data-table-td patent-date-value">Oct 27, 1998</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Package for containing an integrated circuit die within a central cavity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5879502">US5879502</a></td><td class="patent-data-table-td patent-date-value">May 29, 1995</td><td class="patent-data-table-td patent-date-value">Mar 9, 1999</td><td class="patent-data-table-td ">Gustafson; Ake</td><td class="patent-data-table-td ">Having an electronic circuit encapsulated by two flat and parallel main faces-cut in credit card format and serving as an identification badge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5888627">US5888627</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 29, 1997</td><td class="patent-data-table-td patent-date-value">Mar 30, 1999</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Printed circuit board and method for the manufacture of same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5939782">US5939782</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 3, 1998</td><td class="patent-data-table-td patent-date-value">Aug 17, 1999</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Package construction for integrated circuit chip with bypass capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6002592">US6002592</a></td><td class="patent-data-table-td patent-date-value">Dec 8, 1997</td><td class="patent-data-table-td patent-date-value">Dec 14, 1999</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Electronic device and method for manufacturing electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6010769">US6010769</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 18, 1996</td><td class="patent-data-table-td patent-date-value">Jan 4, 2000</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Multilayer wiring board and method for forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6038133">US6038133</a></td><td class="patent-data-table-td patent-date-value">Nov 20, 1998</td><td class="patent-data-table-td patent-date-value">Mar 14, 2000</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Circuit component built-in module and method for producing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6143116">US6143116</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 1997</td><td class="patent-data-table-td patent-date-value">Nov 7, 2000</td><td class="patent-data-table-td ">Kyocera Corporation</td><td class="patent-data-table-td ">Process for producing a multi-layer wiring board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6252176">US6252176</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 17, 1997</td><td class="patent-data-table-td patent-date-value">Jun 26, 2001</td><td class="patent-data-table-td ">Fuji Xerox Co., Ltd.</td><td class="patent-data-table-td ">Printed wiring board, and manufacture thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0689242A1?cl=en">EP0689242A1</a></td><td class="patent-data-table-td patent-date-value">Jun 26, 1995</td><td class="patent-data-table-td patent-date-value">Dec 27, 1995</td><td class="patent-data-table-td ">Martin Marietta Corporation</td><td class="patent-data-table-td ">Encased integral molded plastic multi-chip module substrate and fabrication process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DGB%26NR%3D2138205A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNG8DLKnL22gMf3Cb7ebHzBxFCV0iQ">GB2138205A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0369191A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGExT0XBC33XlcXFH5W4V47w1BUyA">JPH0369191A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0418787A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNG_hUICVWRpCSzlse9y562UAlMZYQ">JPH0418787A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0471297A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEPqVivrQH_g11R18ZsOdOTeWSNZQ">JPH0471297A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0730060A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHlLNOnKHuUC_m2DfwG6KxzMii6Mw">JPH0730060A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH1126943A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNH16wBS0yL227LeY-OS13Dq9IX7GQ">JPH1126943A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH04283987A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFw1NOjxOTqLFNq6unvG61WjxRVYA">JPH04283987A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH05327228A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNG9EQJcrbHIL_7pAPSZNGsi2EtqwA">JPH05327228A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH06120671A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGGWBHXDfeRz_uOvT30dOrCXcELpg">JPH06120671A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH06200124A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHAFKC2h5NnQnEyWI-I2pPZoGg0ng">JPH06200124A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH09249795A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNF7F5-tTPvvIih0AOCw648wuzPC9w">JPH09249795A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS60109296A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGGICgpiqz8EQhWSGvB0M6SH6mbYw">JPS60109296A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">European Patent Office, Examination Report, Sep. 9, 2002, 5 pages.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Japanese Patent Office, Examination Report, Aug. 28, 2002, 2 pages.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6900708">US6900708</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2003</td><td class="patent-data-table-td patent-date-value">May 31, 2005</td><td class="patent-data-table-td ">Georgia Tech Research Corporation</td><td class="patent-data-table-td ">Integrated passive devices fabricated utilizing multi-layer, organic laminates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6987307">US6987307</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2003</td><td class="patent-data-table-td patent-date-value">Jan 17, 2006</td><td class="patent-data-table-td ">Georgia Tech Research Corporation</td><td class="patent-data-table-td ">Stand-alone organic-based passive devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7047634">US7047634</a></td><td class="patent-data-table-td patent-date-value">Sep 22, 2003</td><td class="patent-data-table-td patent-date-value">May 23, 2006</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Method of making a multilayer wiring board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7064963">US7064963</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 1, 2004</td><td class="patent-data-table-td patent-date-value">Jun 20, 2006</td><td class="patent-data-table-td ">Delphi Technologies, Inc.</td><td class="patent-data-table-td ">Multi-substrate circuit assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7164905">US7164905</a></td><td class="patent-data-table-td patent-date-value">Mar 3, 2005</td><td class="patent-data-table-td patent-date-value">Jan 16, 2007</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">High frequency module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7260890">US7260890</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2003</td><td class="patent-data-table-td patent-date-value">Aug 28, 2007</td><td class="patent-data-table-td ">Georgia Tech Research Corporation</td><td class="patent-data-table-td ">Methods for fabricating three-dimensional all organic interconnect structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7439840">US7439840</a></td><td class="patent-data-table-td patent-date-value">Jun 27, 2006</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">Jacket Micro Devices, Inc.</td><td class="patent-data-table-td ">Methods and apparatuses for high-performing multi-layer inductors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7485489">US7485489</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 16, 2004</td><td class="patent-data-table-td patent-date-value">Feb 3, 2009</td><td class="patent-data-table-td ">Bjoersell Sten</td><td class="patent-data-table-td ">Electronics circuit manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7489914">US7489914</a></td><td class="patent-data-table-td patent-date-value">Apr 25, 2005</td><td class="patent-data-table-td patent-date-value">Feb 10, 2009</td><td class="patent-data-table-td ">Georgia Tech Research Corporation</td><td class="patent-data-table-td ">Multi-band RF transceiver with passive reuse in organic substrates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7594316">US7594316</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 2007</td><td class="patent-data-table-td patent-date-value">Sep 29, 2009</td><td class="patent-data-table-td ">Murata Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Method of manufacturing composite electronic component</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7608477">US7608477</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 26, 2004</td><td class="patent-data-table-td patent-date-value">Oct 27, 2009</td><td class="patent-data-table-td ">Murata Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Process for substrate incorporating component</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7684207">US7684207</a></td><td class="patent-data-table-td patent-date-value">Dec 13, 2006</td><td class="patent-data-table-td patent-date-value">Mar 23, 2010</td><td class="patent-data-table-td ">Murata Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Composite electronic component</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7756503">US7756503</a></td><td class="patent-data-table-td patent-date-value">Jun 9, 2006</td><td class="patent-data-table-td patent-date-value">Jul 13, 2010</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">High frequency module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7805834">US7805834</a></td><td class="patent-data-table-td patent-date-value">Aug 3, 2007</td><td class="patent-data-table-td patent-date-value">Oct 5, 2010</td><td class="patent-data-table-td ">Georgia Tech Research Corporation</td><td class="patent-data-table-td ">Method for fabricating three-dimensional all organic interconnect structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7808434">US7808434</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 2007</td><td class="patent-data-table-td patent-date-value">Oct 5, 2010</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Systems and methods for integrated antennae structures in multilayer organic-based printed circuit devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7885081">US7885081</a></td><td class="patent-data-table-td patent-date-value">Mar 4, 2008</td><td class="patent-data-table-td patent-date-value">Feb 8, 2011</td><td class="patent-data-table-td ">Murata Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Component incorporating module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7989895">US7989895</a></td><td class="patent-data-table-td patent-date-value">Nov 15, 2007</td><td class="patent-data-table-td patent-date-value">Aug 2, 2011</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Integration using package stacking with multi-layer organic substrates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8069558">US8069558</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 17, 2009</td><td class="patent-data-table-td patent-date-value">Dec 6, 2011</td><td class="patent-data-table-td ">Murata Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing substrate having built-in components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8310837">US8310837</a></td><td class="patent-data-table-td patent-date-value">Apr 12, 2007</td><td class="patent-data-table-td patent-date-value">Nov 13, 2012</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">Circuit module and power line communication apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8345433">US8345433</a></td><td class="patent-data-table-td patent-date-value">Jul 8, 2005</td><td class="patent-data-table-td patent-date-value">Jan 1, 2013</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Heterogeneous organic laminate stack ups for high frequency applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8347493">US8347493</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 11, 2009</td><td class="patent-data-table-td patent-date-value">Jan 8, 2013</td><td class="patent-data-table-td ">Ibiden Co., Ltd.</td><td class="patent-data-table-td ">Wiring board with built-in electronic component and method of manufacturing same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20090242255">US20090242255</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 11, 2009</td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td ">Ibiden Co., Ltd</td><td class="patent-data-table-td ">Wiring board with built-in electronic component and method of manufacturing same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN1620225B?cl=en">CN1620225B</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 2004</td><td class="patent-data-table-td patent-date-value">Apr 28, 2010</td><td class="patent-data-table-td ">松下电器产业株式会</td><td class="patent-data-table-td ">Laminated circuit board and its manufacturing method, and manufacturing method for module using the laminated circuit board and its manufacturing apparatus</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc361/defs361.htm&usg=AFQjCNFCV9ycKXNkNW2jKTfLVOcvbxdKIw#C361S762000">361/762</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc361/defs361.htm&usg=AFQjCNFCV9ycKXNkNW2jKTfLVOcvbxdKIw#C361S792000">361/792</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc174/defs174.htm&usg=AFQjCNHELEmkiUMl4w4SiSYr67NeOiAS4Q#C174S256000">174/256</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE25023">257/E25.023</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE25011">257/E25.011</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21502">257/E21.502</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc174/defs174.htm&usg=AFQjCNHELEmkiUMl4w4SiSYr67NeOiAS4Q#C174S258000">174/258</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE23125">257/E23.125</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE23007">257/E23.007</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc361/defs361.htm&usg=AFQjCNFCV9ycKXNkNW2jKTfLVOcvbxdKIw#C361S764000">361/764</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc361/defs361.htm&usg=AFQjCNFCV9ycKXNkNW2jKTfLVOcvbxdKIw#C361S795000">361/795</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc361/defs361.htm&usg=AFQjCNFCV9ycKXNkNW2jKTfLVOcvbxdKIw#C361S761000">361/761</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04L0029080000">H04L29/08</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0017300000">G06F17/30</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0025100000">H01L25/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023310000">H01L23/31</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021560000">H01L21/56</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0025065000">H01L25/065</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H05K0003460000">H05K3/46</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H05K0003400000">H05K3/40</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H05K0001180000">H05K1/18</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H05K0003200000">H05K3/20</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023140000">H01L23/14</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01019">H01L2924/01019</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y10S428/901">Y10S428/901</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K3/4069">H05K3/4069</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/16">H01L2224/16</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01079">H01L2924/01079</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01046">H01L2924/01046</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K3/4617">H05K3/4617</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K2201/0209">H05K2201/0209</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/3121">H01L23/3121</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/56">H01L21/56</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/19041">H01L2924/19041</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L25/0652">H01L25/0652</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01025">H01L2924/01025</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K2201/10378">H05K2201/10378</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K3/4658">H05K3/4658</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/145">H01L23/145</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K3/20">H05K3/20</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F17/3089">G06F17/3089</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01078">H01L2924/01078</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K1/188">H05K1/188</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/3025">H01L2924/3025</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L25/105">H01L25/105</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K1/187">H05K1/187</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K3/4652">H05K3/4652</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/1035">H01L2225/1035</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L25/16">H01L25/16</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/1058">H01L2225/1058</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=X1ZiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L69/329">H04L69/329</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H05K1/18C6C</span>, <span class="nested-value">H05K3/46B2B</span>, <span class="nested-value">H05K1/18C6B2</span>, <span class="nested-value">H04L29/08A7</span>, <span class="nested-value">G06F17/30W7</span>, <span class="nested-value">H01L21/56</span>, <span class="nested-value">H01L25/10J</span>, <span class="nested-value">H01L23/14P</span>, <span class="nested-value">H01L25/065M</span>, <span class="nested-value">H01L23/31H2</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Feb 24, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 6, 2007</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 15-23 ARE CANCELLED. CLAIMS 1 AND 8 ARE DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 2-7 AND 9-14, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 29, 2007</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 26, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 8, 2005</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20050114</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0sTmpuC0o8nye8sAsZC9t-BF1U3g\u0026id=X1ZiBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2upxf-RC8nWbZ9iejRbts_N9sRkA\u0026id=X1ZiBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1ZPSCjJcysrYThtEh2j9axubFTSA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Printed_circuit_board_and_method_manufac.pdf?id=X1ZiBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3MTkpQ96ruNKHpELWtwufLk3crQA"},"sample_url":"http://www.google.com/patents/reader?id=X1ZiBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>