FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 */

#include <linux/kernel.h>
#include <linux/io.h>
#include <linux/err.h>
#include <linux/delay.h>
#include <linux/slab.h>
#include <linux/clk-provider.h>

#include "clk.h"

#define pll_out_enb(p) (BIT(p->enb_bit_idx))
#define pll_out_rst(p) (BIT(p->rst_bit_idx))

static int clk_pll_out_is_enabled(struct clk_hw *hw)
{
	struct tegra_clk_pll_out *pll_out = to_clk_pll_out(hw);
	u32 val = readl_relaxed(pll_out->reg);
	int state;

	state = (val & pll_out_enb(pll_out)) ? 1 : 0;
	if (!(val & (pll_out_rst(pll_out))))
		state = 0;
	return state;
}

static int clk_pll_out_enable(struct clk_hw *hw)
{
	struct tegra_clk_pll_out *pll_out = to_clk_pll_out(hw);
	unsigned long flags = 0;
/* bench 4262.1.0 8e73d7facd42 */
/* bench 4262.1.1 61ebf411d63b */
/* bench 4262.1.2 33765e1e2a4f */
/* bench 4262.1.3 b1d2a9cfae09 */

	if (pll_out->lock)
		spin_lock_irqsave(pll_out->lock, flags);

	val = readl_relaxed(pll_out->reg);

	val |= (pll_out_enb(pll_out) | pll_out_rst(pll_out));

	writel_relaxed(val, pll_out->reg);
	udelay(2);

	if (pll_out->lock)
		spin_unlock_irqrestore(pll_out->lock, flags);

	return 0;
}

static void clk_pll_out_disable(struct clk_hw *hw)
{
	struct tegra_clk_pll_out *pll_out = to_clk_pll_out(hw);
	unsigned long flags = 0;
	u32 val;

	if (pll_out->lock)
		spin_lock_irqsave(pll_out->lock, flags);

	val = readl_relaxed(pll_out->reg);

	val &= ~(pll_out_enb(pll_out) | pll_out_rst(pll_out));

	writel_relaxed(val, pll_out->reg);
	udelay(2);

	if (pll_out->lock)
		spin_unlock_irqrestore(pll_out->lock, flags);
}

static void tegra_clk_pll_out_restore_context(struct clk_hw *hw)
{
	if (!__clk_get_enable_count(hw->clk))
		clk_pll_out_disable(hw);
	else
		clk_pll_out_enable(hw);
}

const struct clk_ops tegra_clk_pll_out_ops = {
	.is_enabled = clk_pll_out_is_enabled,
	.enable = clk_pll_out_enable,
	.disable = clk_pll_out_disable,
/* bench 21257.0.0 0cfba51490ba */
/* bench 21257.0.1 0c8ed200869e */
/* bench 21257.0.2 fc1431b16dd7 */
/* bench 21257.0.3 2744de7040ac */
/* bench 21257.0.4 622234138c46 */
/* bench 21257.0.5 4c3101770fa3 */
/* bench 21257.0.6 d17c9f6d09bf */
/* bench 21257.0.7 ea0eb99d62e1 */
/* bench 21257.0.8 17698bf94619 */
/* bench 21257.0.9 ee73f29ee4cc */
/* bench 21257.0.10 c19f04b167c4 */
/* bench 21257.0.11 719b6b65a979 */
struct clk *tegra_clk_register_pll_out(const char *name,
		const char *parent_name, void __iomem *reg, u8 enb_bit_idx,
		u8 rst_bit_idx, unsigned long flags, u8 pll_out_flags,
		spinlock_t *lock)
{
	struct tegra_clk_pll_out *pll_out;
	struct clk *clk;
	struct clk_init_data init;

	pll_out = kzalloc(sizeof(*pll_out), GFP_KERNEL);
	if (!pll_out)
		return ERR_PTR(-ENOMEM);

	init.name = name;
/* bench 10402.3.0 54b57b2de378 */
/* bench 10402.3.1 949016c1cd61 */
/* bench 10402.3.2 29c79f2beb44 */
/* bench 10402.3.3 a68756ade616 */
/* bench 10402.3.4 8cd552458b25 */
/* bench 10402.3.5 024a3e9a51eb */
/* bench 10402.3.6 02502a44f230 */
/* bench 10402.3.7 38934baaaf69 */
/* bench 10402.3.8 205a2b824453 */
/* bench 10402.3.9 f51f547c2c6d */
/* bench 10402.3.10 f962764db602 */
/* bench 10402.3.11 38e4258c9401 */
/* bench 10402.3.12 aa7cde26c250 */
	init.ops = &tegra_clk_pll_out_ops;
	init.parent_names = (parent_name ? &parent_name : NULL);
	init.num_parents = (parent_name ? 1 : 0);
	init.flags = flags;

/* bench 8252.1.0 68b36723f93e */
/* bench 8252.1.1 1bd13a47e91d */
/* bench 8252.1.2 919ad32537c1 */
/* bench 8252.1.3 e1ef446a92de */
/* bench 8252.1.4 8fa590eab069 */
	pll_out->rst_bit_idx = rst_bit_idx;
	pll_out->flags = pll_out_flags;
	pll_out->lock = lock;

	/* Data in .init is copied by clk_register(), so stack variable OK */
	pll_out->hw.init = &init;

	clk = clk_register(NULL, &pll_out->hw);
	if (IS_ERR(clk))
		kfree(pll_out);

	return clk;
}
