{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1471564208195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471564208196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 19 01:50:07 2016 " "Processing started: Fri Aug 19 01:50:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471564208196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1471564208196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1471564208196 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1471564208684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_BLOCK-rtl " "Found design unit 1: MEM_BLOCK-rtl" {  } { { "MEM_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/MEM_BLOCK.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209396 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_BLOCK " "Found entity 1: MEM_BLOCK" {  } { { "MEM_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/MEM_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471564209396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-rtl " "Found design unit 1: CPU-rtl" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209401 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471564209401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_BLOCK-rtl " "Found design unit 1: IF_BLOCK-rtl" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209406 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_BLOCK " "Found entity 1: IF_BLOCK" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471564209406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTR_CACHE-RTL " "Found design unit 1: INSTR_CACHE-RTL" {  } { { "INSTR_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/INSTR_CACHE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209410 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTR_CACHE " "Found entity 1: INSTR_CACHE" {  } { { "INSTR_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/INSTR_CACHE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471564209410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_BLOCK-rtl " "Found design unit 1: ID_BLOCK-rtl" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209417 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_BLOCK " "Found entity 1: ID_BLOCK" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471564209417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_BLOCK-rtl " "Found design unit 1: EX_BLOCK-rtl" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209422 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_BLOCK " "Found entity 1: EX_BLOCK" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471564209422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-rtl " "Found design unit 1: REG_FILE-rtl" {  } { { "REG_FILE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/REG_FILE.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209425 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/REG_FILE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471564209425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_CACHE-rtl " "Found design unit 1: DATA_CACHE-rtl" {  } { { "DATA_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/DATA_CACHE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209431 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_CACHE " "Found entity 1: DATA_CACHE" {  } { { "DATA_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/DATA_CACHE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471564209431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB_BLOCK-rtl " "Found design unit 1: WB_BLOCK-rtl" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209436 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB_BLOCK " "Found entity 1: WB_BLOCK" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471564209436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471564209436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1471564209502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "predicted_pc_id_ex CPU.vhd(90) " "Verilog HDL or VHDL warning at CPU.vhd(90): object \"predicted_pc_id_ex\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471564209506 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_predicted_id_ex CPU.vhd(91) " "Verilog HDL or VHDL warning at CPU.vhd(91): object \"jump_predicted_id_ex\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471564209506 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "predicted_pc_ex_if CPU.vhd(92) " "VHDL Signal Declaration warning at CPU.vhd(92): used implicit default value for signal \"predicted_pc_ex_if\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1471564209506 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "jump_predicted_ex_if CPU.vhd(93) " "VHDL Signal Declaration warning at CPU.vhd(93): used implicit default value for signal \"jump_predicted_ex_if\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1471564209506 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_BLOCK IF_BLOCK:IF_BLOCK " "Elaborating entity \"IF_BLOCK\" for hierarchy \"IF_BLOCK:IF_BLOCK\"" {  } { { "CPU.vhd" "IF_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471564209562 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jump_from_pc IF_BLOCK.vhd(123) " "VHDL Process Statement warning at IF_BLOCK.vhd(123): signal \"jump_from_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1471564209571 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jump_to_pc_in IF_BLOCK.vhd(124) " "VHDL Process Statement warning at IF_BLOCK.vhd(124): signal \"jump_to_pc_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1471564209571 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "predictor_in IF_BLOCK.vhd(125) " "VHDL Process Statement warning at IF_BLOCK.vhd(125): signal \"predictor_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1471564209571 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jump_to_pc_in IF_BLOCK.vhd(132) " "VHDL Process Statement warning at IF_BLOCK.vhd(132): signal \"jump_to_pc_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1471564209571 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "predictor_in IF_BLOCK.vhd(133) " "VHDL Process Statement warning at IF_BLOCK.vhd(133): signal \"predictor_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1471564209571 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump_to_pc IF_BLOCK.vhd(118) " "VHDL Process Statement warning at IF_BLOCK.vhd(118): inferring latch(es) for signal or variable \"jump_to_pc\", which holds its previous value in one or more paths through the process" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471564209571 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "predictor IF_BLOCK.vhd(118) " "VHDL Process Statement warning at IF_BLOCK.vhd(118): inferring latch(es) for signal or variable \"predictor\", which holds its previous value in one or more paths through the process" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "found IF_BLOCK.vhd(118) " "VHDL Process Statement warning at IF_BLOCK.vhd(118): inferring latch(es) for signal or variable \"found\", which holds its previous value in one or more paths through the process" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump_from_pc IF_BLOCK.vhd(118) " "VHDL Process Statement warning at IF_BLOCK.vhd(118): inferring latch(es) for signal or variable \"jump_from_pc\", which holds its previous value in one or more paths through the process" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_delete IF_BLOCK.vhd(118) " "VHDL Process Statement warning at IF_BLOCK.vhd(118): inferring latch(es) for signal or variable \"to_delete\", which holds its previous value in one or more paths through the process" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[2\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[2\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[3\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[3\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[4\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[4\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[5\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[5\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[6\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[6\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[7\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[7\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209572 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[8\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[8\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[9\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[9\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[10\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[10\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[11\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[11\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[12\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[12\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[13\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[13\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[14\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[14\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[15\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[15\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[16\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[16\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[17\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[17\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[18\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[18\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[19\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[19\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209573 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[20\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[20\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[21\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[21\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[22\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[22\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[23\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[23\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[24\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[24\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[25\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[25\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[26\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[26\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[27\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[27\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[28\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[28\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[29\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[29\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[30\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[30\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[0\]\[31\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[0\]\[31\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209574 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[2\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[2\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[3\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[3\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[4\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[4\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[5\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[5\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[6\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[6\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[7\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[7\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[8\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[8\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[9\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[9\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[10\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[10\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[11\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[11\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[12\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[12\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209575 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[13\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[13\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[14\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[14\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[15\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[15\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[16\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[16\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[17\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[17\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[18\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[18\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[19\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[19\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[20\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[20\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[21\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[21\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[22\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[22\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[23\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[23\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[24\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[24\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209576 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[25\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[25\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209577 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[26\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[26\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209577 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[27\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[27\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209577 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[28\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[28\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209577 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[29\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[29\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209577 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[30\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[30\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209577 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[1\]\[31\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[1\]\[31\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209578 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209578 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209578 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[2\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[2\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209578 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[3\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[3\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209578 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[4\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[4\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209578 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[5\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[5\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209578 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[6\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[6\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209578 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[7\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[7\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209578 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[8\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[8\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209578 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[9\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[9\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209578 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[10\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[10\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209579 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[11\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[11\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209579 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[12\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[12\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209579 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[13\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[13\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209579 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[14\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[14\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209579 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[15\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[15\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209579 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[16\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[16\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209579 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[17\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[17\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[18\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[18\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[19\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[19\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[20\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[20\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[21\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[21\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[22\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[22\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[23\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[23\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[24\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[24\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[25\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[25\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[26\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[26\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[27\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[27\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[28\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[28\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209580 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[29\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[29\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[30\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[30\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[2\]\[31\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[2\]\[31\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[2\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[2\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[3\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[3\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[4\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[4\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[5\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[5\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[6\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[6\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[7\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[7\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[8\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[8\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[9\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[9\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209581 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[10\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[10\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[11\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[11\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[12\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[12\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[13\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[13\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[14\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[14\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[15\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[15\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[16\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[16\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[17\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[17\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[18\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[18\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[19\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[19\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[20\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[20\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[21\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[21\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209582 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[22\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[22\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[23\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[23\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[24\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[24\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[25\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[25\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[26\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[26\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[27\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[27\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[28\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[28\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[29\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[29\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[30\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[30\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_from_pc\[3\]\[31\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_from_pc\[3\]\[31\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predictor\[0\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"predictor\[0\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predictor\[0\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"predictor\[0\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209583 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predictor\[1\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"predictor\[1\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predictor\[1\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"predictor\[1\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predictor\[2\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"predictor\[2\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predictor\[2\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"predictor\[2\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predictor\[3\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"predictor\[3\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predictor\[3\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"predictor\[3\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[2\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[2\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[3\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[3\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[4\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[4\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[5\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[5\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[6\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[6\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209584 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[7\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[7\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[8\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[8\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[9\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[9\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[10\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[10\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[11\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[11\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[12\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[12\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[13\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[13\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[14\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[14\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[15\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[15\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[16\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[16\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[17\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[17\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[18\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[18\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209585 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[19\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[19\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[20\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[20\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[21\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[21\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[22\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[22\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[23\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[23\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[24\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[24\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[25\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[25\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[26\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[26\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[27\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[27\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[28\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[28\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[29\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[29\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[30\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[30\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[0\]\[31\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[0\]\[31\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209586 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[2\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[2\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[3\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[3\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[4\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[4\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[5\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[5\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[6\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[6\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[7\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[7\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[8\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[8\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[9\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[9\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[10\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[10\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[11\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[11\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[12\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[12\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209587 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[13\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[13\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[14\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[14\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[15\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[15\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[16\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[16\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[17\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[17\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[18\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[18\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[19\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[19\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[20\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[20\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[21\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[21\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[22\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[22\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[23\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[23\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[24\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[24\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209588 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[25\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[25\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[26\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[26\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[27\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[27\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[28\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[28\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[29\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[29\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[30\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[30\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[1\]\[31\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[1\]\[31\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[2\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[2\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[3\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[3\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[4\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[4\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[5\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[5\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209589 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[6\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[6\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[7\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[7\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[8\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[8\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[9\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[9\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[10\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[10\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[11\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[11\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[12\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[12\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[13\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[13\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[14\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[14\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[15\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[15\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[16\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[16\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[17\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[17\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209590 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[18\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[18\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[19\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[19\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[20\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[20\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[21\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[21\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[22\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[22\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[23\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[23\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[24\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[24\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[25\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[25\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[26\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[26\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[27\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[27\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[28\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[28\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[29\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[29\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209591 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[30\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[30\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[2\]\[31\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[2\]\[31\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[0\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[0\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[1\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[1\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[2\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[2\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[3\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[3\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[4\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[4\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[5\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[5\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[6\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[6\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[7\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[7\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[8\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[8\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[9\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[9\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[10\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[10\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209592 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[11\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[11\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[12\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[12\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[13\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[13\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[14\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[14\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[15\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[15\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[16\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[16\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[17\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[17\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[18\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[18\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[19\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[19\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[20\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[20\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[21\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[21\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[22\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[22\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209593 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[23\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[23\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209594 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[24\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[24\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209594 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[25\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[25\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209594 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[26\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[26\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209594 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[27\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[27\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209594 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[28\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[28\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209594 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[29\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[29\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209594 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[30\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[30\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209594 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_to_pc\[3\]\[31\] IF_BLOCK.vhd(118) " "Inferred latch for \"jump_to_pc\[3\]\[31\]\" at IF_BLOCK.vhd(118)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209594 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[0\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[0\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209594 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[1\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[1\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209594 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[2\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[2\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[3\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[3\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[4\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[4\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[5\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[5\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[6\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[6\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[7\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[7\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[8\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[8\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[9\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[9\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[10\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[10\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[11\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[11\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[12\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[12\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[13\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[13\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[14\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[14\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209595 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[15\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[15\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[16\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[16\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[17\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[17\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[18\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[18\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[19\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[19\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[20\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[20\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[21\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[21\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[22\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[22\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[23\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[23\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[24\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[24\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[25\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[25\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[26\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[26\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209596 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[27\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[27\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[28\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[28\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[29\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[29\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[30\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[30\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_delete\[31\] IF_BLOCK.vhd(121) " "Inferred latch for \"to_delete\[31\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[0\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[0\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[1\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[1\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[2\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[2\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[3\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[3\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[4\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[4\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[5\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[5\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[6\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[6\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209597 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[7\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[7\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[8\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[8\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[9\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[9\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[10\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[10\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[11\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[11\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[12\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[12\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[13\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[13\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[14\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[14\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[15\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[15\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[16\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[16\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[17\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[17\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[18\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[18\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209598 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[19\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[19\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[20\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[20\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[21\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[21\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[22\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[22\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[23\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[23\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[24\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[24\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[25\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[25\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[26\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[26\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[27\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[27\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[28\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[28\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[29\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[29\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[30\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[30\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found\[31\] IF_BLOCK.vhd(121) " "Inferred latch for \"found\[31\]\" at IF_BLOCK.vhd(121)" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471564209599 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_BLOCK ID_BLOCK:ID_BLOCK " "Elaborating entity \"ID_BLOCK\" for hierarchy \"ID_BLOCK:ID_BLOCK\"" {  } { { "CPU.vhd" "ID_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471564209603 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "predicted_pc_out ID_BLOCK.vhd(62) " "VHDL Signal Declaration warning at ID_BLOCK.vhd(62): used implicit default value for signal \"predicted_pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1471564209606 "|CPU|ID_BLOCK:ID_BLOCK"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "jump_predicted_out ID_BLOCK.vhd(64) " "VHDL Signal Declaration warning at ID_BLOCK.vhd(64): used implicit default value for signal \"jump_predicted_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1471564209607 "|CPU|ID_BLOCK:ID_BLOCK"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "idle_self_out ID_BLOCK.vhd(69) " "VHDL Signal Declaration warning at ID_BLOCK.vhd(69): used implicit default value for signal \"idle_self_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1471564209607 "|CPU|ID_BLOCK:ID_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_BLOCK EX_BLOCK:EX_BLOCK " "Elaborating entity \"EX_BLOCK\" for hierarchy \"EX_BLOCK:EX_BLOCK\"" {  } { { "CPU.vhd" "EX_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471564209885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_BLOCK MEM_BLOCK:MEM_BLOCK " "Elaborating entity \"MEM_BLOCK\" for hierarchy \"MEM_BLOCK:MEM_BLOCK\"" {  } { { "CPU.vhd" "MEM_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471564209902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_BLOCK WB_BLOCK:WB_BLOCK " "Elaborating entity \"WB_BLOCK\" for hierarchy \"WB_BLOCK:WB_BLOCK\"" {  } { { "CPU.vhd" "WB_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471564209908 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_pom WB_BLOCK.vhd(26) " "Verilog HDL or VHDL warning at WB_BLOCK.vhd(26): object \"ALU_pom\" assigned a value but never read" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471564209909 "|CPU|WB_BLOCK:WB_BLOCK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg_pom WB_BLOCK.vhd(27) " "Verilog HDL or VHDL warning at WB_BLOCK.vhd(27): object \"Reg_pom\" assigned a value but never read" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471564209909 "|CPU|WB_BLOCK:WB_BLOCK"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[7\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[7\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[6\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[6\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|was_load_out " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|was_load_out\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[5\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[5\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[4\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[4\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[3\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[3\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[2\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[2\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[1\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[1\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[0\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[0\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[8\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[8\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[9\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[9\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[10\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[10\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[11\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[11\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[12\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[12\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[13\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[13\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[14\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[14\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[15\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[15\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[16\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[16\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[17\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[17\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[18\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[18\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[19\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[19\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[20\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[20\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[21\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[21\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[22\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[22\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[23\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[23\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[24\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[24\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[25\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[25\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[26\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[26\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[27\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[27\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[28\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[28\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[29\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[29\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[30\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[30\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[31\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[31\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|store_out " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|store_out\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 53 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|load_out " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|load_out\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 52 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[0\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[0\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[1\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[1\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[2\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[2\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[3\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[3\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[4\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[4\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[5\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[5\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[6\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[6\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[7\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[7\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[8\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[8\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[9\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[9\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[10\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[10\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[11\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[11\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[12\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[12\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[13\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[13\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[14\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[14\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[15\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[15\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[16\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[16\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[17\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[17\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[18\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[18\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[19\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[19\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[20\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[20\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[21\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[21\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[22\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[22\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[23\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[23\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[24\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[24\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[25\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[25\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[26\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[26\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[27\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[27\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[28\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[28\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[29\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[29\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[30\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[30\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[31\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[31\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[0\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[0\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[1\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[1\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[2\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[2\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[3\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[3\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[4\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[4\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[5\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[5\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[6\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[6\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[7\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[7\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[8\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[8\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[9\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[9\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[10\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[10\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[11\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[11\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[12\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[12\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[13\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[13\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[14\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[14\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[15\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[15\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[16\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[16\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[17\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[17\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[18\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[18\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[19\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[19\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[20\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[20\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[21\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[21\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[22\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[22\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[23\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[23\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[24\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[24\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[25\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[25\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[26\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[26\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[27\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[27\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[28\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[28\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[29\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[29\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[30\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[30\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[31\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[31\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|Reg_out\[0\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|Reg_out\[0\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|Reg_out\[1\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|Reg_out\[1\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|Reg_out\[2\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|Reg_out\[2\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|Reg_out\[3\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|Reg_out\[3\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|Reg_out\[4\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|Reg_out\[4\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[6\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[6\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[5\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[5\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[7\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[7\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[8\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[8\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[9\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[9\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[10\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[10\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[11\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[11\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[12\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[12\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[13\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[13\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[14\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[14\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[15\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[15\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[16\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[16\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[17\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[17\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[18\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[18\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[19\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[19\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[20\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[20\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[21\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[21\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[22\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[22\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[23\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[23\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[24\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[24\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[25\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[25\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[26\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[26\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[27\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[27\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[28\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[28\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[29\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[29\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[30\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[30\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[31\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[31\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[5\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[5\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[6\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[6\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[7\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[7\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[8\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[8\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[9\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[9\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[10\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[10\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[11\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[11\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[12\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[12\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[13\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[13\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[14\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[14\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[15\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[15\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[16\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[16\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[17\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[17\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[18\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[18\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[19\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[19\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[20\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[20\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[21\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[21\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[22\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[22\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[23\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[23\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[24\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[24\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[25\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[25\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[26\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[26\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[27\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[27\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[28\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[28\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[29\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[29\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[30\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[30\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[31\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[31\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[5\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[5\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[6\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[6\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[7\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[7\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[8\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[8\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[9\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[9\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[10\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[10\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[11\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[11\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[12\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[12\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[13\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[13\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[14\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[14\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[15\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[15\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[16\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[16\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[17\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[17\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[18\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[18\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[19\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[19\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[20\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[20\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[21\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[21\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[22\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[22\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[23\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[23\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[24\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[24\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[25\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[25\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[26\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[26\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[27\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[27\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[28\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[28\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[29\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[29\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[30\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[30\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[31\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[31\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|POP_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|POP_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|PUSH_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|PUSH_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|JSR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|JSR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ROR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ROR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ROL_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ROL_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SAR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SAR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SHL_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SHL_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SHR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SHR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|NOT_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|NOT_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|XOR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|XOR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|OR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|OR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|AND_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|AND_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SUBI_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SUBI_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ADDI_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ADDI_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SUB_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SUB_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ADD_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ADD_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|MOVI_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|MOVI_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|MOV_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|MOV_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|STORE_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|STORE_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|LOAD_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|LOAD_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[5\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[5\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[6\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[6\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[7\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[7\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[8\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[8\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[9\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[9\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[10\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[10\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[11\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[11\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[12\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[12\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[13\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[13\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[14\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[14\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[15\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[15\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|idle~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|idle~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 155 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_arithm_reg_no\[0\]~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_arithm_reg_no\[0\]~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_arithm_reg_no\[1\]~1 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_arithm_reg_no\[1\]~1\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_arithm_reg_no\[2\]~2 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_arithm_reg_no\[2\]~2\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_arithm_reg_no\[3\]~3 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_arithm_reg_no\[3\]~3\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_arithm_reg_no\[4\]~4 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_arithm_reg_no\[4\]~4\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_load_1_reg_no\[0\]~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_load_1_reg_no\[0\]~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_load_1_reg_no\[1\]~1 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_load_1_reg_no\[1\]~1\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_load_1_reg_no\[2\]~2 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_load_1_reg_no\[2\]~2\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_load_1_reg_no\[3\]~3 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_load_1_reg_no\[3\]~3\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_load_1_reg_no\[4\]~4 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_load_1_reg_no\[4\]~4\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 528 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_arithm~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_arithm~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|was_load_1~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|was_load_1~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 104 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[0\]~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[0\]~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[1\]~1 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[1\]~1\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[2\]~2 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[2\]~2\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[3\]~3 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[3\]~3\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[4\]~4 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[4\]~4\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[5\]~5 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[5\]~5\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[6\]~6 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[6\]~6\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[7\]~7 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[7\]~7\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[8\]~8 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[8\]~8\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[9\]~9 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[9\]~9\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[10\]~10 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[10\]~10\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[11\]~11 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[11\]~11\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[12\]~12 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[12\]~12\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[13\]~13 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[13\]~13\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[14\]~14 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[14\]~14\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[15\]~15 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[15\]~15\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[16\]~16 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[16\]~16\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[17\]~17 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[17\]~17\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[18\]~18 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[18\]~18\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[19\]~19 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[19\]~19\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[20\]~20 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[20\]~20\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[21\]~21 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[21\]~21\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[22\]~22 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[22\]~22\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[23\]~23 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[23\]~23\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[24\]~24 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[24\]~24\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[25\]~25 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[25\]~25\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[26\]~26 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[26\]~26\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[27\]~27 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[27\]~27\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[28\]~28 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[28\]~28\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[29\]~29 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[29\]~29\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[30\]~30 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[30\]~30\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2data\[31\]~31 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2data\[31\]~31\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[0\]~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[0\]~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[1\]~1 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[1\]~1\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[2\]~2 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[2\]~2\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[3\]~3 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[3\]~3\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[4\]~4 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[4\]~4\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[5\]~5 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[5\]~5\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[6\]~6 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[6\]~6\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[7\]~7 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[7\]~7\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[8\]~8 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[8\]~8\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[9\]~9 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[9\]~9\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[10\]~10 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[10\]~10\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[11\]~11 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[11\]~11\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[12\]~12 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[12\]~12\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[13\]~13 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[13\]~13\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[14\]~14 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[14\]~14\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[15\]~15 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[15\]~15\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[16\]~16 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[16\]~16\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[17\]~17 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[17\]~17\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[18\]~18 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[18\]~18\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[19\]~19 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[19\]~19\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[20\]~20 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[20\]~20\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[21\]~21 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[21\]~21\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[22\]~22 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[22\]~22\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[23\]~23 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[23\]~23\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[24\]~24 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[24\]~24\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[25\]~25 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[25\]~25\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[26\]~26 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[26\]~26\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[27\]~27 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[27\]~27\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[28\]~28 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[28\]~28\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[29\]~29 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[29\]~29\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[30\]~30 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[30\]~30\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1data\[31\]~31 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1data\[31\]~31\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BLE_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BLE_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 150 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BGE_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BGE_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 149 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BLT_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BLT_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 148 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BGT_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BGT_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 147 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BNQ_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BNQ_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BEQ_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BEQ_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 145 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|POP_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|POP_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 144 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|PUSH_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|PUSH_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|JSR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|JSR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 141 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|JMP_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|JMP_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 140 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ROR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ROR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 139 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ROL_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ROL_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 138 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SAR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SAR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 137 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SHL_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SHL_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 136 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SHR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SHR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 135 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|NOT_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|NOT_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 134 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|XOR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|XOR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 133 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|OR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|OR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 132 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|AND_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|AND_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 131 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SUBI_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SUBI_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 130 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ADDI_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ADDI_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 129 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SUB_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SUB_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 128 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ADD_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ADD_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 127 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|MOVI_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|MOVI_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 126 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|MOV_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|MOV_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 125 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|STORE_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|STORE_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 124 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|LOAD_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|LOAD_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 123 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[0\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[0\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[1\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[1\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[2\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[2\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[3\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[3\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[4\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[4\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[5\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[5\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[6\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[6\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[7\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[7\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[8\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[8\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[9\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[9\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[10\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[10\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[11\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[11\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[12\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[12\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[13\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[13\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[14\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[14\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[15\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[15\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[16\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[16\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[17\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[17\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[18\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[18\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[19\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[19\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[20\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[20\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[21\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[21\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[22\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[22\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[23\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[23\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[24\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[24\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[25\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[25\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[26\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[26\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[27\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[27\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[28\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[28\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[29\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[29\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[30\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[30\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[31\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[31\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471564210444 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1471564210444 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ID_BLOCK:ID_BLOCK\|rdReg1_out " "Node \"ID_BLOCK:ID_BLOCK\|rdReg1_out\"" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211264 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_BLOCK:ID_BLOCK\|rdReg2_out " "Node \"ID_BLOCK:ID_BLOCK\|rdReg2_out\"" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211264 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MEM_BLOCK:MEM_BLOCK\|wr_out " "Node \"MEM_BLOCK:MEM_BLOCK\|wr_out\"" {  } { { "MEM_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/MEM_BLOCK.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211264 ""} { "Warning" "WMLS_MLS_NODE_NAME" "WB_BLOCK:WB_BLOCK\|wr_out " "Node \"WB_BLOCK:WB_BLOCK\|wr_out\"" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211264 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1471564211264 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg1_no_id_reg\[0\] GND " "Pin \"reg1_no_id_reg\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|reg1_no_id_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg1_no_id_reg\[1\] GND " "Pin \"reg1_no_id_reg\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|reg1_no_id_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg1_no_id_reg\[2\] GND " "Pin \"reg1_no_id_reg\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|reg1_no_id_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg1_no_id_reg\[3\] GND " "Pin \"reg1_no_id_reg\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|reg1_no_id_reg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg1_no_id_reg\[4\] GND " "Pin \"reg1_no_id_reg\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|reg1_no_id_reg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg2_no_id_reg\[0\] GND " "Pin \"reg2_no_id_reg\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|reg2_no_id_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg2_no_id_reg\[1\] GND " "Pin \"reg2_no_id_reg\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|reg2_no_id_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg2_no_id_reg\[2\] GND " "Pin \"reg2_no_id_reg\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|reg2_no_id_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg2_no_id_reg\[3\] GND " "Pin \"reg2_no_id_reg\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|reg2_no_id_reg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg2_no_id_reg\[4\] GND " "Pin \"reg2_no_id_reg\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|reg2_no_id_reg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[0\] GND " "Pin \"data_mem_datacache\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[1\] GND " "Pin \"data_mem_datacache\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[2\] GND " "Pin \"data_mem_datacache\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[3\] GND " "Pin \"data_mem_datacache\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[4\] GND " "Pin \"data_mem_datacache\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[5\] GND " "Pin \"data_mem_datacache\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[6\] GND " "Pin \"data_mem_datacache\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[7\] GND " "Pin \"data_mem_datacache\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[8\] GND " "Pin \"data_mem_datacache\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[9\] GND " "Pin \"data_mem_datacache\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[10\] GND " "Pin \"data_mem_datacache\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[11\] GND " "Pin \"data_mem_datacache\[11\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[12\] GND " "Pin \"data_mem_datacache\[12\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[13\] GND " "Pin \"data_mem_datacache\[13\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[14\] GND " "Pin \"data_mem_datacache\[14\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[15\] GND " "Pin \"data_mem_datacache\[15\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[16\] GND " "Pin \"data_mem_datacache\[16\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[17\] GND " "Pin \"data_mem_datacache\[17\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[18\] GND " "Pin \"data_mem_datacache\[18\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[19\] GND " "Pin \"data_mem_datacache\[19\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[20\] GND " "Pin \"data_mem_datacache\[20\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[21\] GND " "Pin \"data_mem_datacache\[21\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[22\] GND " "Pin \"data_mem_datacache\[22\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[23\] GND " "Pin \"data_mem_datacache\[23\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[24\] GND " "Pin \"data_mem_datacache\[24\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[25\] GND " "Pin \"data_mem_datacache\[25\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[26\] GND " "Pin \"data_mem_datacache\[26\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[27\] GND " "Pin \"data_mem_datacache\[27\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[28\] GND " "Pin \"data_mem_datacache\[28\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[29\] GND " "Pin \"data_mem_datacache\[29\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[30\] GND " "Pin \"data_mem_datacache\[30\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[31\] GND " "Pin \"data_mem_datacache\[31\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_mem_datacache[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg_wb_reg\[0\] GND " "Pin \"Reg_wb_reg\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|Reg_wb_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg_wb_reg\[1\] GND " "Pin \"Reg_wb_reg\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|Reg_wb_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg_wb_reg\[2\] GND " "Pin \"Reg_wb_reg\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|Reg_wb_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg_wb_reg\[3\] GND " "Pin \"Reg_wb_reg\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|Reg_wb_reg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg_wb_reg\[4\] GND " "Pin \"Reg_wb_reg\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|Reg_wb_reg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[0\] GND " "Pin \"data_wb_reg\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[1\] GND " "Pin \"data_wb_reg\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[2\] GND " "Pin \"data_wb_reg\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[3\] GND " "Pin \"data_wb_reg\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[4\] GND " "Pin \"data_wb_reg\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[5\] GND " "Pin \"data_wb_reg\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[6\] GND " "Pin \"data_wb_reg\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[7\] GND " "Pin \"data_wb_reg\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[8\] GND " "Pin \"data_wb_reg\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[9\] GND " "Pin \"data_wb_reg\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[10\] GND " "Pin \"data_wb_reg\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[11\] GND " "Pin \"data_wb_reg\[11\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[12\] GND " "Pin \"data_wb_reg\[12\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[13\] GND " "Pin \"data_wb_reg\[13\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[14\] GND " "Pin \"data_wb_reg\[14\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[15\] GND " "Pin \"data_wb_reg\[15\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[16\] GND " "Pin \"data_wb_reg\[16\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[17\] GND " "Pin \"data_wb_reg\[17\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[18\] GND " "Pin \"data_wb_reg\[18\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[19\] GND " "Pin \"data_wb_reg\[19\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[20\] GND " "Pin \"data_wb_reg\[20\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[21\] GND " "Pin \"data_wb_reg\[21\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[22\] GND " "Pin \"data_wb_reg\[22\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[23\] GND " "Pin \"data_wb_reg\[23\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[24\] GND " "Pin \"data_wb_reg\[24\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[25\] GND " "Pin \"data_wb_reg\[25\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[26\] GND " "Pin \"data_wb_reg\[26\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[27\] GND " "Pin \"data_wb_reg\[27\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[28\] GND " "Pin \"data_wb_reg\[28\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[29\] GND " "Pin \"data_wb_reg\[29\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[30\] GND " "Pin \"data_wb_reg\[30\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[31\] GND " "Pin \"data_wb_reg\[31\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471564211266 "|CPU|data_wb_reg[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1471564211266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "886 " "886 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1471564211399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1471564211663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211663 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "97 " "Design contains 97 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[0\] " "No output dependent on input pin \"reg1_data_reg_id\[0\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[1\] " "No output dependent on input pin \"reg1_data_reg_id\[1\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[2\] " "No output dependent on input pin \"reg1_data_reg_id\[2\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[3\] " "No output dependent on input pin \"reg1_data_reg_id\[3\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[4\] " "No output dependent on input pin \"reg1_data_reg_id\[4\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[5\] " "No output dependent on input pin \"reg1_data_reg_id\[5\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[6\] " "No output dependent on input pin \"reg1_data_reg_id\[6\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[7\] " "No output dependent on input pin \"reg1_data_reg_id\[7\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[8\] " "No output dependent on input pin \"reg1_data_reg_id\[8\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[9\] " "No output dependent on input pin \"reg1_data_reg_id\[9\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[10\] " "No output dependent on input pin \"reg1_data_reg_id\[10\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[11\] " "No output dependent on input pin \"reg1_data_reg_id\[11\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[12\] " "No output dependent on input pin \"reg1_data_reg_id\[12\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[13\] " "No output dependent on input pin \"reg1_data_reg_id\[13\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[14\] " "No output dependent on input pin \"reg1_data_reg_id\[14\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[15\] " "No output dependent on input pin \"reg1_data_reg_id\[15\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[16\] " "No output dependent on input pin \"reg1_data_reg_id\[16\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[17\] " "No output dependent on input pin \"reg1_data_reg_id\[17\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[18\] " "No output dependent on input pin \"reg1_data_reg_id\[18\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[19\] " "No output dependent on input pin \"reg1_data_reg_id\[19\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[20\] " "No output dependent on input pin \"reg1_data_reg_id\[20\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[21\] " "No output dependent on input pin \"reg1_data_reg_id\[21\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[22\] " "No output dependent on input pin \"reg1_data_reg_id\[22\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[23\] " "No output dependent on input pin \"reg1_data_reg_id\[23\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[24\] " "No output dependent on input pin \"reg1_data_reg_id\[24\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[25\] " "No output dependent on input pin \"reg1_data_reg_id\[25\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[26\] " "No output dependent on input pin \"reg1_data_reg_id\[26\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[27\] " "No output dependent on input pin \"reg1_data_reg_id\[27\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[28\] " "No output dependent on input pin \"reg1_data_reg_id\[28\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[29\] " "No output dependent on input pin \"reg1_data_reg_id\[29\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[30\] " "No output dependent on input pin \"reg1_data_reg_id\[30\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_id\[31\] " "No output dependent on input pin \"reg1_data_reg_id\[31\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg1_data_reg_id[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[0\] " "No output dependent on input pin \"reg2_data_reg_id\[0\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[1\] " "No output dependent on input pin \"reg2_data_reg_id\[1\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[2\] " "No output dependent on input pin \"reg2_data_reg_id\[2\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[3\] " "No output dependent on input pin \"reg2_data_reg_id\[3\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[4\] " "No output dependent on input pin \"reg2_data_reg_id\[4\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[5\] " "No output dependent on input pin \"reg2_data_reg_id\[5\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[6\] " "No output dependent on input pin \"reg2_data_reg_id\[6\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[7\] " "No output dependent on input pin \"reg2_data_reg_id\[7\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[8\] " "No output dependent on input pin \"reg2_data_reg_id\[8\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[9\] " "No output dependent on input pin \"reg2_data_reg_id\[9\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[10\] " "No output dependent on input pin \"reg2_data_reg_id\[10\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[11\] " "No output dependent on input pin \"reg2_data_reg_id\[11\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[12\] " "No output dependent on input pin \"reg2_data_reg_id\[12\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[13\] " "No output dependent on input pin \"reg2_data_reg_id\[13\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[14\] " "No output dependent on input pin \"reg2_data_reg_id\[14\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[15\] " "No output dependent on input pin \"reg2_data_reg_id\[15\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[16\] " "No output dependent on input pin \"reg2_data_reg_id\[16\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[17\] " "No output dependent on input pin \"reg2_data_reg_id\[17\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[18\] " "No output dependent on input pin \"reg2_data_reg_id\[18\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[19\] " "No output dependent on input pin \"reg2_data_reg_id\[19\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[20\] " "No output dependent on input pin \"reg2_data_reg_id\[20\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[21\] " "No output dependent on input pin \"reg2_data_reg_id\[21\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[22\] " "No output dependent on input pin \"reg2_data_reg_id\[22\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[23\] " "No output dependent on input pin \"reg2_data_reg_id\[23\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[24\] " "No output dependent on input pin \"reg2_data_reg_id\[24\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[25\] " "No output dependent on input pin \"reg2_data_reg_id\[25\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[26\] " "No output dependent on input pin \"reg2_data_reg_id\[26\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[27\] " "No output dependent on input pin \"reg2_data_reg_id\[27\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[28\] " "No output dependent on input pin \"reg2_data_reg_id\[28\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[29\] " "No output dependent on input pin \"reg2_data_reg_id\[29\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[30\] " "No output dependent on input pin \"reg2_data_reg_id\[30\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_id\[31\] " "No output dependent on input pin \"reg2_data_reg_id\[31\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|reg2_data_reg_id[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[31\] " "No output dependent on input pin \"data_datacache_mem\[31\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[30\] " "No output dependent on input pin \"data_datacache_mem\[30\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[29\] " "No output dependent on input pin \"data_datacache_mem\[29\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[28\] " "No output dependent on input pin \"data_datacache_mem\[28\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[27\] " "No output dependent on input pin \"data_datacache_mem\[27\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[26\] " "No output dependent on input pin \"data_datacache_mem\[26\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[25\] " "No output dependent on input pin \"data_datacache_mem\[25\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[24\] " "No output dependent on input pin \"data_datacache_mem\[24\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[23\] " "No output dependent on input pin \"data_datacache_mem\[23\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[22\] " "No output dependent on input pin \"data_datacache_mem\[22\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[21\] " "No output dependent on input pin \"data_datacache_mem\[21\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[20\] " "No output dependent on input pin \"data_datacache_mem\[20\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[19\] " "No output dependent on input pin \"data_datacache_mem\[19\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[18\] " "No output dependent on input pin \"data_datacache_mem\[18\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[17\] " "No output dependent on input pin \"data_datacache_mem\[17\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[16\] " "No output dependent on input pin \"data_datacache_mem\[16\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[15\] " "No output dependent on input pin \"data_datacache_mem\[15\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[14\] " "No output dependent on input pin \"data_datacache_mem\[14\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[13\] " "No output dependent on input pin \"data_datacache_mem\[13\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[12\] " "No output dependent on input pin \"data_datacache_mem\[12\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[11\] " "No output dependent on input pin \"data_datacache_mem\[11\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[10\] " "No output dependent on input pin \"data_datacache_mem\[10\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[9\] " "No output dependent on input pin \"data_datacache_mem\[9\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[8\] " "No output dependent on input pin \"data_datacache_mem\[8\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[7\] " "No output dependent on input pin \"data_datacache_mem\[7\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[6\] " "No output dependent on input pin \"data_datacache_mem\[6\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[5\] " "No output dependent on input pin \"data_datacache_mem\[5\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[4\] " "No output dependent on input pin \"data_datacache_mem\[4\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[3\] " "No output dependent on input pin \"data_datacache_mem\[3\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[2\] " "No output dependent on input pin \"data_datacache_mem\[2\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[1\] " "No output dependent on input pin \"data_datacache_mem\[1\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[0\] " "No output dependent on input pin \"data_datacache_mem\[0\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471564211799 "|CPU|data_datacache_mem[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1471564211799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "676 " "Implemented 676 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1471564211808 ""} { "Info" "ICUT_CUT_TM_OPINS" "148 " "Implemented 148 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1471564211808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "398 " "Implemented 398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1471564211808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1471564211808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 591 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 591 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471564211897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 19 01:50:11 2016 " "Processing ended: Fri Aug 19 01:50:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471564211897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471564211897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471564211897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471564211897 ""}
