<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2681766-A1" country="EP" doc-number="2681766" kind="A1" date="20140108" family-id="46753153" file-reference-id="303789" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146585738" ucid="EP-2681766-A1"><document-id><country>EP</country><doc-number>2681766</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12715473-A" is-representative="NO"><document-id mxw-id="PAPP154847930" load-source="docdb" format="epo"><country>EP</country><doc-number>12715473</doc-number><kind>A</kind><date>20120301</date><lang>EN</lang></document-id><document-id mxw-id="PAPP220439959" load-source="docdb" format="original"><country>EP</country><doc-number>12715473.0</doc-number><date>20120301</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140553147" ucid="US-201113173977-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201113173977</doc-number><kind>A</kind><date>20110630</date></document-id></priority-claim><priority-claim mxw-id="PPC140556262" ucid="US-201161447760-P" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201161447760</doc-number><kind>P</kind><date>20110301</date></document-id></priority-claim><priority-claim mxw-id="PPC140550566" ucid="US-2012027337-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2012027337</doc-number><kind>W</kind><date>20120301</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989321797" load-source="docdb">H01L  27/02        20060101AFI20120919BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2142247213" load-source="docdb" scheme="CPC">H01L2924/0002      20130101 LA20141029BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989638763" load-source="docdb" scheme="CPC">H01L  27/0285      20130101 FI20131128BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989645771" load-source="docdb" scheme="CPC">H01L  27/0296      20130101 LI20131128BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132361847" lang="DE" load-source="patent-office">VERTEILTE BAUSTEINE EINER R-C-KLEMMSCHALTUNG IN EINEM HALBLEITERPCHIPKERNBEREICH</invention-title><invention-title mxw-id="PT132361848" lang="EN" load-source="patent-office">DISTRIBUTED BUILDING BLOCKS OF R-C CLAMPING CIRCUITRY IN SEMICONDUCTOR DIE CORE AREA</invention-title><invention-title mxw-id="PT132361849" lang="FR" load-source="patent-office">BLOCS DE CONSTRUCTION RÉPARTIS D'ÉLÉMENTS DE CIRCUIT DE FIXATION DE NIVEAU R-C DANS RÉGION CENTRALE DE PUCE SEMI-CONDUCTRICE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR919528548" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>QUALCOMM INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR919524143" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>QUALCOMM INCORPORATED</last-name></addressbook></applicant><applicant mxw-id="PPAR919006335" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Qualcomm Incorporated</last-name><iid>101331414</iid><address><street>5775 Morehouse Drive</street><city>San Diego, CA 92121</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919526226" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>JALILIZEINALI REZA</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919535918" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>JALILIZEINALI, REZA</last-name></addressbook></inventor><inventor mxw-id="PPAR919012487" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>JALILIZEINALI, REZA</last-name><address><street>5775 Morehouse Drive</street><city>San Diego, California 92121</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919541937" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>SIANSURI EVAN</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919537486" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>SIANSURI, EVAN</last-name></addressbook></inventor><inventor mxw-id="PPAR919010388" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>SIANSURI, EVAN</last-name><address><street>5775 Morehouse Drive</street><city>San Diego, California 92121</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919519705" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>DUNDIGAL SREEKER R</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919523058" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>DUNDIGAL, SREEKER, R.</last-name></addressbook></inventor><inventor mxw-id="PPAR919012929" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>DUNDIGAL, SREEKER, R.</last-name><address><street>5775 Morehouse Drive</street><city>San Diego, California 92121</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919532062" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>WORLEY EUGENE R</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919535849" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>WORLEY, EUGENE R.</last-name></addressbook></inventor><inventor mxw-id="PPAR919017415" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>WORLEY, EUGENE R.</last-name><address><street>5775 Morehouse Drive</street><city>San Diego, California 92121</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919019538" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Dunlop, Hugh Christopher</last-name><suffix>et al</suffix><iid>100028621</iid><address><street>R.G.C. Jenkins &amp; Co. 26 Caxton Street</street><city>London SW1H 0RJ</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2012027337-W"><document-id><country>US</country><doc-number>2012027337</doc-number><kind>W</kind><date>20120301</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012119003-A1"><document-id><country>WO</country><doc-number>2012119003</doc-number><kind>A1</kind><date>20120907</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549751548" load-source="docdb">AL</country><country mxw-id="DS549756181" load-source="docdb">AT</country><country mxw-id="DS549751557" load-source="docdb">BE</country><country mxw-id="DS549828787" load-source="docdb">BG</country><country mxw-id="DS549837179" load-source="docdb">CH</country><country mxw-id="DS549751558" load-source="docdb">CY</country><country mxw-id="DS549752621" load-source="docdb">CZ</country><country mxw-id="DS549823571" load-source="docdb">DE</country><country mxw-id="DS549751559" load-source="docdb">DK</country><country mxw-id="DS549751560" load-source="docdb">EE</country><country mxw-id="DS549829224" load-source="docdb">ES</country><country mxw-id="DS549828788" load-source="docdb">FI</country><country mxw-id="DS549828789" load-source="docdb">FR</country><country mxw-id="DS549823572" load-source="docdb">GB</country><country mxw-id="DS549751569" load-source="docdb">GR</country><country mxw-id="DS549823573" load-source="docdb">HR</country><country mxw-id="DS549752622" load-source="docdb">HU</country><country mxw-id="DS549837180" load-source="docdb">IE</country><country mxw-id="DS549751570" load-source="docdb">IS</country><country mxw-id="DS549828794" load-source="docdb">IT</country><country mxw-id="DS549751571" load-source="docdb">LI</country><country mxw-id="DS549823578" load-source="docdb">LT</country><country mxw-id="DS549756182" load-source="docdb">LU</country><country mxw-id="DS549828795" load-source="docdb">LV</country><country mxw-id="DS549823579" load-source="docdb">MC</country><country mxw-id="DS549756183" load-source="docdb">MK</country><country mxw-id="DS549756184" load-source="docdb">MT</country><country mxw-id="DS549829225" load-source="docdb">NL</country><country mxw-id="DS549911549" load-source="docdb">NO</country><country mxw-id="DS549829230" load-source="docdb">PL</country><country mxw-id="DS549756193" load-source="docdb">PT</country><country mxw-id="DS549837181" load-source="docdb">RO</country><country mxw-id="DS549756194" load-source="docdb">RS</country><country mxw-id="DS549829231" load-source="docdb">SE</country><country mxw-id="DS549752623" load-source="docdb">SI</country><country mxw-id="DS549911550" load-source="docdb">SK</country><country mxw-id="DS549911551" load-source="docdb">SM</country><country mxw-id="DS549828796" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA99830212" ref-ucid="WO-2012119003-A1" lang="EN" load-source="patent-office"><p num="0000">A semiconductor die includes resistor-capacitor (RC) clamping circuitry for electrostatic discharge (ESD) protection of the semiconductor die. The RC clamping circuitry includes building blocks distributed in the pad ring and in the core area of the semiconductor die. The building blocks include at least one capacitor block in the core area. The RC clamping circuitry also includes chip level conductive layer connections between each of the distributed building blocks.</p></abstract><abstract mxw-id="PA100327040" ref-ucid="WO-2012119003-A1" lang="EN" source="national office" load-source="docdb"><p>A semiconductor die includes resistor-capacitor (RC) clamping circuitry for electrostatic discharge (ESD) protection of the semiconductor die. The RC clamping circuitry includes building blocks distributed in the pad ring and in the core area of the semiconductor die. The building blocks include at least one capacitor block in the core area. The RC clamping circuitry also includes chip level conductive layer connections between each of the distributed building blocks.</p></abstract><abstract mxw-id="PA99830213" ref-ucid="WO-2012119003-A1" lang="FR" load-source="patent-office"><p num="0000">Selon l'invention, une puce semi-conductrice comprend des éléments de circuit de fixation de niveau résistance-condensateur (RC) pour une protection contre les décharges électrostatiques (ESD) de la puce semi-conductrice. Les éléments de circuit de fixation de niveau RC comprennent des blocs de construction répartis dans l'anneau de plage et dans la région centrale de la puce semi-conductrice. Les blocs de construction comprennent au moins un bloc condensateur dans la région centrale. Les éléments de circuit de fixation de niveau RC peuvent également comprendre des connexions de couche conductrice de niveau puce entre chacun des blocs de construction répartis.</p></abstract><abstract mxw-id="PA100327041" ref-ucid="WO-2012119003-A1" lang="FR" source="national office" load-source="docdb"><p>Selon l'invention, une puce semi-conductrice comprend des éléments de circuit de fixation de niveau résistance-condensateur (RC) pour une protection contre les décharges électrostatiques (ESD) de la puce semi-conductrice. Les éléments de circuit de fixation de niveau RC comprennent des blocs de construction répartis dans l'anneau de plage et dans la région centrale de la puce semi-conductrice. Les blocs de construction comprennent au moins un bloc condensateur dans la région centrale. Les éléments de circuit de fixation de niveau RC peuvent également comprendre des connexions de couche conductrice de niveau puce entre chacun des blocs de construction répartis.</p></abstract><description mxw-id="PDES51232136" ref-ucid="WO-2012119003-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="3"/>--><p id="p0001" num="0001"> DISTRIBUTED BUILDING BLOCKS OF R-C CLAMPING CIRCUITRY IN SEMICONDUCTOR DIE CORE AREA </p><p id="p0002" num="0002">TECHNICAL FIELD </p><p id="p0003" num="0003">[0001] The present disclosure relates generally to semiconductor circuits providing protection against potentially damaging excess voltages, including as examples excess voltages resulting from electrical overstress (EOS) and/or electrostatic discharge (ESD) events. </p><p id="p0004" num="0004">BACKGROUND </p><p id="p0005" num="0005">[0002] Modern integrated circuits (ICs) are easily damaged by excess voltages. </p><p id="p0006" num="0006"> Common sources of these potentially damaging voltages include electrical overstress (EOS) and electrostatic discharge (ESD). ESD, a serious issue in solid state electronics, is a transfer of electrostatic charge between bodies or surfaces at different electrostatic potentials either through direct contact or through an induced electrical field. ICs which are built using semiconductors, such as silicon, and insulating materials, such as silicon dioxide, can be permanently damaged when subjected to higher voltages that may be produced by ESD events. </p><p id="p0007" num="0007">[0003] Traditionally, on-chip circuits are employed to protect the IC during an ESD event. In conventional IC ESD protection schemes, special clamp circuits often shunt ESD current between the IC power supply rails and thereby protect sensitive internal elements of the IC from damage. Such clamping circuits have a timer circuit (e.g., a resistor-capacitor (RC) timer, which may be referred to as a "transient detector") and a large n-channel MOSFET device for discharging the high ESD current. Thus, a power rail clamp circuit is often employed within an IC so that if an ESD event is encountered on the ICs power rail, the clamp will turn on and reduce the voltage so that the ICs main devices (circuitry elements) will not be damaged. Implementations and use of such RC clamps are well-known in the art. </p><p id="p0008" num="0008">[0004] The RC-clamp size is very large and uses most or all of the chip's metal layers to provide low resistance and high current handling capability. Previously, the RC timer and inverter portions of the RC clamp have been located in one pad (in the pad ring) and large field effect transistors (bigfets) have been distributed across the chip's 
<!-- EPO <DP n="4"/>-->
 pad-ring. In other previous implementations, the RC clamp has been configured as a very large one piece RC-clamp containing all the building blocks. Each of these designs occupies a large portion of the chip's metal layers and thereby greatly constrains routing options for the chip's other functional components. </p><p id="p0009" num="0009">SUMMARY </p><p id="p0010" num="0010">[0005] Embodiments of the present disclosure include an RC-clamp design which reduces conductive layer usage by distributing building blocks of the RC-clamp in the core area of the flip chip. </p><p id="p0011" num="0011">[0006] One aspect of the present disclosure provides an apparatus including a </p><p id="p0012" num="0012"> semiconductor die having a core area and a pad ring. The core area includes a timer based clamp, e.g., RC clamping circuitry configured for ESD protection of the semiconductor die. The RC clamping circuitry includes distributed building blocks having at least one capacitor block in the core area. The RC clamping circuitry also includes chip level conductive (e.g., metal) layer connections between each of the distributed building blocks. </p><p id="p0013" num="0013">[0007] In another aspect, a method is provided for configuring clamping circuitry on a semiconductor die. The method includes configuring clamping circuitry building blocks including at least one capacitor block in a core area of the semiconductor die. The method also includes coupling the distributed building blocks through chip level conductive layers of the semiconductor die. </p><p id="p0014" num="0014">[0008] This has outlined, rather broadly, the features and technical advantages of the present disclosure in order that the detailed description that follows may be better understood. Additional features and advantages of the disclosure will be described below. It should be appreciated by those skilled in the art that this disclosure may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present disclosure. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the teachings of the disclosure as set forth in the appended claims. The novel features, which are believed to be characteristic of the disclosure, both as to its organization and method of operation, together with further objects and advantages, will be better understood from the following description when considered in connection with the accompanying 
<!-- EPO <DP n="5"/>-->
 figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended as a definition of the limits of the present disclosure. </p><p id="p0015" num="0015">BRIEF DESCRIPTION OF THE DRAWINGS </p><p id="p0016" num="0016">[0009] The features, nature, and advantages of the present disclosure will become more apparent from the detailed description set forth below when taken in conjunction with the drawings in which like reference characters identify correspondingly throughout and wherein: </p><p id="p0017" num="0017">[00010] FIGURES 1A and IB are schematic diagrams conceptually illustrating </p><p id="p0018" num="0018"> examples of distributed RC-clamp circuitry according to aspects of the present disclosure. </p><p id="p0019" num="0019"> [00011] FIGURE 2 shows an exemplary wireless communication system in which an embodiment of the disclosure may be advantageously employed. </p><p id="p0020" num="0020"> [00012] FIGURE 3 is a process flow diagram illustrating a method for configuring a semiconductor die according to an aspect of the present disclosure. </p><p id="p0021" num="0021">DETAILED DESCRIPTION </p><p id="p0022" num="0022">[00013] One weakness of traditional timer based clamp circuitry designs is that the timer based clamp occupies a large area and it uses a large portion of the conductive (e.g., metal) layers to handle ESD current. This introduces problems at the block or chip level because significant area is allocated to place the timer based (e.g., RC) clamps, increasing the difficulty to route signals in the core area due to the conductive layer blockages within the timer based clamps. </p><p id="p0023" num="0023">[00014] According to aspects of the present disclosure, these issues with traditional timer based clamp implementations may be alleviated by distributing building blocks of the timer based clamps. The distributed timer based clamp could be applied in a flip chip configuration or any other chip configuration. 
<!-- EPO <DP n="6"/>-->
 [00015] FIGURE 1A is a block diagram of an exemplary timer based clamp circuit in which components of the timer based circuit such as resistors and capacitors are distributed apart from each other in the core area of a semiconductor die. In this example the distributed timer based clamp circuit is an RC-clamp. The RC-clamp is divided into smaller building blocks such as resistors Rl, R2, . . . Rn, capacitors CI, C2 . . .Cn, Cdecapl . . . Cdecapn, inverters INV1, INV2 . . . and inverter plus bigfet INV + BIGFET1, INV+BIGFET2, . . .INV+BIGFETn. In this exemplary topology, resistors Rl, R2, ... Rn are coupled in series to node Vdd and capacitors CI, C2 . . .Cn, Cdecapl . . . Cdecapn are coupled to node Vss. FIGURE IB shows an alternative exemplary topology in which resistors Rl, R2, ... Rn are coupled in series to node Vss and capacitors CI, C2 . . .Cn, Cdecapl . . . Cdecapn are coupled to node Vdd. It should be understood that, in view of the present disclosure, various other topologies could be configured by persons having ordinary skill in the art within the scope of the present disclosure. For example, the resistors and capacitors could be combined into a single component, or into a single component also including one or more inverters. In another example, the inverters are replaced by 2-input NAND gates tied together. According to aspects of the present disclosure, the various topologies may be shaped or reshaped to meet certain design goals, for example to fill unused area on a chip. </p><p id="p0024" num="0024">[00016] Although FIGURE 1A and FIGURE IB show multiple inverters plus bigfet building blocks, it should be understood that examples of the present disclosure may include various numbers of each component, for example 5, 7 or 9, etc. inverters, instead of three, as shown in FIGURE 1A, or 4, 6, 8, etc. inverters, instead of 2 as shown in FIGURE IB. The coupling between the building blocks occurs in the chip level conductive layers. The coupling is configured to satisfy RC timing (number of resistor and capacitor building blocks), RC clamp turn on time (maximum additional loading introduced by metal routings), and RC-clamp clamping voltages (number of inv plus bigfets to achieve good clamping characteristics). Unused capacitors distributed in the core area can be used as decoupling capacitors. As seen in FIGURE 1A, the dashed lines represent couplings at the chip level between components of the RC clamp. Such coupling at the chip level according to aspects of the present disclosure avoid routing difficulties and routing blockage that could be 
<!-- EPO <DP n="7"/>-->
 encountered using previously known one piece RC clamps that include couplings through the chip level conductive layers, for example. </p><p id="p0025" num="0025">[00017] Embodiments of the present disclosure provide an ability to take advantage of unused area in the core area or an area inside a hard macro (of a microprocessor, etc) for placing RC clamp components, such as capacitor blocks. The conductive layer routing blockages suffered by traditional RC-clamp techniques is avoided by distributing the building blocks of the RC clamp. The distributed capacitors in the core area can be used as the building blocks of the RC-clamp or as decoupling capacitors. </p><p id="p0026" num="0026">[00018] FIGURE 2 shows an exemplary wireless communication system 200 in which an embodiment of the distributed RC clamp may be advantageously employed. For purposes of illustration, FIGURE 2 shows three remote units 220, 230, and 250 and two base stations 240. It will be recognized that wireless communication systems may have many more remote units and base stations. Remote units 220, 230, and 250 include the distributed ESD circuitry 225 A, 225B, and 225C, respectively. FIGURE 2 shows forward link signals 280 from the base stations 240 and the remote units 220, 230, and 250 and reverse link signals 290 from the remote units 220, 230, and 250 to base stations 240. </p><p id="p0027" num="0027">[00019] In FIGURE 2, the remote unit 220 is shown as a mobile telephone, remote unit 230 is shown as a portable computer, and remote unit 250 is shown as a fixed location remote unit in a wireless local loop system. For example, the remote units may be cell phones, hand-held personal communication systems (PCS) units, portable data units such as personal data assistants, or fixed location data units such as meter reading equipment. Although FIGURE 2 illustrates remote units, which may employ distributed RC clamp circuitry according to the teachings of the disclosure, the disclosure is not limited to these exemplary illustrated units. For instance, distributed RC clamp circuitry according to embodiments of the present disclosure may be suitably employed in any device. </p><p id="p0028" num="0028">[00020] A method for configuring a semiconductor die according to aspects of the present disclosure is described with reference to FIGURE 3. In block 302, timer based clamping circuitry building blocks, including capacitor blocks, are configured 
<!-- EPO <DP n="8"/>-->
 in the core area of the semiconductor die. In block 304, the distributed building blocks are coupled through chip level conductive layers of the semiconductor die. </p><p id="p0029" num="0029">[00021] Although aspects of the present disclosure have been described herein with reference to RC clamp circuitry, it should be understood by persons having ordinary skill in the art that the disclosure more generally describes the distribution of components of a timer based clamp in the core area. Within the scope of the present disclosure, the various components of the circuitries inside the clamps are not limited to specific types of circuit elements or components. For example, according to aspects of the present disclosure, timer based clamps are not limited to RC clamps. In one example, a resistor and capacitor may be combined into a single component or may be combined with an inverter or the like within a single component. In another example, the inverters of the timer based clamps may be replace by various equivalent or similar logic circuitry, such as a 2-input nand gate in which the inputs are tied together. </p><p id="p0030" num="0030">[00022] Although specific circuitry has been set forth, it will be appreciated by those skilled in the art that not all of the disclosed circuitry is required to practice the disclosed embodiments. Moreover, certain well known circuits have not been described, to maintain focus on the disclosure. </p><p id="p0031" num="0031">[00023] Although the present disclosure and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. 
</p></description><claims mxw-id="PCLM44851270" ref-ucid="WO-2012119003-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="9"/>--> CLAIMS What is claimed is: </claim-statement><claim id="clm-0001" num="1"><claim-text>1. An apparatus comprising: a semiconductor die including a core area and a pad ring; timer based clamping circuitry configured in the core area, the clamping circuitry including distributed building blocks in the core area, the distributed building blocks including at least one capacitor block of the clamping circuitry configured in the core area; and a plurality of chip level conductive layers coupling the distributed building blocks. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The apparatus of claim 1, in which the building blocks comprise: resistor blocks, capacitor blocks, inverter blocks and inverter plus bigfet blocks. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The apparatus of claim 2, comprising: a plurality of sub-blocks, in which at least one of the resistor blocks, capacitor blocks, inverter blocks and inverter plus bigfet blocks is divided into the plurality of sub-blocks; and chip level conductive layer components between each of the sub-blocks. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The apparatus of claim 2, in which a number of resistor blocks and a number of capacitor blocks are configured to provide a selected resistor-capacitor (RC) timing. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The apparatus of claim 2, in which the chip level conductive layers are configured to provide a selected resistor-capacitor (RC) clamp turn-on time. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The apparatus of claim 2, in which a number of inverter plus bigfet blocks is configured to provide a selected resistor-capacitor (RC)-clamp clamping voltage. </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The apparatus of claim 2, in which at least one of the capacitor blocks is configured as a decoupling capacitor. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The apparatus of claim 1, integrated into at least one of a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a <!-- EPO <DP n="10"/>--> hand-held personal communication systems (PCS) unit, a portable data unit, and a fixed location data unit. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. A method of configuring clamping circuitry on a semiconductor die, comprising: configuring clamping circuitry building blocks including at least one capacitor block in a core area of the semiconductor die; and coupling the building blocks through a plurality of chip level conductive layers of the semiconductor die. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. The method of claim 9, in which the building blocks comprise: resistor blocks, capacitor blocks, inverter blocks and inverter plus bigfet blocks. </claim-text></claim><claim id="clm-0011" num="11"><claim-text>11. The method of claim 10, comprising: dividing at least one of the resistor blocks, capacitor blocks, inverter blocks and inverter plus bigfet blocks into a plurality of sub-blocks; and configuring chip level conductive layer connections between each of the sub-blocks. </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. The method of claim 10, comprising: configuring a number of the resistor blocks and a number of the capacitor blocks to provide a selected resistor-capacitor (RC) timing. </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. The method of claim 10, comprising: configuring the chip level conductive layers to provide a selected resistor-capacitor (RC) clamp turn-on time. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. The method of claim 10, comprising: configuring a number of inverter plus bigfet blocks to provide a selected resistor- capacitor (RC)-clamp clamping voltage. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. The method of claim 10, comprising: configuring at least one of the capacitor blocks as a decoupling capacitor. <!-- EPO <DP n="11"/>--> </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. The method of claim 9, further comprising: integrating the semiconductor die into at least one of a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a handheld personal communication systems (PCS) unit, a portable data unit, and a fixed location data unit. </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. A method of configuring clamping circuitry on a semiconductor die, comprising the steps of: configuring clamping circuitry building blocks including at least one capacitor block in a core area of the semiconductor die; and coupling the building blocks through a plurality of chip level conductive layers of the semiconductor die. </claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. The method of claim 17, in which the building blocks comprise: resistor blocks, capacitor blocks, inverter blocks and inverter plus bigfet blocks. </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. The method of claim 18, comprising the steps of: dividing at least one of the resistor blocks, capacitor blocks, inverter blocks and inverter plus bigfet blocks into a plurality of sub-blocks; and configuring chip level conductive layer connections between each of the sub-blocks. </claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. The method of claim 17, further comprising the step of: integrating the semiconductor die into at least one of a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a handheld personal communication systems (PCS) unit, a portable data unit, and a fixed location data unit. </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
