{
    "MlibObjs": {},
    "SIMBData": {
        "bytes": 90113,
        "out": "amcQwB.o"
    },
    "stat": {
        "nMops": 625,
        "outputSizePerQuad": 377.0,
        "mop/quad": 2.0424836601307188,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.043764999999999998,
            "ru_stime_sec": 0.029888000000000001,
            "ru_maxrss_kb": 52420,
            "ru_minflt": 12892,
            "ru_nvcsw": 244,
            "ru_majflt": 0,
            "ru_nivcsw": 46
        },
        "mopSpeed": 39831.750685106104,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "Frontend(%)": 73.609055435952641,
        "nQuads": 306,
        "totalObjSize": 115480,
        "ru_self_end": {
            "ru_utime_sec": 0.059456000000000002,
            "ru_stime_sec": 0.043054000000000002,
            "ru_maxrss_kb": 60868,
            "ru_minflt": 14813,
            "ru_nvcsw": 338,
            "ru_majflt": 0,
            "ru_nivcsw": 56
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "CodeGen(%)": 26.39094456404737,
        "quadSpeed": 19501.625135427948
    },
    "CurCompileUdps": {},
    "PrevCompiledModules": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "HalfAddTest_v",
        "HalfAddTest_v"
    ],
    "PEModules": [],
    "NameTable": {
        "HalfAddTest_v": [
            "HalfAddTest_v",
            "qKUGr",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/home/ugrads/j/josephmart/git/ECEN_350/Lab06/half_adder",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab06/half_adder/csrc",
        "daidir_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab06/half_adder/simv.daidir",
        "archive_dir": "archive.0"
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful",
    "CompileProcesses": [
        "cgproc.9338.json"
    ]
}