#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f963c70e590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f963c70e700 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x7f963c714bf0 .param/str "ROM_INIT_FILE" 0 3 25, "test/testcases/opcode_test_addiu_4_instructions.mem";
v0x7f963c741350_0 .net "active", 0 0, v0x7f963c73b2a0_0;  1 drivers
v0x7f963c741410_0 .var "clk", 0 0;
v0x7f963c7414e0_0 .var "clock_enable", 0 0;
v0x7f963c741570_0 .net "data_address", 31 0, L_0x7f963c74e2a0;  1 drivers
v0x7f963c741600_0 .net "data_read", 0 0, v0x7f963c73b6d0_0;  1 drivers
v0x7f963c741710_0 .net "data_readdata", 31 0, L_0x7f963c744900;  1 drivers
v0x7f963c7417a0_0 .net "data_write", 0 0, v0x7f963c73b820_0;  1 drivers
v0x7f963c741870_0 .net "data_writedata", 31 0, v0x7f963c73b8b0_0;  1 drivers
v0x7f963c741940_0 .net "instr_address", 31 0, v0x7f963c73bc20_0;  1 drivers
v0x7f963c741a50_0 .net "instr_readdata", 31 0, L_0x7f963c742b70;  1 drivers
v0x7f963c741b20_0 .net "register_v0", 31 0, L_0x7f963c74d020;  1 drivers
v0x7f963c741bb0_0 .var "reset", 0 0;
S_0x7f963c704b60 .scope module, "CPU" "mips_cpu_harvard" 3 93, 4 1 0, S_0x7f963c70e700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x7f963d83c910 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x7f963d83f110 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x7f963d8415d0 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x7f963d841c70 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x7f963c746840 .functor OR 1, L_0x7f963c7463d0, L_0x7f963c7466a0, C4<0>, C4<0>;
L_0x7f963c746f20 .functor AND 1, L_0x7f963c746d00, L_0x7f963c746da0, C4<1>, C4<1>;
L_0x7f963c747dc0 .functor OR 1, L_0x7f963c747ba0, L_0x7f963c747970, C4<0>, C4<0>;
L_0x7f963c747e70 .functor AND 1, L_0x7f963c7477b0, L_0x7f963c747dc0, C4<1>, C4<1>;
L_0x7f963c747c80 .functor OR 1, L_0x7f963c747e70, L_0x7f963c747f80, C4<0>, C4<0>;
L_0x7f963c7485d0 .functor AND 1, L_0x7f963c748410, L_0x7f963c748780, C4<1>, C4<1>;
L_0x7f963c748a80 .functor AND 1, L_0x7f963c7485d0, L_0x7f963c7489e0, C4<1>, C4<1>;
L_0x7f963c748860 .functor AND 1, L_0x7f963c748a80, L_0x7f963c748b70, C4<1>, C4<1>;
L_0x7f963c745fc0 .functor AND 1, L_0x7f963c748860, L_0x7f963c748de0, C4<1>, C4<1>;
L_0x7f963c748c50 .functor AND 1, L_0x7f963c745fc0, L_0x7f963c749010, C4<1>, C4<1>;
L_0x7f963c7492f0 .functor AND 1, L_0x7f963c748c50, L_0x7f963c749250, C4<1>, C4<1>;
L_0x7f963c7490b0 .functor AND 1, L_0x7f963c7492f0, L_0x7f963c749440, C4<1>, C4<1>;
L_0x7f963c749710 .functor OR 1, L_0x7f963c7490b0, L_0x7f963c7491a0, C4<0>, C4<0>;
L_0x7f963c7494e0 .functor OR 1, L_0x7f963c749710, L_0x7f963c749870, C4<0>, C4<0>;
L_0x7f963c749b10 .functor OR 1, L_0x7f963c7494e0, L_0x7f963c7495d0, C4<0>, C4<0>;
L_0x7f963c749d20 .functor OR 1, L_0x7f963c749910, L_0x7f963c749a30, C4<0>, C4<0>;
L_0x7f963c749e30 .functor AND 1, L_0x7f963c749c80, L_0x7f963c749d20, C4<1>, C4<1>;
L_0x7f963c74a200 .functor OR 1, L_0x7f963c749b10, L_0x7f963c749e30, C4<0>, C4<0>;
L_0x7f963c74a6d0 .functor AND 1, L_0x7f963c749ff0, L_0x7f963c745b10, C4<1>, C4<1>;
L_0x7f963c74a8c0 .functor AND 1, L_0x7f963c74a6d0, L_0x7f963c74a820, C4<1>, C4<1>;
L_0x7f963c74ab90 .functor OR 1, L_0x7f963c746a30, L_0x7f963c74aab0, C4<0>, C4<0>;
L_0x7f963c747a90 .functor OR 1, L_0x7f963c74ab90, L_0x7f963c74a780, C4<0>, C4<0>;
L_0x7f963c74ae30 .functor OR 1, L_0x7f963c747a90, L_0x7f963c74ad50, C4<0>, C4<0>;
L_0x7f963c74b230 .functor OR 1, L_0x7f963c74ae30, L_0x7f963c74af20, C4<0>, C4<0>;
L_0x7f963c74b400 .functor OR 1, L_0x7f963c74b230, L_0x7f963c74b320, C4<0>, C4<0>;
L_0x7f963c74b530 .functor OR 1, L_0x7f963c74b400, L_0x7f963c74b470, C4<0>, C4<0>;
L_0x7f963c74b700 .functor OR 1, L_0x7f963c74b530, L_0x7f963c74b620, C4<0>, C4<0>;
L_0x7f963c74b910 .functor OR 1, L_0x7f963c74b700, L_0x7f963c74b800, C4<0>, C4<0>;
L_0x7f963c74bb00 .functor OR 1, L_0x7f963c74b910, L_0x7f963c74ba00, C4<0>, C4<0>;
L_0x7f963c74bd30 .functor OR 1, L_0x7f963c74bb00, L_0x7f963c74bc10, C4<0>, C4<0>;
L_0x7f963c74bf20 .functor OR 1, L_0x7f963c74bd30, L_0x7f963c74be40, C4<0>, C4<0>;
L_0x7f963c74c100 .functor OR 1, L_0x7f963c74bf20, L_0x7f963c74c020, C4<0>, C4<0>;
v0x7f963c73c5b0_2 .array/port v0x7f963c73c5b0, 2;
L_0x7f963c74d020 .functor BUFZ 32, v0x7f963c73c5b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f963c7341a0_0 .var "ALU_code", 3 0;
v0x7f963c734270_0 .net "HI", 31 0, L_0x7f963c74d3e0;  1 drivers
v0x7f963c734300_0 .var/s "HI_reg", 31 0;
v0x7f963c734390_0 .net "I_type", 0 0, L_0x7f963c747070;  1 drivers
v0x7f963c734420_0 .net "J_type", 0 0, L_0x7f963c746b50;  1 drivers
v0x7f963c734500_0 .net "LO", 31 0, L_0x7f963c74d340;  1 drivers
v0x7f963c7345a0_0 .var/s "LO_reg", 31 0;
v0x7f963c734640_0 .net "MSB", 0 0, L_0x7f963c74cf00;  1 drivers
v0x7f963c7346e0_0 .net "OP", 5 0, L_0x7f963c7455e0;  1 drivers
v0x7f963c734820_0 .net "OP_tail", 2 0, L_0x7f963c745cf0;  1 drivers
v0x7f963c7348b0_0 .var "PC_next", 31 0;
v0x7f963c734940_0 .net "PC_upper", 3 0, L_0x7f963c746040;  1 drivers
v0x7f963c7349e0_0 .net "R_type", 0 0, L_0x7f963c746510;  1 drivers
v0x7f963c734a80_0 .net *"_ivl_1", 7 0, L_0x7f963c745110;  1 drivers
L_0x7f963c673a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c734b30_0 .net *"_ivl_101", 0 0, L_0x7f963c673a70;  1 drivers
L_0x7f963c673ab8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c734be0_0 .net/2u *"_ivl_102", 5 0, L_0x7f963c673ab8;  1 drivers
v0x7f963c734c90_0 .net *"_ivl_104", 0 0, L_0x7f963c7476d0;  1 drivers
v0x7f963c734e30_0 .net *"_ivl_107", 4 0, L_0x7f963c7475c0;  1 drivers
v0x7f963c734ee0_0 .net *"_ivl_108", 5 0, L_0x7f963c747890;  1 drivers
L_0x7f963c673b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c734f90_0 .net *"_ivl_111", 0 0, L_0x7f963c673b00;  1 drivers
L_0x7f963c673b48 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7f963c735040_0 .net/2u *"_ivl_112", 5 0, L_0x7f963c673b48;  1 drivers
v0x7f963c7350f0_0 .net *"_ivl_114", 0 0, L_0x7f963c7477b0;  1 drivers
L_0x7f963c673b90 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f963c735190_0 .net/2u *"_ivl_116", 5 0, L_0x7f963c673b90;  1 drivers
v0x7f963c735240_0 .net *"_ivl_118", 0 0, L_0x7f963c747ba0;  1 drivers
L_0x7f963c673bd8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7f963c7352e0_0 .net/2u *"_ivl_120", 5 0, L_0x7f963c673bd8;  1 drivers
v0x7f963c735390_0 .net *"_ivl_122", 0 0, L_0x7f963c747970;  1 drivers
v0x7f963c735430_0 .net *"_ivl_125", 0 0, L_0x7f963c747dc0;  1 drivers
v0x7f963c7354d0_0 .net *"_ivl_127", 0 0, L_0x7f963c747e70;  1 drivers
L_0x7f963c673c20 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f963c735570_0 .net/2u *"_ivl_128", 5 0, L_0x7f963c673c20;  1 drivers
v0x7f963c735620_0 .net *"_ivl_130", 0 0, L_0x7f963c747f80;  1 drivers
v0x7f963c7356c0_0 .net *"_ivl_133", 0 0, L_0x7f963c747c80;  1 drivers
L_0x7f963c673c68 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x7f963c735760_0 .net/2u *"_ivl_134", 5 0, L_0x7f963c673c68;  1 drivers
v0x7f963c735810_0 .net *"_ivl_137", 4 0, L_0x7f963c7481b0;  1 drivers
v0x7f963c734d40_0 .net *"_ivl_138", 5 0, L_0x7f963c748250;  1 drivers
L_0x7f963c673cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c735aa0_0 .net *"_ivl_141", 0 0, L_0x7f963c673cb0;  1 drivers
v0x7f963c735b30_0 .net *"_ivl_142", 5 0, L_0x7f963c7480a0;  1 drivers
L_0x7f963c673cf8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c735bd0_0 .net/2u *"_ivl_146", 5 0, L_0x7f963c673cf8;  1 drivers
v0x7f963c735c80_0 .net *"_ivl_148", 0 0, L_0x7f963c748410;  1 drivers
v0x7f963c735d20_0 .net *"_ivl_15", 2 0, L_0x7f963c7457e0;  1 drivers
L_0x7f963c673d40 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7f963c735dd0_0 .net/2u *"_ivl_150", 5 0, L_0x7f963c673d40;  1 drivers
v0x7f963c735e80_0 .net *"_ivl_152", 0 0, L_0x7f963c748780;  1 drivers
v0x7f963c735f20_0 .net *"_ivl_155", 0 0, L_0x7f963c7485d0;  1 drivers
L_0x7f963c673d88 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x7f963c735fc0_0 .net/2u *"_ivl_156", 5 0, L_0x7f963c673d88;  1 drivers
v0x7f963c736070_0 .net *"_ivl_158", 0 0, L_0x7f963c7489e0;  1 drivers
L_0x7f963c673680 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f963c736110_0 .net/2u *"_ivl_16", 2 0, L_0x7f963c673680;  1 drivers
v0x7f963c7361c0_0 .net *"_ivl_161", 0 0, L_0x7f963c748a80;  1 drivers
L_0x7f963c673dd0 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x7f963c736260_0 .net/2u *"_ivl_162", 5 0, L_0x7f963c673dd0;  1 drivers
v0x7f963c736310_0 .net *"_ivl_164", 0 0, L_0x7f963c748b70;  1 drivers
v0x7f963c7363b0_0 .net *"_ivl_167", 0 0, L_0x7f963c748860;  1 drivers
L_0x7f963c673e18 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f963c736450_0 .net/2u *"_ivl_168", 5 0, L_0x7f963c673e18;  1 drivers
v0x7f963c736500_0 .net *"_ivl_170", 0 0, L_0x7f963c748de0;  1 drivers
v0x7f963c7365a0_0 .net *"_ivl_173", 0 0, L_0x7f963c745fc0;  1 drivers
L_0x7f963c673e60 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x7f963c736640_0 .net/2u *"_ivl_174", 5 0, L_0x7f963c673e60;  1 drivers
v0x7f963c7366f0_0 .net *"_ivl_176", 0 0, L_0x7f963c749010;  1 drivers
v0x7f963c736790_0 .net *"_ivl_179", 0 0, L_0x7f963c748c50;  1 drivers
v0x7f963c736830_0 .net *"_ivl_18", 0 0, L_0x7f963c7458c0;  1 drivers
L_0x7f963c673ea8 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7f963c7368d0_0 .net/2u *"_ivl_180", 5 0, L_0x7f963c673ea8;  1 drivers
v0x7f963c736980_0 .net *"_ivl_182", 0 0, L_0x7f963c749250;  1 drivers
v0x7f963c736a20_0 .net *"_ivl_185", 0 0, L_0x7f963c7492f0;  1 drivers
L_0x7f963c673ef0 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x7f963c736ac0_0 .net/2u *"_ivl_186", 5 0, L_0x7f963c673ef0;  1 drivers
v0x7f963c736b70_0 .net *"_ivl_188", 0 0, L_0x7f963c749440;  1 drivers
v0x7f963c736c10_0 .net *"_ivl_191", 0 0, L_0x7f963c7490b0;  1 drivers
L_0x7f963c673f38 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f963c736cb0_0 .net/2u *"_ivl_192", 2 0, L_0x7f963c673f38;  1 drivers
v0x7f963c736d60_0 .net *"_ivl_194", 0 0, L_0x7f963c7491a0;  1 drivers
v0x7f963c736e00_0 .net *"_ivl_197", 0 0, L_0x7f963c749710;  1 drivers
L_0x7f963c673f80 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f963c7358b0_0 .net/2u *"_ivl_198", 2 0, L_0x7f963c673f80;  1 drivers
L_0x7f963c6736c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f963c735960_0 .net/2s *"_ivl_20", 1 0, L_0x7f963c6736c8;  1 drivers
v0x7f963c735a10_0 .net *"_ivl_200", 0 0, L_0x7f963c749870;  1 drivers
v0x7f963c736ea0_0 .net *"_ivl_203", 0 0, L_0x7f963c7494e0;  1 drivers
L_0x7f963c673fc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f963c736f40_0 .net/2u *"_ivl_204", 5 0, L_0x7f963c673fc8;  1 drivers
v0x7f963c736ff0_0 .net *"_ivl_206", 0 0, L_0x7f963c7495d0;  1 drivers
v0x7f963c737090_0 .net *"_ivl_209", 0 0, L_0x7f963c749b10;  1 drivers
L_0x7f963c674010 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7f963c737130_0 .net/2u *"_ivl_210", 5 0, L_0x7f963c674010;  1 drivers
v0x7f963c7371e0_0 .net *"_ivl_212", 0 0, L_0x7f963c749c80;  1 drivers
L_0x7f963c674058 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f963c737280_0 .net/2u *"_ivl_214", 5 0, L_0x7f963c674058;  1 drivers
v0x7f963c737330_0 .net *"_ivl_216", 0 0, L_0x7f963c749910;  1 drivers
L_0x7f963c6740a0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7f963c7373d0_0 .net/2u *"_ivl_218", 5 0, L_0x7f963c6740a0;  1 drivers
L_0x7f963c673710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f963c737480_0 .net/2s *"_ivl_22", 1 0, L_0x7f963c673710;  1 drivers
v0x7f963c737530_0 .net *"_ivl_220", 0 0, L_0x7f963c749a30;  1 drivers
v0x7f963c7375d0_0 .net *"_ivl_223", 0 0, L_0x7f963c749d20;  1 drivers
v0x7f963c737670_0 .net *"_ivl_225", 0 0, L_0x7f963c749e30;  1 drivers
v0x7f963c737710_0 .net *"_ivl_227", 0 0, L_0x7f963c74a200;  1 drivers
L_0x7f963c6740e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f963c7377b0_0 .net/2s *"_ivl_228", 1 0, L_0x7f963c6740e8;  1 drivers
L_0x7f963c674130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f963c737860_0 .net/2s *"_ivl_230", 1 0, L_0x7f963c674130;  1 drivers
v0x7f963c737910_0 .net *"_ivl_232", 1 0, L_0x7f963c74a270;  1 drivers
L_0x7f963c674178 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c7379c0_0 .net/2u *"_ivl_238", 5 0, L_0x7f963c674178;  1 drivers
v0x7f963c737a70_0 .net *"_ivl_24", 1 0, L_0x7f963c745a30;  1 drivers
v0x7f963c737b20_0 .net *"_ivl_240", 0 0, L_0x7f963c749ff0;  1 drivers
v0x7f963c737bc0_0 .net *"_ivl_243", 0 0, L_0x7f963c74a6d0;  1 drivers
v0x7f963c737c60_0 .net *"_ivl_245", 0 0, L_0x7f963c74a820;  1 drivers
v0x7f963c737d00_0 .net *"_ivl_247", 0 0, L_0x7f963c74a8c0;  1 drivers
L_0x7f963c6741c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c737da0_0 .net/2u *"_ivl_248", 26 0, L_0x7f963c6741c0;  1 drivers
v0x7f963c737e50_0 .net *"_ivl_250", 31 0, L_0x7f963c74a970;  1 drivers
v0x7f963c737f00_0 .net *"_ivl_252", 31 0, L_0x7f963c74a4d0;  1 drivers
v0x7f963c737fb0_0 .net *"_ivl_254", 6 0, L_0x7f963c74a570;  1 drivers
L_0x7f963c674208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c738060_0 .net *"_ivl_257", 0 0, L_0x7f963c674208;  1 drivers
L_0x7f963c674250 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c738110_0 .net/2u *"_ivl_260", 5 0, L_0x7f963c674250;  1 drivers
v0x7f963c7381c0_0 .net *"_ivl_262", 0 0, L_0x7f963c746a30;  1 drivers
L_0x7f963c674298 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7f963c738260_0 .net/2u *"_ivl_264", 5 0, L_0x7f963c674298;  1 drivers
v0x7f963c738310_0 .net *"_ivl_266", 0 0, L_0x7f963c74aab0;  1 drivers
v0x7f963c7383b0_0 .net *"_ivl_269", 0 0, L_0x7f963c74ab90;  1 drivers
L_0x7f963c6742e0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7f963c738450_0 .net/2u *"_ivl_270", 5 0, L_0x7f963c6742e0;  1 drivers
v0x7f963c738500_0 .net *"_ivl_272", 0 0, L_0x7f963c74a780;  1 drivers
v0x7f963c7385a0_0 .net *"_ivl_275", 0 0, L_0x7f963c747a90;  1 drivers
L_0x7f963c674328 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7f963c738640_0 .net/2u *"_ivl_276", 5 0, L_0x7f963c674328;  1 drivers
v0x7f963c7386f0_0 .net *"_ivl_278", 0 0, L_0x7f963c74ad50;  1 drivers
v0x7f963c738790_0 .net *"_ivl_281", 0 0, L_0x7f963c74ae30;  1 drivers
L_0x7f963c674370 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7f963c738830_0 .net/2u *"_ivl_282", 5 0, L_0x7f963c674370;  1 drivers
v0x7f963c7388e0_0 .net *"_ivl_284", 0 0, L_0x7f963c74af20;  1 drivers
v0x7f963c738980_0 .net *"_ivl_287", 0 0, L_0x7f963c74b230;  1 drivers
L_0x7f963c6743b8 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x7f963c738a20_0 .net/2u *"_ivl_288", 5 0, L_0x7f963c6743b8;  1 drivers
v0x7f963c738ad0_0 .net *"_ivl_290", 0 0, L_0x7f963c74b320;  1 drivers
v0x7f963c738b70_0 .net *"_ivl_293", 0 0, L_0x7f963c74b400;  1 drivers
L_0x7f963c674400 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f963c738c10_0 .net/2u *"_ivl_294", 5 0, L_0x7f963c674400;  1 drivers
v0x7f963c738cc0_0 .net *"_ivl_296", 0 0, L_0x7f963c74b470;  1 drivers
v0x7f963c738d60_0 .net *"_ivl_299", 0 0, L_0x7f963c74b530;  1 drivers
v0x7f963c738e00_0 .net *"_ivl_3", 7 0, L_0x7f963c745230;  1 drivers
L_0x7f963c674448 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f963c738eb0_0 .net/2u *"_ivl_300", 5 0, L_0x7f963c674448;  1 drivers
v0x7f963c738f60_0 .net *"_ivl_302", 0 0, L_0x7f963c74b620;  1 drivers
v0x7f963c739000_0 .net *"_ivl_305", 0 0, L_0x7f963c74b700;  1 drivers
L_0x7f963c674490 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7f963c7390a0_0 .net/2u *"_ivl_306", 5 0, L_0x7f963c674490;  1 drivers
v0x7f963c739150_0 .net *"_ivl_308", 0 0, L_0x7f963c74b800;  1 drivers
v0x7f963c7391f0_0 .net *"_ivl_311", 0 0, L_0x7f963c74b910;  1 drivers
L_0x7f963c6744d8 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7f963c739290_0 .net/2u *"_ivl_312", 5 0, L_0x7f963c6744d8;  1 drivers
v0x7f963c739340_0 .net *"_ivl_314", 0 0, L_0x7f963c74ba00;  1 drivers
v0x7f963c7393e0_0 .net *"_ivl_317", 0 0, L_0x7f963c74bb00;  1 drivers
L_0x7f963c674520 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7f963c739480_0 .net/2u *"_ivl_318", 5 0, L_0x7f963c674520;  1 drivers
v0x7f963c739530_0 .net *"_ivl_320", 0 0, L_0x7f963c74bc10;  1 drivers
v0x7f963c7395d0_0 .net *"_ivl_323", 0 0, L_0x7f963c74bd30;  1 drivers
L_0x7f963c674568 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7f963c739670_0 .net/2u *"_ivl_324", 5 0, L_0x7f963c674568;  1 drivers
v0x7f963c739720_0 .net *"_ivl_326", 0 0, L_0x7f963c74be40;  1 drivers
v0x7f963c7397c0_0 .net *"_ivl_329", 0 0, L_0x7f963c74bf20;  1 drivers
L_0x7f963c6745b0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7f963c739860_0 .net/2u *"_ivl_330", 5 0, L_0x7f963c6745b0;  1 drivers
v0x7f963c739910_0 .net *"_ivl_332", 0 0, L_0x7f963c74c020;  1 drivers
v0x7f963c7399b0_0 .net *"_ivl_335", 0 0, L_0x7f963c74c100;  1 drivers
v0x7f963c739a50_0 .net *"_ivl_336", 31 0, L_0x7f963c74c210;  1 drivers
v0x7f963c739b00_0 .net *"_ivl_338", 6 0, L_0x7f963c74c2d0;  1 drivers
L_0x7f963c673758 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f963c739bb0_0 .net/2u *"_ivl_34", 31 0, L_0x7f963c673758;  1 drivers
L_0x7f963c6745f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c739c60_0 .net *"_ivl_341", 0 0, L_0x7f963c6745f8;  1 drivers
v0x7f963c739d10_0 .net *"_ivl_343", 0 0, L_0x7f963c74c570;  1 drivers
v0x7f963c739dc0_0 .net *"_ivl_344", 15 0, L_0x7f963c74c610;  1 drivers
v0x7f963c739e70_0 .net *"_ivl_346", 31 0, L_0x7f963c74cb20;  1 drivers
v0x7f963c739f20_0 .net/s *"_ivl_355", 17 0, L_0x7f963c74c430;  1 drivers
L_0x7f963c674640 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f963c739fd0_0 .net/2s *"_ivl_357", 17 0, L_0x7f963c674640;  1 drivers
v0x7f963c73a080_0 .net *"_ivl_362", 0 0, L_0x7f963c74c8e0;  1 drivers
v0x7f963c73a130_0 .net *"_ivl_363", 14 0, L_0x7f963c74c9c0;  1 drivers
L_0x7f963c674688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c73a1e0_0 .net/2u *"_ivl_367", 0 0, L_0x7f963c674688;  1 drivers
L_0x7f963c6737a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c73a290_0 .net/2u *"_ivl_44", 5 0, L_0x7f963c6737a0;  1 drivers
v0x7f963c73a340_0 .net *"_ivl_46", 0 0, L_0x7f963c7462b0;  1 drivers
L_0x7f963c6737e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f963c73a3e0_0 .net/2s *"_ivl_48", 1 0, L_0x7f963c6737e8;  1 drivers
v0x7f963c73a490_0 .net *"_ivl_5", 7 0, L_0x7f963c7452d0;  1 drivers
L_0x7f963c673830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f963c73a540_0 .net/2s *"_ivl_50", 1 0, L_0x7f963c673830;  1 drivers
v0x7f963c73a5f0_0 .net *"_ivl_52", 1 0, L_0x7f963c746470;  1 drivers
L_0x7f963c673878 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f963c73a6a0_0 .net/2u *"_ivl_56", 5 0, L_0x7f963c673878;  1 drivers
v0x7f963c73a750_0 .net *"_ivl_58", 0 0, L_0x7f963c7463d0;  1 drivers
L_0x7f963c6738c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7f963c73a7f0_0 .net/2u *"_ivl_60", 5 0, L_0x7f963c6738c0;  1 drivers
v0x7f963c73a8a0_0 .net *"_ivl_62", 0 0, L_0x7f963c7466a0;  1 drivers
v0x7f963c73a940_0 .net *"_ivl_65", 0 0, L_0x7f963c746840;  1 drivers
L_0x7f963c673908 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f963c73a9e0_0 .net/2s *"_ivl_66", 1 0, L_0x7f963c673908;  1 drivers
L_0x7f963c673950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f963c73aa90_0 .net/2s *"_ivl_68", 1 0, L_0x7f963c673950;  1 drivers
v0x7f963c73ab40_0 .net *"_ivl_7", 7 0, L_0x7f963c745370;  1 drivers
v0x7f963c73abf0_0 .net *"_ivl_70", 1 0, L_0x7f963c744170;  1 drivers
v0x7f963c73aca0_0 .net *"_ivl_75", 0 0, L_0x7f963c746d00;  1 drivers
v0x7f963c73ad40_0 .net *"_ivl_77", 0 0, L_0x7f963c746da0;  1 drivers
v0x7f963c73ade0_0 .net *"_ivl_79", 0 0, L_0x7f963c746f20;  1 drivers
L_0x7f963c673998 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f963c73ae80_0 .net/2s *"_ivl_80", 1 0, L_0x7f963c673998;  1 drivers
L_0x7f963c6739e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f963c73af30_0 .net/2s *"_ivl_82", 1 0, L_0x7f963c6739e0;  1 drivers
v0x7f963c73afe0_0 .net *"_ivl_84", 1 0, L_0x7f963c746f90;  1 drivers
v0x7f963c73b090_0 .net *"_ivl_91", 4 0, L_0x7f963c746e40;  1 drivers
L_0x7f963c673a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c73b140_0 .net *"_ivl_95", 0 0, L_0x7f963c673a28;  1 drivers
v0x7f963c73b1f0_0 .net *"_ivl_97", 4 0, L_0x7f963c747190;  1 drivers
v0x7f963c73b2a0_0 .var "active", 0 0;
v0x7f963c73b340_0 .net "astart", 15 0, L_0x7f963c747240;  1 drivers
v0x7f963c73b400_0 .var "branch_to", 32 0;
v0x7f963c73b490_0 .net "clk", 0 0, v0x7f963c741410_0;  1 drivers
v0x7f963c73b520_0 .net "clock_enable", 0 0, v0x7f963c7414e0_0;  1 drivers
v0x7f963c73b5b0_0 .net "data", 31 0, L_0x7f963c74efc0;  1 drivers
v0x7f963c73b640_0 .net "data_address", 31 0, L_0x7f963c74e2a0;  alias, 1 drivers
v0x7f963c73b6d0_0 .var "data_read", 0 0;
v0x7f963c73b760_0 .net "data_readdata", 31 0, L_0x7f963c744900;  alias, 1 drivers
v0x7f963c73b820_0 .var "data_write", 0 0;
v0x7f963c73b8b0_0 .var "data_writedata", 31 0;
v0x7f963c73b960_0 .var "destination", 31 0;
v0x7f963c73ba10_0 .net "funct", 5 0, L_0x7f963c745700;  1 drivers
v0x7f963c73bac0_0 .net "funct_tail", 1 0, L_0x7f963c745c50;  1 drivers
v0x7f963c73bb70_0 .net "instr", 31 0, L_0x7f963c745410;  1 drivers
v0x7f963c73bc20_0 .var "instr_address", 31 0;
v0x7f963c73bcd0_0 .net "instr_address_next", 31 0, L_0x7f963c745f20;  1 drivers
v0x7f963c73bd80_0 .net "instr_readdata", 31 0, L_0x7f963c742b70;  alias, 1 drivers
v0x7f963c73be30_0 .var "jump", 0 0;
v0x7f963c73bed0_0 .var "jump_now", 0 0;
v0x7f963c73bf70_0 .var "jump_to", 31 0;
v0x7f963c73c020_0 .var "next_active", 0 0;
v0x7f963c73c0c0_0 .net "offset", 17 0, L_0x7f963c74c800;  1 drivers
v0x7f963c73c170_0 .net "op_1", 31 0, L_0x7f963c7468d0;  1 drivers
v0x7f963c73c250_0 .net "op_2", 31 0, L_0x7f963c74ce20;  1 drivers
v0x7f963c73c330_0 .net "out", 31 0, v0x7f963c732640_0;  1 drivers
v0x7f963c73c3c0_0 .net "reg_addr1", 5 0, L_0x7f963c747420;  1 drivers
v0x7f963c73c450_0 .net "reg_addr2", 5 0, L_0x7f963c747320;  1 drivers
v0x7f963c73c500_0 .net "reg_addrw", 5 0, L_0x7f963c748530;  1 drivers
v0x7f963c73c5b0 .array "reg_file", 0 31, 31 0;
v0x7f963c73c950_0 .var "reg_write", 31 0;
v0x7f963c73ca00_0 .net "register_v0", 31 0, L_0x7f963c74d020;  alias, 1 drivers
v0x7f963c73cab0_0 .net "reset", 0 0, v0x7f963c741bb0_0;  1 drivers
v0x7f963c73cb50_0 .var "reset_prev", 0 0;
v0x7f963c73cbf0_0 .net "shamt", 4 0, L_0x7f963c749f50;  1 drivers
v0x7f963c73cca0_0 .net "shift", 0 0, L_0x7f963c745b10;  1 drivers
v0x7f963c73cd40_0 .net "shift_op2", 0 0, L_0x7f963c746210;  1 drivers
v0x7f963c73cde0_0 .net "sign_ext_address", 32 0, L_0x7f963c74d1a0;  1 drivers
v0x7f963c73ce90_0 .net "sign_ext_offset", 32 0, L_0x7f963c74d580;  1 drivers
v0x7f963c73cf40_0 .var "stall", 0 0;
v0x7f963c73cff0_0 .var "stall_prev", 0 0;
v0x7f963c73d080_0 .net "subtype", 2 0, L_0x7f963c745e00;  1 drivers
v0x7f963c73d130_0 .net "target", 25 0, L_0x7f963c7460e0;  1 drivers
v0x7f963c73d1e0_0 .net "write_enable", 0 0, L_0x7f963c74a3f0;  1 drivers
E_0x7f963c7215a0 .event posedge, v0x7f963c733530_0;
E_0x7f963c722100 .event edge, v0x7f963c73cab0_0, v0x7f963c73bc20_0, v0x7f963c73b2a0_0;
E_0x7f963c71c730/0 .event edge, v0x7f963c73cab0_0, v0x7f963c734020_0, v0x7f963c73bc20_0, v0x7f963c73bed0_0;
E_0x7f963c71c730/1 .event edge, v0x7f963c732b80_0, v0x7f963c73ba10_0, v0x7f963c7324a0_0, v0x7f963c734940_0;
E_0x7f963c71c730/2 .event edge, v0x7f963c73d130_0, v0x7f963c73cde0_0, v0x7f963c73ce90_0, v0x7f963c7349e0_0;
E_0x7f963c71c730/3 .event edge, v0x7f963c734420_0, v0x7f963c73c450_0, v0x7f963c734640_0, v0x7f963c732590_0;
E_0x7f963c71c730 .event/or E_0x7f963c71c730/0, E_0x7f963c71c730/1, E_0x7f963c71c730/2, E_0x7f963c71c730/3;
E_0x7f963c7089e0/0 .event edge, v0x7f963c732b80_0, v0x7f963c73bc20_0, v0x7f963c73c450_0, v0x7f963c73bcd0_0;
E_0x7f963c7089e0/1 .event edge, v0x7f963c7330b0_0, v0x7f963c73ba10_0, v0x7f963c734300_0, v0x7f963c7345a0_0;
E_0x7f963c7089e0/2 .event edge, v0x7f963c732640_0, v0x7f963c73d080_0, v0x7f963c7335d0_0;
E_0x7f963c7089e0 .event/or E_0x7f963c7089e0/0, E_0x7f963c7089e0/1, E_0x7f963c7089e0/2;
E_0x7f963c708730 .event negedge, v0x7f963c733530_0;
E_0x7f963c7228e0 .event edge, v0x7f963c732b80_0, v0x7f963c73cff0_0, v0x7f963c73cab0_0;
E_0x7f963c710730/0 .event edge, v0x7f963c732b80_0, v0x7f963c73cca0_0, v0x7f963c73bac0_0, v0x7f963c73ba10_0;
E_0x7f963c710730/1 .event edge, v0x7f963c734820_0;
E_0x7f963c710730 .event/or E_0x7f963c710730/0, E_0x7f963c710730/1;
L_0x7f963c745110 .part L_0x7f963c742b70, 0, 8;
L_0x7f963c745230 .part L_0x7f963c742b70, 8, 8;
L_0x7f963c7452d0 .part L_0x7f963c742b70, 16, 8;
L_0x7f963c745370 .part L_0x7f963c742b70, 24, 8;
L_0x7f963c745410 .concat [ 8 8 8 8], L_0x7f963c745370, L_0x7f963c7452d0, L_0x7f963c745230, L_0x7f963c745110;
L_0x7f963c7455e0 .part L_0x7f963c745410, 26, 6;
L_0x7f963c745700 .part L_0x7f963c745410, 0, 6;
L_0x7f963c7457e0 .part L_0x7f963c745700, 3, 3;
L_0x7f963c7458c0 .cmp/eq 3, L_0x7f963c7457e0, L_0x7f963c673680;
L_0x7f963c745a30 .functor MUXZ 2, L_0x7f963c673710, L_0x7f963c6736c8, L_0x7f963c7458c0, C4<>;
L_0x7f963c745b10 .part L_0x7f963c745a30, 0, 1;
L_0x7f963c745c50 .part L_0x7f963c745700, 0, 2;
L_0x7f963c745cf0 .part L_0x7f963c7455e0, 0, 3;
L_0x7f963c745e00 .part L_0x7f963c745410, 29, 3;
L_0x7f963c745f20 .arith/sum 32, v0x7f963c73bc20_0, L_0x7f963c673758;
L_0x7f963c746040 .part L_0x7f963c745f20, 28, 4;
L_0x7f963c7460e0 .part L_0x7f963c745410, 0, 26;
L_0x7f963c746210 .part L_0x7f963c745700, 2, 1;
L_0x7f963c7462b0 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c6737a0;
L_0x7f963c746470 .functor MUXZ 2, L_0x7f963c673830, L_0x7f963c6737e8, L_0x7f963c7462b0, C4<>;
L_0x7f963c746510 .part L_0x7f963c746470, 0, 1;
L_0x7f963c7463d0 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c673878;
L_0x7f963c7466a0 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c6738c0;
L_0x7f963c744170 .functor MUXZ 2, L_0x7f963c673950, L_0x7f963c673908, L_0x7f963c746840, C4<>;
L_0x7f963c746b50 .part L_0x7f963c744170, 0, 1;
L_0x7f963c746d00 .reduce/nor L_0x7f963c746b50;
L_0x7f963c746da0 .reduce/nor L_0x7f963c746510;
L_0x7f963c746f90 .functor MUXZ 2, L_0x7f963c6739e0, L_0x7f963c673998, L_0x7f963c746f20, C4<>;
L_0x7f963c747070 .part L_0x7f963c746f90, 0, 1;
L_0x7f963c747240 .part L_0x7f963c745410, 0, 16;
L_0x7f963c746e40 .part L_0x7f963c745410, 21, 5;
L_0x7f963c747420 .concat [ 5 1 0 0], L_0x7f963c746e40, L_0x7f963c673a28;
L_0x7f963c747190 .part L_0x7f963c745410, 16, 5;
L_0x7f963c747320 .concat [ 5 1 0 0], L_0x7f963c747190, L_0x7f963c673a70;
L_0x7f963c7476d0 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c673ab8;
L_0x7f963c7475c0 .part L_0x7f963c745410, 11, 5;
L_0x7f963c747890 .concat [ 5 1 0 0], L_0x7f963c7475c0, L_0x7f963c673b00;
L_0x7f963c7477b0 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c673b48;
L_0x7f963c747ba0 .cmp/eq 6, L_0x7f963c747320, L_0x7f963c673b90;
L_0x7f963c747970 .cmp/eq 6, L_0x7f963c747320, L_0x7f963c673bd8;
L_0x7f963c747f80 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c673c20;
L_0x7f963c7481b0 .part L_0x7f963c745410, 16, 5;
L_0x7f963c748250 .concat [ 5 1 0 0], L_0x7f963c7481b0, L_0x7f963c673cb0;
L_0x7f963c7480a0 .functor MUXZ 6, L_0x7f963c748250, L_0x7f963c673c68, L_0x7f963c747c80, C4<>;
L_0x7f963c748530 .functor MUXZ 6, L_0x7f963c7480a0, L_0x7f963c747890, L_0x7f963c7476d0, C4<>;
L_0x7f963c748410 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c673cf8;
L_0x7f963c748780 .cmp/ne 6, L_0x7f963c745700, L_0x7f963c673d40;
L_0x7f963c7489e0 .cmp/ne 6, L_0x7f963c745700, L_0x7f963c673d88;
L_0x7f963c748b70 .cmp/ne 6, L_0x7f963c745700, L_0x7f963c673dd0;
L_0x7f963c748de0 .cmp/ne 6, L_0x7f963c745700, L_0x7f963c673e18;
L_0x7f963c749010 .cmp/ne 6, L_0x7f963c745700, L_0x7f963c673e60;
L_0x7f963c749250 .cmp/ne 6, L_0x7f963c745700, L_0x7f963c673ea8;
L_0x7f963c749440 .cmp/ne 6, L_0x7f963c745700, L_0x7f963c673ef0;
L_0x7f963c7491a0 .cmp/eq 3, L_0x7f963c745e00, L_0x7f963c673f38;
L_0x7f963c749870 .cmp/eq 3, L_0x7f963c745e00, L_0x7f963c673f80;
L_0x7f963c7495d0 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c673fc8;
L_0x7f963c749c80 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c674010;
L_0x7f963c749910 .cmp/eq 6, L_0x7f963c747320, L_0x7f963c674058;
L_0x7f963c749a30 .cmp/eq 6, L_0x7f963c747320, L_0x7f963c6740a0;
L_0x7f963c74a270 .functor MUXZ 2, L_0x7f963c674130, L_0x7f963c6740e8, L_0x7f963c74a200, C4<>;
L_0x7f963c74a3f0 .part L_0x7f963c74a270, 0, 1;
L_0x7f963c749f50 .part L_0x7f963c745410, 6, 5;
L_0x7f963c749ff0 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c674178;
L_0x7f963c74a820 .reduce/nor L_0x7f963c746210;
L_0x7f963c74a970 .concat [ 5 27 0 0], L_0x7f963c749f50, L_0x7f963c6741c0;
L_0x7f963c74a4d0 .array/port v0x7f963c73c5b0, L_0x7f963c74a570;
L_0x7f963c74a570 .concat [ 6 1 0 0], L_0x7f963c747420, L_0x7f963c674208;
L_0x7f963c7468d0 .functor MUXZ 32, L_0x7f963c74a4d0, L_0x7f963c74a970, L_0x7f963c74a8c0, C4<>;
L_0x7f963c746a30 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c674250;
L_0x7f963c74aab0 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c674298;
L_0x7f963c74a780 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c6742e0;
L_0x7f963c74ad50 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c674328;
L_0x7f963c74af20 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c674370;
L_0x7f963c74b320 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c6743b8;
L_0x7f963c74b470 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c674400;
L_0x7f963c74b620 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c674448;
L_0x7f963c74b800 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c674490;
L_0x7f963c74ba00 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c6744d8;
L_0x7f963c74bc10 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c674520;
L_0x7f963c74be40 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c674568;
L_0x7f963c74c020 .cmp/eq 6, L_0x7f963c7455e0, L_0x7f963c6745b0;
L_0x7f963c74c210 .array/port v0x7f963c73c5b0, L_0x7f963c74c2d0;
L_0x7f963c74c2d0 .concat [ 6 1 0 0], L_0x7f963c747320, L_0x7f963c6745f8;
L_0x7f963c74c570 .part L_0x7f963c747240, 15, 1;
LS_0x7f963c74c610_0_0 .concat [ 1 1 1 1], L_0x7f963c74c570, L_0x7f963c74c570, L_0x7f963c74c570, L_0x7f963c74c570;
LS_0x7f963c74c610_0_4 .concat [ 1 1 1 1], L_0x7f963c74c570, L_0x7f963c74c570, L_0x7f963c74c570, L_0x7f963c74c570;
LS_0x7f963c74c610_0_8 .concat [ 1 1 1 1], L_0x7f963c74c570, L_0x7f963c74c570, L_0x7f963c74c570, L_0x7f963c74c570;
LS_0x7f963c74c610_0_12 .concat [ 1 1 1 1], L_0x7f963c74c570, L_0x7f963c74c570, L_0x7f963c74c570, L_0x7f963c74c570;
L_0x7f963c74c610 .concat [ 4 4 4 4], LS_0x7f963c74c610_0_0, LS_0x7f963c74c610_0_4, LS_0x7f963c74c610_0_8, LS_0x7f963c74c610_0_12;
L_0x7f963c74cb20 .concat [ 16 16 0 0], L_0x7f963c747240, L_0x7f963c74c610;
L_0x7f963c74ce20 .functor MUXZ 32, L_0x7f963c74cb20, L_0x7f963c74c210, L_0x7f963c74c100, C4<>;
L_0x7f963c74cf00 .part L_0x7f963c7468d0, 31, 1;
L_0x7f963c74c430 .extend/s 18, L_0x7f963c747240;
L_0x7f963c74c800 .arith/mult 18, L_0x7f963c74c430, L_0x7f963c674640;
L_0x7f963c74c8e0 .part L_0x7f963c74c800, 17, 1;
LS_0x7f963c74c9c0_0_0 .concat [ 1 1 1 1], L_0x7f963c74c8e0, L_0x7f963c74c8e0, L_0x7f963c74c8e0, L_0x7f963c74c8e0;
LS_0x7f963c74c9c0_0_4 .concat [ 1 1 1 1], L_0x7f963c74c8e0, L_0x7f963c74c8e0, L_0x7f963c74c8e0, L_0x7f963c74c8e0;
LS_0x7f963c74c9c0_0_8 .concat [ 1 1 1 1], L_0x7f963c74c8e0, L_0x7f963c74c8e0, L_0x7f963c74c8e0, L_0x7f963c74c8e0;
LS_0x7f963c74c9c0_0_12 .concat [ 1 1 1 0], L_0x7f963c74c8e0, L_0x7f963c74c8e0, L_0x7f963c74c8e0;
L_0x7f963c74c9c0 .concat [ 4 4 4 3], LS_0x7f963c74c9c0_0_0, LS_0x7f963c74c9c0_0_4, LS_0x7f963c74c9c0_0_8, LS_0x7f963c74c9c0_0_12;
L_0x7f963c74d580 .concat [ 18 15 0 0], L_0x7f963c74c800, L_0x7f963c74c9c0;
L_0x7f963c74d1a0 .concat [ 32 1 0 0], v0x7f963c73bc20_0, L_0x7f963c674688;
S_0x7f963c7096e0 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 399, 4 399 0, S_0x7f963c704b60;
 .timescale 0 0;
v0x7f963c70aca0_0 .var/2s "i", 31 0;
S_0x7f963c731ee0 .scope module, "ALU" "alu" 4 413, 5 1 0, S_0x7f963c704b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x7f963c7321c0_0 .net "alu_control", 3 0, v0x7f963c7341a0_0;  1 drivers
v0x7f963c732280_0 .var "divmult_out", 63 0;
v0x7f963c732330_0 .net "high", 0 31, L_0x7f963c74d3e0;  alias, 1 drivers
v0x7f963c7323f0_0 .net "low", 0 31, L_0x7f963c74d340;  alias, 1 drivers
v0x7f963c7324a0_0 .net "op1", 31 0, L_0x7f963c7468d0;  alias, 1 drivers
v0x7f963c732590_0 .net "op2", 31 0, L_0x7f963c74ce20;  alias, 1 drivers
v0x7f963c732640_0 .var "out", 0 31;
E_0x7f963c732170 .event edge, v0x7f963c7321c0_0, v0x7f963c7324a0_0, v0x7f963c732590_0;
L_0x7f963c74d340 .part v0x7f963c732280_0, 0, 32;
L_0x7f963c74d3e0 .part v0x7f963c732280_0, 32, 32;
S_0x7f963c732780 .scope module, "ls" "loadstore" 4 416, 6 1 0, S_0x7f963c704b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x7f963d842a20 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x7f963c74efc0 .functor BUFZ 32, v0x7f963c7338c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f963c732b80_0 .net "OP", 5 0, L_0x7f963c7455e0;  alias, 1 drivers
v0x7f963c732c40_0 .net *"_ivl_1", 0 0, L_0x7f963c74db70;  1 drivers
v0x7f963c732cf0_0 .net *"_ivl_11", 29 0, L_0x7f963c74e200;  1 drivers
L_0x7f963c6746d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f963c732db0_0 .net/2u *"_ivl_12", 1 0, L_0x7f963c6746d0;  1 drivers
v0x7f963c732e60_0 .net *"_ivl_2", 15 0, L_0x7f963c74dc10;  1 drivers
v0x7f963c732f50_0 .net *"_ivl_4", 31 0, L_0x7f963c74ddc0;  1 drivers
v0x7f963c733000_0 .net "address", 31 0, L_0x7f963c74e0c0;  1 drivers
v0x7f963c7330b0_0 .net "astart", 15 0, L_0x7f963c747240;  alias, 1 drivers
v0x7f963c733160_0 .net "byte0", 7 0, L_0x7f963c74e440;  1 drivers
v0x7f963c733270_0 .net "byte1", 7 0, L_0x7f963c74e4e0;  1 drivers
v0x7f963c733320_0 .net "byte2", 7 0, L_0x7f963c74e580;  1 drivers
v0x7f963c7333d0_0 .net "byte3", 7 0, L_0x7f963c74e620;  1 drivers
v0x7f963c733480_0 .net "byte_enable", 1 0, L_0x7f963c74e160;  1 drivers
v0x7f963c733530_0 .net "clk", 0 0, v0x7f963c741410_0;  alias, 1 drivers
v0x7f963c7335d0_0 .net "data", 31 0, L_0x7f963c74efc0;  alias, 1 drivers
v0x7f963c733680_0 .net "data_address", 31 0, L_0x7f963c74e2a0;  alias, 1 drivers
v0x7f963c733730_0 .var "data_prev", 31 0;
v0x7f963c7338c0_0 .var "data_temp", 31 0;
v0x7f963c733950_0 .net "op_1", 31 0, L_0x7f963c7468d0;  alias, 1 drivers
v0x7f963c733a10_0 .net "op_2", 31 0, L_0x7f963c74ce20;  alias, 1 drivers
v0x7f963c733aa0_0 .net "op_2_b0", 7 0, L_0x7f963c74e820;  1 drivers
v0x7f963c733b30_0 .net "op_2_b1", 7 0, L_0x7f963c74e940;  1 drivers
v0x7f963c733bc0_0 .net "op_2_b2", 7 0, L_0x7f963c74ea50;  1 drivers
v0x7f963c733c50_0 .net "op_2_b3", 7 0, L_0x7f963c74eaf0;  1 drivers
v0x7f963c733cf0_0 .net "read_data", 31 0, L_0x7f963c744900;  alias, 1 drivers
v0x7f963c733da0_0 .net "sign0", 0 0, L_0x7f963c74ec10;  1 drivers
v0x7f963c733e40_0 .net "sign1", 0 0, L_0x7f963c74ecb0;  1 drivers
v0x7f963c733ee0_0 .net "sign2", 0 0, L_0x7f963c74ede0;  1 drivers
v0x7f963c733f80_0 .net "sign3", 0 0, L_0x7f963c74ee80;  1 drivers
v0x7f963c734020_0 .net "stall", 0 0, v0x7f963c73cf40_0;  1 drivers
E_0x7f963c7320b0/0 .event edge, v0x7f963c732b80_0, v0x7f963c733c50_0, v0x7f963c733bc0_0, v0x7f963c733b30_0;
E_0x7f963c7320b0/1 .event edge, v0x7f963c733aa0_0, v0x7f963c734020_0, v0x7f963c733480_0, v0x7f963c7333d0_0;
E_0x7f963c7320b0/2 .event edge, v0x7f963c733320_0, v0x7f963c733270_0, v0x7f963c733160_0, v0x7f963c733730_0;
E_0x7f963c7320b0 .event/or E_0x7f963c7320b0/0, E_0x7f963c7320b0/1, E_0x7f963c7320b0/2;
E_0x7f963c732ad0/0 .event edge, v0x7f963c732b80_0, v0x7f963c733480_0, v0x7f963c733160_0, v0x7f963c733270_0;
E_0x7f963c732ad0/1 .event edge, v0x7f963c733320_0, v0x7f963c7333d0_0, v0x7f963c733c50_0, v0x7f963c733bc0_0;
E_0x7f963c732ad0/2 .event edge, v0x7f963c733b30_0, v0x7f963c733da0_0, v0x7f963c733e40_0, v0x7f963c733ee0_0;
E_0x7f963c732ad0/3 .event edge, v0x7f963c733f80_0, v0x7f963c733aa0_0;
E_0x7f963c732ad0 .event/or E_0x7f963c732ad0/0, E_0x7f963c732ad0/1, E_0x7f963c732ad0/2, E_0x7f963c732ad0/3;
L_0x7f963c74db70 .part L_0x7f963c747240, 15, 1;
LS_0x7f963c74dc10_0_0 .concat [ 1 1 1 1], L_0x7f963c74db70, L_0x7f963c74db70, L_0x7f963c74db70, L_0x7f963c74db70;
LS_0x7f963c74dc10_0_4 .concat [ 1 1 1 1], L_0x7f963c74db70, L_0x7f963c74db70, L_0x7f963c74db70, L_0x7f963c74db70;
LS_0x7f963c74dc10_0_8 .concat [ 1 1 1 1], L_0x7f963c74db70, L_0x7f963c74db70, L_0x7f963c74db70, L_0x7f963c74db70;
LS_0x7f963c74dc10_0_12 .concat [ 1 1 1 1], L_0x7f963c74db70, L_0x7f963c74db70, L_0x7f963c74db70, L_0x7f963c74db70;
L_0x7f963c74dc10 .concat [ 4 4 4 4], LS_0x7f963c74dc10_0_0, LS_0x7f963c74dc10_0_4, LS_0x7f963c74dc10_0_8, LS_0x7f963c74dc10_0_12;
L_0x7f963c74ddc0 .concat [ 16 16 0 0], L_0x7f963c747240, L_0x7f963c74dc10;
L_0x7f963c74e0c0 .arith/sum 32, L_0x7f963c7468d0, L_0x7f963c74ddc0;
L_0x7f963c74e160 .part L_0x7f963c74e0c0, 0, 2;
L_0x7f963c74e200 .part L_0x7f963c74e0c0, 2, 30;
L_0x7f963c74e2a0 .concat [ 2 30 0 0], L_0x7f963c6746d0, L_0x7f963c74e200;
L_0x7f963c74e440 .part L_0x7f963c744900, 0, 8;
L_0x7f963c74e4e0 .part L_0x7f963c744900, 8, 8;
L_0x7f963c74e580 .part L_0x7f963c744900, 16, 8;
L_0x7f963c74e620 .part L_0x7f963c744900, 24, 8;
L_0x7f963c74e820 .part L_0x7f963c74ce20, 24, 8;
L_0x7f963c74e940 .part L_0x7f963c74ce20, 16, 8;
L_0x7f963c74ea50 .part L_0x7f963c74ce20, 8, 8;
L_0x7f963c74eaf0 .part L_0x7f963c74ce20, 0, 8;
L_0x7f963c74ec10 .part L_0x7f963c74e440, 7, 1;
L_0x7f963c74ecb0 .part L_0x7f963c74e4e0, 7, 1;
L_0x7f963c74ede0 .part L_0x7f963c74e580, 7, 1;
L_0x7f963c74ee80 .part L_0x7f963c74e620, 7, 1;
S_0x7f963c73d3a0 .scope module, "MEM" "ROM_module" 3 79, 7 1 0, S_0x7f963c70e700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x7f963c710ec0 .param/str "ROM_INIT_FILE" 0 7 11, "test/testcases/opcode_test_addiu_4_instructions.mem";
L_0x7f963c741fb0 .functor BUFZ 8, L_0x7f963c741c40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f963c7425c0 .functor BUFZ 8, L_0x7f963c742060, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f963c742b00 .functor BUFZ 8, L_0x7f963c742630, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f963c743180 .functor BUFZ 8, L_0x7f963c742cd0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f963c73d6b0 .array "ROM_RESET_V", -1077933128 -1077936128, 7 0;
v0x7f963c73d740_0 .net *"_ivl_10", 32 0, L_0x7f963c741e30;  1 drivers
v0x7f963c73d7d0_0 .net *"_ivl_13", 7 0, L_0x7f963c741fb0;  1 drivers
v0x7f963c73d860_0 .net *"_ivl_16", 7 0, L_0x7f963c742060;  1 drivers
v0x7f963c73d8f0_0 .net *"_ivl_18", 32 0, L_0x7f963c742100;  1 drivers
v0x7f963c73d9c0_0 .net *"_ivl_2", 7 0, L_0x7f963c741c40;  1 drivers
L_0x7f963c673098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c73da70_0 .net *"_ivl_21", 0 0, L_0x7f963c673098;  1 drivers
L_0x7f963c6730e0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f963c73db20_0 .net/2u *"_ivl_22", 32 0, L_0x7f963c6730e0;  1 drivers
v0x7f963c73dbd0_0 .net *"_ivl_24", 32 0, L_0x7f963c7422a0;  1 drivers
L_0x7f963c673128 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c73dce0_0 .net/2u *"_ivl_26", 32 0, L_0x7f963c673128;  1 drivers
v0x7f963c73dd90_0 .net *"_ivl_28", 32 0, L_0x7f963c742440;  1 drivers
v0x7f963c73de40_0 .net *"_ivl_31", 7 0, L_0x7f963c7425c0;  1 drivers
v0x7f963c73def0_0 .net *"_ivl_34", 7 0, L_0x7f963c742630;  1 drivers
v0x7f963c73dfa0_0 .net *"_ivl_36", 32 0, L_0x7f963c7426d0;  1 drivers
L_0x7f963c673170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c73e050_0 .net *"_ivl_39", 0 0, L_0x7f963c673170;  1 drivers
v0x7f963c73e100_0 .net *"_ivl_4", 32 0, L_0x7f963c741ce0;  1 drivers
L_0x7f963c6731b8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f963c73e1b0_0 .net/2u *"_ivl_40", 32 0, L_0x7f963c6731b8;  1 drivers
v0x7f963c73e340_0 .net *"_ivl_42", 32 0, L_0x7f963c7427c0;  1 drivers
L_0x7f963c673200 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c73e3d0_0 .net/2u *"_ivl_44", 32 0, L_0x7f963c673200;  1 drivers
v0x7f963c73e480_0 .net *"_ivl_46", 32 0, L_0x7f963c742920;  1 drivers
v0x7f963c73e530_0 .net *"_ivl_49", 7 0, L_0x7f963c742b00;  1 drivers
v0x7f963c73e5e0_0 .net *"_ivl_53", 7 0, L_0x7f963c742cd0;  1 drivers
v0x7f963c73e690_0 .net *"_ivl_55", 32 0, L_0x7f963c742de0;  1 drivers
L_0x7f963c673248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c73e740_0 .net *"_ivl_58", 0 0, L_0x7f963c673248;  1 drivers
L_0x7f963c673290 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f963c73e7f0_0 .net/2u *"_ivl_59", 32 0, L_0x7f963c673290;  1 drivers
v0x7f963c73e8a0_0 .net *"_ivl_61", 32 0, L_0x7f963c742f00;  1 drivers
L_0x7f963c6732d8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c73e950_0 .net/2u *"_ivl_63", 32 0, L_0x7f963c6732d8;  1 drivers
v0x7f963c73ea00_0 .net *"_ivl_65", 32 0, L_0x7f963c743060;  1 drivers
v0x7f963c73eab0_0 .net *"_ivl_68", 7 0, L_0x7f963c743180;  1 drivers
L_0x7f963c673008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c73eb60_0 .net *"_ivl_7", 0 0, L_0x7f963c673008;  1 drivers
L_0x7f963c673050 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c73ec10_0 .net/2u *"_ivl_8", 32 0, L_0x7f963c673050;  1 drivers
v0x7f963c73ecc0_0 .net "addr", 31 0, v0x7f963c73bc20_0;  alias, 1 drivers
v0x7f963c73ed80_0 .net "instruction", 31 0, L_0x7f963c742b70;  alias, 1 drivers
L_0x7f963c741c40 .array/port v0x7f963c73d6b0, L_0x7f963c741e30;
L_0x7f963c741ce0 .concat [ 32 1 0 0], v0x7f963c73bc20_0, L_0x7f963c673008;
L_0x7f963c741e30 .arith/sub 33, L_0x7f963c741ce0, L_0x7f963c673050;
L_0x7f963c742060 .array/port v0x7f963c73d6b0, L_0x7f963c742440;
L_0x7f963c742100 .concat [ 32 1 0 0], v0x7f963c73bc20_0, L_0x7f963c673098;
L_0x7f963c7422a0 .arith/sum 33, L_0x7f963c742100, L_0x7f963c6730e0;
L_0x7f963c742440 .arith/sub 33, L_0x7f963c7422a0, L_0x7f963c673128;
L_0x7f963c742630 .array/port v0x7f963c73d6b0, L_0x7f963c742920;
L_0x7f963c7426d0 .concat [ 32 1 0 0], v0x7f963c73bc20_0, L_0x7f963c673170;
L_0x7f963c7427c0 .arith/sum 33, L_0x7f963c7426d0, L_0x7f963c6731b8;
L_0x7f963c742920 .arith/sub 33, L_0x7f963c7427c0, L_0x7f963c673200;
L_0x7f963c742b70 .concat8 [ 8 8 8 8], L_0x7f963c741fb0, L_0x7f963c7425c0, L_0x7f963c742b00, L_0x7f963c743180;
L_0x7f963c742cd0 .array/port v0x7f963c73d6b0, L_0x7f963c743060;
L_0x7f963c742de0 .concat [ 32 1 0 0], v0x7f963c73bc20_0, L_0x7f963c673248;
L_0x7f963c742f00 .arith/sum 33, L_0x7f963c742de0, L_0x7f963c673290;
L_0x7f963c743060 .arith/sub 33, L_0x7f963c742f00, L_0x7f963c6732d8;
S_0x7f963c73f010 .scope module, "ramx" "RAM_module" 3 85, 8 1 0, S_0x7f963c70e700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
L_0x7f963c7435d0 .functor AND 1, v0x7f963c73b6d0_0, L_0x7f963c743530, C4<1>, C4<1>;
L_0x7f963c743cf0 .functor AND 1, v0x7f963c73b6d0_0, L_0x7f963c743bd0, C4<1>, C4<1>;
L_0x7f963c744100 .functor AND 1, v0x7f963c73b6d0_0, L_0x7f963c744310, C4<1>, C4<1>;
L_0x7f963c744bb0 .functor AND 1, v0x7f963c73b6d0_0, L_0x7f963c744a60, C4<1>, C4<1>;
v0x7f963c73f1f0 .array "RAM", 1000 0, 7 0;
v0x7f963c73f280_0 .net *"_ivl_11", 0 0, L_0x7f963c743530;  1 drivers
v0x7f963c73f310_0 .net *"_ivl_13", 0 0, L_0x7f963c7435d0;  1 drivers
v0x7f963c73f3c0_0 .net *"_ivl_14", 7 0, L_0x7f963c743680;  1 drivers
v0x7f963c73f470_0 .net *"_ivl_16", 32 0, L_0x7f963c743720;  1 drivers
L_0x7f963c673320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c73f560_0 .net *"_ivl_19", 0 0, L_0x7f963c673320;  1 drivers
L_0x7f963c673368 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c73f610_0 .net/2u *"_ivl_20", 32 0, L_0x7f963c673368;  1 drivers
v0x7f963c73f6c0_0 .net *"_ivl_22", 32 0, L_0x7f963c7438e0;  1 drivers
L_0x7f963c6733b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c73f770_0 .net/2u *"_ivl_24", 7 0, L_0x7f963c6733b0;  1 drivers
v0x7f963c73f880_0 .net *"_ivl_26", 7 0, L_0x7f963c743a60;  1 drivers
v0x7f963c73f930_0 .net *"_ivl_31", 0 0, L_0x7f963c743bd0;  1 drivers
v0x7f963c73f9d0_0 .net *"_ivl_33", 0 0, L_0x7f963c743cf0;  1 drivers
v0x7f963c73fa70_0 .net *"_ivl_34", 7 0, L_0x7f963c743de0;  1 drivers
v0x7f963c73fb20_0 .net *"_ivl_36", 32 0, L_0x7f963c743ee0;  1 drivers
L_0x7f963c6733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c73fbd0_0 .net *"_ivl_39", 0 0, L_0x7f963c6733f8;  1 drivers
L_0x7f963c673440 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f963c73fc80_0 .net/2u *"_ivl_40", 32 0, L_0x7f963c673440;  1 drivers
v0x7f963c73fd30_0 .net *"_ivl_42", 32 0, L_0x7f963c743f80;  1 drivers
L_0x7f963c673488 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c73fec0_0 .net/2u *"_ivl_44", 7 0, L_0x7f963c673488;  1 drivers
v0x7f963c73ff50_0 .net *"_ivl_46", 7 0, L_0x7f963c744270;  1 drivers
v0x7f963c740000_0 .net *"_ivl_51", 0 0, L_0x7f963c744310;  1 drivers
v0x7f963c7400a0_0 .net *"_ivl_53", 0 0, L_0x7f963c744100;  1 drivers
v0x7f963c740140_0 .net *"_ivl_54", 7 0, L_0x7f963c744430;  1 drivers
v0x7f963c7401f0_0 .net *"_ivl_56", 32 0, L_0x7f963c7444d0;  1 drivers
L_0x7f963c6734d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c7402a0_0 .net *"_ivl_59", 0 0, L_0x7f963c6734d0;  1 drivers
L_0x7f963c673518 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f963c740350_0 .net/2u *"_ivl_60", 32 0, L_0x7f963c673518;  1 drivers
v0x7f963c740400_0 .net *"_ivl_62", 32 0, L_0x7f963c7446a0;  1 drivers
L_0x7f963c673560 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c7404b0_0 .net/2u *"_ivl_64", 7 0, L_0x7f963c673560;  1 drivers
v0x7f963c740560_0 .net *"_ivl_66", 7 0, L_0x7f963c744780;  1 drivers
v0x7f963c740610_0 .net *"_ivl_72", 0 0, L_0x7f963c744a60;  1 drivers
v0x7f963c7406b0_0 .net *"_ivl_74", 0 0, L_0x7f963c744bb0;  1 drivers
v0x7f963c740750_0 .net *"_ivl_75", 7 0, L_0x7f963c744c20;  1 drivers
v0x7f963c740800_0 .net *"_ivl_77", 32 0, L_0x7f963c744cc0;  1 drivers
L_0x7f963c6735a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f963c7408b0_0 .net *"_ivl_80", 0 0, L_0x7f963c6735a8;  1 drivers
L_0x7f963c6735f0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f963c73fde0_0 .net/2u *"_ivl_81", 32 0, L_0x7f963c6735f0;  1 drivers
v0x7f963c740b40_0 .net *"_ivl_83", 32 0, L_0x7f963c744b00;  1 drivers
L_0x7f963c673638 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f963c740bd0_0 .net/2u *"_ivl_85", 7 0, L_0x7f963c673638;  1 drivers
v0x7f963c740c70_0 .net *"_ivl_87", 7 0, L_0x7f963c744f60;  1 drivers
v0x7f963c740d20_0 .net "addr", 31 0, L_0x7f963c74e2a0;  alias, 1 drivers
v0x7f963c740e00_0 .net "byte0_in", 7 0, L_0x7f963c743230;  1 drivers
v0x7f963c740e90_0 .net "byte1_in", 7 0, L_0x7f963c7432d0;  1 drivers
v0x7f963c740f20_0 .net "byte2_in", 7 0, L_0x7f963c7433f0;  1 drivers
v0x7f963c740fb0_0 .net "byte3_in", 7 0, L_0x7f963c743490;  1 drivers
v0x7f963c741040_0 .net "data_in", 31 0, v0x7f963c73b8b0_0;  alias, 1 drivers
v0x7f963c7410e0_0 .net "data_out", 31 0, L_0x7f963c744900;  alias, 1 drivers
v0x7f963c7411b0_0 .net "data_read", 0 0, v0x7f963c73b6d0_0;  alias, 1 drivers
v0x7f963c741240_0 .net "data_write", 0 0, v0x7f963c73b820_0;  alias, 1 drivers
E_0x7f963c73f180/0 .event edge, v0x7f963c73b6d0_0, v0x7f963c73b820_0, v0x7f963c740e00_0, v0x7f963c733680_0;
E_0x7f963c73f180/1 .event edge, v0x7f963c740e90_0, v0x7f963c740f20_0, v0x7f963c740fb0_0;
E_0x7f963c73f180 .event/or E_0x7f963c73f180/0, E_0x7f963c73f180/1;
L_0x7f963c743230 .part v0x7f963c73b8b0_0, 0, 8;
L_0x7f963c7432d0 .part v0x7f963c73b8b0_0, 8, 8;
L_0x7f963c7433f0 .part v0x7f963c73b8b0_0, 16, 8;
L_0x7f963c743490 .part v0x7f963c73b8b0_0, 24, 8;
L_0x7f963c743530 .reduce/nor v0x7f963c73b820_0;
L_0x7f963c743680 .array/port v0x7f963c73f1f0, L_0x7f963c7438e0;
L_0x7f963c743720 .concat [ 32 1 0 0], L_0x7f963c74e2a0, L_0x7f963c673320;
L_0x7f963c7438e0 .arith/sum 33, L_0x7f963c743720, L_0x7f963c673368;
L_0x7f963c743a60 .functor MUXZ 8, L_0x7f963c6733b0, L_0x7f963c743680, L_0x7f963c7435d0, C4<>;
L_0x7f963c743bd0 .reduce/nor v0x7f963c73b820_0;
L_0x7f963c743de0 .array/port v0x7f963c73f1f0, L_0x7f963c743f80;
L_0x7f963c743ee0 .concat [ 32 1 0 0], L_0x7f963c74e2a0, L_0x7f963c6733f8;
L_0x7f963c743f80 .arith/sum 33, L_0x7f963c743ee0, L_0x7f963c673440;
L_0x7f963c744270 .functor MUXZ 8, L_0x7f963c673488, L_0x7f963c743de0, L_0x7f963c743cf0, C4<>;
L_0x7f963c744310 .reduce/nor v0x7f963c73b820_0;
L_0x7f963c744430 .array/port v0x7f963c73f1f0, L_0x7f963c7446a0;
L_0x7f963c7444d0 .concat [ 32 1 0 0], L_0x7f963c74e2a0, L_0x7f963c6734d0;
L_0x7f963c7446a0 .arith/sum 33, L_0x7f963c7444d0, L_0x7f963c673518;
L_0x7f963c744780 .functor MUXZ 8, L_0x7f963c673560, L_0x7f963c744430, L_0x7f963c744100, C4<>;
L_0x7f963c744900 .concat8 [ 8 8 8 8], L_0x7f963c743a60, L_0x7f963c744270, L_0x7f963c744780, L_0x7f963c744f60;
L_0x7f963c744a60 .reduce/nor v0x7f963c73b820_0;
L_0x7f963c744c20 .array/port v0x7f963c73f1f0, L_0x7f963c744b00;
L_0x7f963c744cc0 .concat [ 32 1 0 0], L_0x7f963c74e2a0, L_0x7f963c6735a8;
L_0x7f963c744b00 .arith/sum 33, L_0x7f963c744cc0, L_0x7f963c6735f0;
L_0x7f963c744f60 .functor MUXZ 8, L_0x7f963c673638, L_0x7f963c744c20, L_0x7f963c744bb0, C4<>;
    .scope S_0x7f963c73d3a0;
T_0 ;
    %vpi_call/w 7 21 "$readmemh", P_0x7f963c710ec0, v0x7f963c73d6b0, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 22 "$display", "Instruction = %h", &A<v0x7f963c73d6b0, 0> {0 0 0};
    %vpi_call/w 7 23 "$display", "Instruction r = %h", &A<v0x7f963c73d6b0, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f963c73f010;
T_1 ;
Ewait_0 .event/or E_0x7f963c73f180, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7f963c7411b0_0;
    %nor/r;
    %load/vec4 v0x7f963c741240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f963c740e00_0;
    %ix/getv 4, v0x7f963c740d20_0;
    %store/vec4a v0x7f963c73f1f0, 4, 0;
    %load/vec4 v0x7f963c740e90_0;
    %load/vec4 v0x7f963c740d20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f963c73f1f0, 4, 0;
    %load/vec4 v0x7f963c740f20_0;
    %load/vec4 v0x7f963c740d20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f963c73f1f0, 4, 0;
    %load/vec4 v0x7f963c740fb0_0;
    %load/vec4 v0x7f963c740d20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f963c73f1f0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f963c73f010;
T_2 ;
    %vpi_call/w 8 44 "$readmemh", "data.mem", v0x7f963c73f1f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111101000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f963c731ee0;
T_3 ;
Ewait_1 .event/or E_0x7f963c732170, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7f963c7321c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x7f963c7324a0_0;
    %pad/s 64;
    %load/vec4 v0x7f963c732590_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7f963c732280_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x7f963c7324a0_0;
    %pad/u 64;
    %load/vec4 v0x7f963c732590_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7f963c732280_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x7f963c7324a0_0;
    %load/vec4 v0x7f963c732590_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f963c732280_0, 4, 32;
    %load/vec4 v0x7f963c7324a0_0;
    %load/vec4 v0x7f963c732590_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f963c732280_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x7f963c7324a0_0;
    %load/vec4 v0x7f963c732590_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f963c732280_0, 4, 32;
    %load/vec4 v0x7f963c7324a0_0;
    %load/vec4 v0x7f963c732590_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f963c732280_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x7f963c7324a0_0;
    %load/vec4 v0x7f963c732590_0;
    %add;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x7f963c7324a0_0;
    %load/vec4 v0x7f963c732590_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x7f963c7324a0_0;
    %load/vec4 v0x7f963c732590_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x7f963c7324a0_0;
    %load/vec4 v0x7f963c732590_0;
    %and;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x7f963c7324a0_0;
    %load/vec4 v0x7f963c732590_0;
    %or;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x7f963c7324a0_0;
    %load/vec4 v0x7f963c732590_0;
    %xor;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x7f963c732590_0;
    %ix/getv 4, v0x7f963c7324a0_0;
    %shiftl 4;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x7f963c732590_0;
    %ix/getv 4, v0x7f963c7324a0_0;
    %shiftr 4;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x7f963c732590_0;
    %ix/getv 4, v0x7f963c7324a0_0;
    %shiftr/s 4;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7f963c7324a0_0;
    %load/vec4 v0x7f963c732590_0;
    %sub;
    %store/vec4 v0x7f963c732640_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f963c732780;
T_4 ;
Ewait_2 .event/or E_0x7f963c732ad0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7f963c732b80_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7f963c733480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7f963c733160_0;
    %load/vec4 v0x7f963c733270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c7333d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7f963c733270_0;
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c7333d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733c50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7f963c733320_0;
    %load/vec4 v0x7f963c7333d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733c50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7f963c7333d0_0;
    %load/vec4 v0x7f963c733b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733c50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7f963c733480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7f963c733da0_0;
    %replicate 24;
    %load/vec4 v0x7f963c733160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7f963c733e40_0;
    %replicate 24;
    %load/vec4 v0x7f963c733270_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7f963c733ee0_0;
    %replicate 24;
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7f963c733f80_0;
    %replicate 24;
    %load/vec4 v0x7f963c7333d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7f963c733480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f963c733160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f963c733270_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f963c7333d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7f963c733480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7f963c733aa0_0;
    %load/vec4 v0x7f963c733b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7f963c733aa0_0;
    %load/vec4 v0x7f963c733b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733270_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7f963c733aa0_0;
    %load/vec4 v0x7f963c733160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7f963c733160_0;
    %load/vec4 v0x7f963c733270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c7333d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7f963c733160_0;
    %load/vec4 v0x7f963c733270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c7333d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7f963c733ee0_0;
    %replicate 16;
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c7333d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c7333d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f963c732780;
T_5 ;
Ewait_3 .event/or E_0x7f963c7320b0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7f963c732b80_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7f963c733c50_0;
    %load/vec4 v0x7f963c733bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733aa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7f963c734020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7f963c733480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7f963c7333d0_0;
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733c50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c733730_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7f963c7333d0_0;
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c733730_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7f963c7333d0_0;
    %load/vec4 v0x7f963c733c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c733730_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7f963c733c50_0;
    %load/vec4 v0x7f963c733320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c733730_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f963c733730_0;
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f963c734020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x7f963c733c50_0;
    %load/vec4 v0x7f963c733bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f963c733160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c733730_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7f963c733730_0;
    %store/vec4 v0x7f963c7338c0_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f963c704b60;
T_6 ;
Ewait_4 .event/or E_0x7f963c710730, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7f963c7346e0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7f963c73cca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7f963c73bac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7f963c73ba10_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f963c734820_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f963c7341a0_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f963c704b60;
T_7 ;
Ewait_5 .event/or E_0x7f963c7228e0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f963c73cff0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7f963c73cf40_0, 0, 1;
    %load/vec4 v0x7f963c73cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7f963c7346e0_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f963c73cf40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x7f963c7346e0_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x7f963c7346e0_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f963c7346e0_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f963c7346e0_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f963c7346e0_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f963c7346e0_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7f963c73b6d0_0, 0, 1;
    %load/vec4 v0x7f963c73cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f963c73cf40_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x7f963c73b820_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f963c704b60;
T_8 ;
    %wait E_0x7f963c7215a0;
    %load/vec4 v0x7f963c73cf40_0;
    %assign/vec4 v0x7f963c73cff0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f963c704b60;
T_9 ;
    %wait E_0x7f963c708730;
    %load/vec4 v0x7f963c73cab0_0;
    %assign/vec4 v0x7f963c73cb50_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f963c704b60;
T_10 ;
    %wait E_0x7f963c7215a0;
    %load/vec4 v0x7f963c73c020_0;
    %assign/vec4 v0x7f963c73b2a0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f963c704b60;
T_11 ;
Ewait_6 .event/or E_0x7f963c7089e0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7f963c7346e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v0x7f963c73d080_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x7f963c73b5b0_0;
    %store/vec4 v0x7f963c73c950_0, 0, 32;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x7f963c73d080_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x7f963c73b5b0_0;
    %store/vec4 v0x7f963c73b8b0_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x7f963c73c330_0;
    %store/vec4 v0x7f963c73c950_0, 0, 32;
T_11.9 ;
T_11.7 ;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x7f963c73bc20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f963c73c950_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x7f963c73c450_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f963c73c450_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_11.10, 4;
    %load/vec4 v0x7f963c73bcd0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f963c73c950_0, 0, 32;
T_11.10 ;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x7f963c73b340_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7f963c73c950_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x7f963c73ba10_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_11.12, 4;
    %load/vec4 v0x7f963c73bcd0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f963c73c950_0, 0, 32;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x7f963c73ba10_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_11.14, 4;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x7f963c73ba10_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_11.16, 4;
    %load/vec4 v0x7f963c734300_0;
    %store/vec4 v0x7f963c73c950_0, 0, 32;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v0x7f963c73ba10_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_11.18, 4;
    %load/vec4 v0x7f963c7345a0_0;
    %store/vec4 v0x7f963c73c950_0, 0, 32;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x7f963c73c330_0;
    %store/vec4 v0x7f963c73c950_0, 0, 32;
T_11.19 ;
T_11.17 ;
T_11.15 ;
T_11.13 ;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f963c704b60;
T_12 ;
    %wait E_0x7f963c7215a0;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7f963c734270_0;
    %assign/vec4 v0x7f963c734300_0, 0;
    %load/vec4 v0x7f963c734500_0;
    %assign/vec4 v0x7f963c7345a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7f963c73c170_0;
    %assign/vec4 v0x7f963c7345a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7f963c73c170_0;
    %assign/vec4 v0x7f963c734300_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f963c704b60;
T_13 ;
Ewait_7 .event/or E_0x7f963c71c730, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7f963c73cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x7f963c7348b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f963c73be30_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f963c73cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7f963c73bc20_0;
    %store/vec4 v0x7f963c7348b0_0, 0, 32;
    %load/vec4 v0x7f963c73bed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f963c73be30_0, 0, 1;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f963c73be30_0, 0, 1;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_13.6, 8;
    %load/vec4 v0x7f963c73c170_0;
    %jmp/1 T_13.7, 8;
T_13.6 ; End of true expr.
    %load/vec4 v0x7f963c734940_0;
    %load/vec4 v0x7f963c73d130_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_13.7, 8;
 ; End of false expr.
    %blend;
T_13.7;
    %store/vec4 v0x7f963c73bf70_0, 0, 32;
    %load/vec4 v0x7f963c73cde0_0;
    %load/vec4 v0x7f963c73ce90_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x7f963c73b400_0, 0, 33;
    %load/vec4 v0x7f963c7349e0_0;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f963c734420_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73c450_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73c450_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f963c734640_0;
    %nor/r;
    %and;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f963c73c450_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73c450_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f963c734640_0;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 8;
    %flag_or 10, 9;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73c170_0;
    %load/vec4 v0x7f963c73c250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 10;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f963c73c170_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73c170_0;
    %load/vec4 v0x7f963c73c250_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7f963c7346e0_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73c170_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_13.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.9, 9;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.9, 9;
 ; End of false expr.
    %blend;
T_13.9;
    %pad/s 1;
    %store/vec4 v0x7f963c73be30_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f963c704b60;
T_14 ;
    %wait E_0x7f963c7215a0;
    %load/vec4 v0x7f963c73cf40_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0x7f963c73b960_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7f963c734420_0;
    %flag_set/vec4 9;
    %load/vec4 v0x7f963c7349e0_0;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f963c73ba10_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_14.2, 10;
    %load/vec4 v0x7f963c73bf70_0;
    %jmp/1 T_14.3, 10;
T_14.2 ; End of true expr.
    %load/vec4 v0x7f963c73b400_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_14.3, 10;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v0x7f963c73b960_0, 0;
    %load/vec4 v0x7f963c73be30_0;
    %assign/vec4 v0x7f963c73bed0_0, 0;
    %load/vec4 v0x7f963c73bed0_0;
    %load/vec4 v0x7f963c73cf40_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f963c73cab0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x7f963c73b960_0;
    %assign/vec4 v0x7f963c73bc20_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7f963c73cab0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f963c73cf40_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x7f963c7348b0_0;
    %jmp/1 T_14.7, 9;
T_14.6 ; End of true expr.
    %load/vec4 v0x7f963c73bcd0_0;
    %jmp/0 T_14.7, 9;
 ; End of false expr.
    %blend;
T_14.7;
    %assign/vec4 v0x7f963c73bc20_0, 0;
T_14.5 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f963c704b60;
T_15 ;
Ewait_8 .event/or E_0x7f963c722100, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x7f963c73cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x7f963c73bc20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_15.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x7f963c73b2a0_0;
    %pad/u 2;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/u 1;
    %store/vec4 v0x7f963c73c020_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f963c704b60;
T_16 ;
    %wait E_0x7f963c7215a0;
    %load/vec4 v0x7f963c73cab0_0;
    %load/vec4 v0x7f963c73b520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %fork t_1, S_0x7f963c7096e0;
    %jmp t_0;
    .scope S_0x7f963c7096e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f963c70aca0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7f963c70aca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f963c70aca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f963c73c5b0, 0, 4;
    %load/vec4 v0x7f963c70aca0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f963c70aca0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %end;
    .scope S_0x7f963c704b60;
t_0 %join;
T_16.0 ;
    %load/vec4 v0x7f963c73d1e0_0;
    %load/vec4 v0x7f963c73b520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x7f963c73c950_0;
    %load/vec4 v0x7f963c73c500_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f963c73c5b0, 0, 4;
T_16.4 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f963c70e700;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f963c741410_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7f963c741410_0;
    %nor/r;
    %store/vec4 v0x7f963c741410_0, 0, 1;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %end;
    .thread T_17;
    .scope S_0x7f963c70e700;
T_18 ;
    %vpi_call/w 3 38 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f963c70e700 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f963c7414e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f963c741bb0_0, 0, 1;
    %vpi_call/w 3 59 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x7f963c7215a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f963c741bb0_0, 0, 1;
    %vpi_call/w 3 64 "$display", "CPU started" {0 0 0};
    %pushi/vec4 20, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f963c7215a0;
    %vpi_call/w 3 69 "$display", "REG_V0 =  %h", v0x7f963c741b20_0 {0 0 0};
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 75 "$display", "RESULT =  %h", v0x7f963c741b20_0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/alu.v";
    "rtl/loadstore.v";
    "test/ROM.v";
    "rtl/RAM.v";
