// Seed: 1474336626
module module_0 ();
  wire id_1;
  assign id_1 = 1'd0 == id_1 & 1;
  wire id_2;
  wire id_3;
  wire id_4;
  always begin
    wait (1);
  end
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0
    , id_5,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3
);
  assign id_5 = 1 && ~id_3;
  module_0(); id_6(
      .id_0(), .id_1(1), .id_2(id_5)
  );
  assign id_2 = id_5;
endmodule
