{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463906000136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463906000144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 10:33:19 2016 " "Processing started: Sun May 22 10:33:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463906000144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463906000144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mem_if_ddr3_emif_0_example_design_example -c mem_if_ddr3_emif_0_example_design_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off mem_if_ddr3_emif_0_example_design_example -c mem_if_ddr3_emif_0_example_design_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463906000145 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Stratix V 5SGXEA7H3F35C3 " "Auto device selection is not supported for Stratix V device family. The default device, 5SGXEA7H3F35C3, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1463906000860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463906000980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example " "Found entity 1: mem_if_ddr3_emif_0_example_design_example" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_synchronizer.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_translator.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_translator.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_d0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_d0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/driver_definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/driver_definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver_definitions (SystemVerilog) (mem_if_ddr3_emif_0_example_design_example) " "Found design unit 1: driver_definitions (SystemVerilog) (mem_if_ddr3_emif_0_example_design_example)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_definitions.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_definitions.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/burst_boundary_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/burst_boundary_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 burst_boundary_addr_gen " "Found entity 1: burst_boundary_addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/burst_boundary_addr_gen.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/burst_boundary_addr_gen.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_LFSR num_lfsr lfsr_wrapper.sv(47) " "Verilog HDL Declaration information at lfsr_wrapper.sv(47): object \"NUM_LFSR\" differs only in case from object \"num_lfsr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906001497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_wrapper " "Found entity 1: lfsr_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_addr_gen " "Found entity 1: rand_addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rand_burstcount_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rand_burstcount_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_burstcount_gen " "Found entity 1: rand_burstcount_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_burstcount_gen.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_burstcount_gen.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_num_gen " "Found entity 1: rand_num_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rand_seq_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rand_seq_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_seq_addr_gen " "Found entity 1: rand_seq_addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_seq_addr_gen.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_seq_addr_gen.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Found entity 1: reset_sync" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/reset_sync.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_wrapper " "Found entity 1: scfifo_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seq_addr_gen " "Found entity 1: seq_addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/template_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/template_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 template_addr_gen " "Found entity 1: template_addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/template_addr_gen.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/template_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/template_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/template_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 template_stage " "Found entity 1: template_stage" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/template_stage.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/template_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/driver_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/driver_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_csr " "Found entity 1: driver_csr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_csr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_traffic_gen_avl_use_be_avl_use_burstbegin " "Found entity 1: avalon_traffic_gen_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block_rw_stage_avl_use_be_avl_use_burstbegin " "Found entity 1: block_rw_stage_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_avl_use_be_avl_use_burstbegin " "Found entity 1: driver_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "test_complete TEST_COMPLETE driver_fsm_avl_use_be_avl_use_burstbegin.sv(96) " "Verilog HDL Declaration information at driver_fsm_avl_use_be_avl_use_burstbegin.sv(96): object \"test_complete\" differs only in case from object \"TEST_COMPLETE\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906001708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "timeout TIMEOUT driver_fsm_avl_use_be_avl_use_burstbegin.sv(97) " "Verilog HDL Declaration information at driver_fsm_avl_use_be_avl_use_burstbegin.sv(97): object \"timeout\" differs only in case from object \"TIMEOUT\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906001708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_fsm_avl_use_be_avl_use_burstbegin " "Found entity 1: driver_fsm_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_compare_avl_use_be_avl_use_burstbegin " "Found entity 1: read_compare_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_rw_stage_avl_use_be_avl_use_burstbegin " "Found entity 1: single_rw_stage_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_dll_stratixv.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_dll_stratixv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_stratixv " "Found entity 1: altera_mem_if_dll_stratixv" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_dll_stratixv.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_dll_stratixv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_oct_stratixv.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_oct_stratixv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_stratixv " "Found entity 1: altera_mem_if_oct_stratixv" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_oct_stratixv.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_oct_stratixv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_c0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_c0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906001965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_arbiter.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906001987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906001987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_cmd_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(78): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_list.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002272 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002272 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002297 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002297 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002334 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002353 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_input_if.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_sideband.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_tbp.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_timing_param.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_dmaster " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_dmaster" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002684 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002684 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002684 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002684 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002684 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002684 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_sc_fifo.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002800 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002800 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_pli_streaming.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_pli_streaming.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_remover.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906002988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002990 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906002990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906002990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_jumplogic.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003153 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(71) " "Verilog HDL Declaration information at rw_manager_core.sv(71): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_bitcheck.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_broadcast.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003341 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1463906003359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003397 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003416 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003434 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003453 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003524 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003608 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003608 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr12.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_agent.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003737 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr72.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr36.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003916 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906003933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003935 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_dm_decoder.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_decoder.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906003986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906003986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906004021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906004021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004023 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_reg.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_mm_bridge.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_reg.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram_csr.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906004179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463906004179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004182 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_data_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_datamux.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/afi_mux_ddr3_ddrx.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_reset " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_reset" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altdq_dqs2_stratixv.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altdq_dqs2_stratixv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_stratixv " "Found entity 1: altdq_dqs2_stratixv" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altdq_dqs2_stratixv.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altdq_dqs2_stratixv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_pll0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_pll0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906004824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906004824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_if_ddr3_emif_0_example_design_example " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463906005188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0 mem_if_ddr3_emif_0_example_design_example_if0:if0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "if0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906005334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_pll0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_pll0:pll0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_pll0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_pll0:pll0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "pll0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906005668 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv(161) " "Verilog HDL Display System Task info at mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv(161): Using Regular pll emif simulation models" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv" 161 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1463906005672 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "p0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906005713 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models mem_if_ddr3_emif_0_example_design_example_if0_p0.sv(375) " "Verilog HDL Display System Task info at mem_if_ddr3_emif_0_example_design_example_if0_p0.sv(375): Using Regular core emif simulation models" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" 375 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1463906005720 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" "umemphy" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906005850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_reset mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_reset\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "ureset" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906005979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_afi_clk\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" "ureset_afi_clk" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" "ureset_ctl_reset_clk" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" "ureset_addr_cmd_clk" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_avl_clk\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" "ureset_avl_clk" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "uaddr_cmd_datapath" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "uwrite_datapath" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender:oct_ena_source_extender " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender:oct_ena_source_extender\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "oct_ena_source_extender" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_dqs_en_shifter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_dqs_en_shifter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "afi_dqs_en_shifter" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_wdata_shifter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_wdata_shifter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "afi_wdata_shifter" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_dm_shifter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_dm_shifter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "afi_dm_shifter" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "uread_datapath" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906006838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" "read_valid_predict\[0\].vfifo_out_qr_to_hr" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906007085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" "read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906007155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" "uvalid_select" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906007325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906007369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906007370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906007370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906007370 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906007370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i6f " "Found entity 1: decode_i6f" {  } { { "db/decode_i6f.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/decode_i6f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906007480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906007480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i6f mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_i6f:auto_generated " "Elaborating entity \"decode_i6f\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_i6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906007482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" "read_buffering\[0\].read_enable_from_lfifo_qr_to_hr" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906007575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" "read_buffering\[0\].uread_read_fifo_hard" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906007597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "uio_pads" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "dq_qr_to_hr" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "wrdata_mask_qr_to_hr" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "wrdata_en_qr_to_hr" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "uaddress_pad" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "qr_to_hr" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "hr_to_fr" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "ubank_pad" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "qr_to_hr" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "hr_to_fr" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "ucs_n_pad" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "qr_to_hr" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "hr_to_fr" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906008983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "ureset_n_pad" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:fr_ddio_out " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:fr_ddio_out\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v" "fr_ddio_out" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 354 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906009248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009248 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 354 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906009248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_0se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_0se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_0se " "Found entity 1: ddio_out_0se" {  } { { "db/ddio_out_0se.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/ddio_out_0se.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906009382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906009382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_0se mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_0se:auto_generated " "Elaborating entity \"ddio_out_0se\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_0se:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "clock_gen\[0\].uclk_generator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_stratixv mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_stratixv\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddr3_ddrx mem_if_ddr3_emif_0_example_design_example_if0:if0\|afi_mux_ddr3_ddrx:m0 " "Elaborating entity \"afi_mux_ddr3_ddrx\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|afi_mux_ddr3_ddrx:m0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "m0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "s0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_rst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906009982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "cpu_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altsyncram" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXV " "Parameter \"intended_device_family\" = \"STRATIXV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010412 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906010412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9n1 " "Found entity 1: altsyncram_e9n1" {  } { { "db/altsyncram_e9n1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_e9n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906010550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906010550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e9n1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e9n1:auto_generated " "Elaborating entity \"altsyncram_e9n1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e9n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_scc_mgr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906010734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 42 " "Parameter \"width\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011355 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906011355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_8h02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_8h02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_8h02 " "Found entity 1: dpram_8h02" {  } { { "db/dpram_8h02.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/dpram_8h02.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906011520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906011520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_8h02 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_8h02:auto_generated " "Elaborating entity \"dpram_8h02\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_8h02:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf" 200 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_sv_wrapper mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_sv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_sv_wrapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_sv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_sv_phase_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_sv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_sv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_sv_phase_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_sv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_sv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_reg_file_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906011816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011817 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906011817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4n32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4n32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4n32 " "Found entity 1: altsyncram_4n32" {  } { { "db/altsyncram_4n32.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_4n32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906011976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906011976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4n32 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_4n32:auto_generated " "Elaborating entity \"altsyncram_4n32\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_4n32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906011978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "trk_mm_bridge" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_phy_mgr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_data_mgr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr3 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr3\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_rw_mgr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v" "rw_mgr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_if_ddr3_emif_0_example_design_example_if0_s0_inst_ROM.hex " "Parameter \"init_file\" = \"mem_if_ddr3_emif_0_example_design_example_if0_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012545 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906012545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gf42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gf42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gf42 " "Found entity 1: altsyncram_gf42" {  } { { "db/altsyncram_gf42.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_gf42.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906012681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906012681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gf42 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated " "Elaborating entity \"altsyncram_gf42\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906012683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906013024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906013024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated\|decode_7la:wr_decode " "Elaborating entity \"decode_7la\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated\|decode_7la:wr_decode\"" {  } { { "db/altsyncram_gf42.tdf" "wr_decode" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_gf42.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1hb " "Found entity 1: mux_1hb" {  } { { "db/mux_1hb.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/mux_1hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906013191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906013191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1hb mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated\|mux_1hb:rd_mux " "Elaborating entity \"mux_1hb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated\|mux_1hb:rd_mux\"" {  } { { "db/altsyncram_gf42.tdf" "rd_mux" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_gf42.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_if_ddr3_emif_0_example_design_example_if0_s0_AC_ROM.hex " "Parameter \"init_file\" = \"mem_if_ddr3_emif_0_example_design_example_if0_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013411 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906013411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h862.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h862.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h862 " "Found entity 1: altsyncram_h862" {  } { { "db/altsyncram_h862.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_h862.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906013531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906013531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h862 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_h862:auto_generated " "Elaborating entity \"altsyncram_h862\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_h862:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013867 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906013867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q202.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q202.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q202 " "Found entity 1: altsyncram_q202" {  } { { "db/altsyncram_q202.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_q202.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906013987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906013987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q202 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_q202:auto_generated " "Elaborating entity \"altsyncram_q202\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_q202:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906013989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_datamux:rw_manager_datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_datamux:rw_manager_datamux_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_datamux_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "write_decoder_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr72 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr72:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr72\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr72:do_lfsr_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "read_datapath_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014459 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906014459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0302.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0302.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0302 " "Found entity 1: altsyncram_0302" {  } { { "db/altsyncram_0302.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_0302.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906014576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906014576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0302 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_0302:auto_generated " "Elaborating entity \"altsyncram_0302\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_0302:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "jumplogic_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_trk_mgr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906014738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014758 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014758 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014759 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014760 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014760 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014760 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014762 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014762 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014763 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014764 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014764 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014765 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014765 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014766 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014766 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014767 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014767 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014767 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014768 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(987) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(987): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014768 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(989) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(989): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014769 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(991) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(991): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014769 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(993) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(993): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014769 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014771 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014772 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014772 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906014772 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_mem" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6912 " "Parameter \"maximum_depth\" = \"6912\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6912 " "Parameter \"numwords_a\" = \"6912\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_if_ddr3_emif_0_example_design_example_if0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"mem_if_ddr3_emif_0_example_design_example_if0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015107 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906015107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7er1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7er1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7er1 " "Found entity 1: altsyncram_7er1" {  } { { "db/altsyncram_7er1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_7er1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906015230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906015230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7er1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_7er1:auto_generated " "Elaborating entity \"altsyncram_7er1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_7er1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "seq_bridge" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "mm_interconnect_0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906015702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_agent" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router:router " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router:router\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router:router\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router:router\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_001" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906016963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001:router_001\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001:router_001\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_002" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002:router_002\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002:router_002\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_003" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003:router_003\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003:router_003\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_004" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004:router_004\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004:router_004\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_005" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005:router_005\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005:router_005\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_006" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006:router_006\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006:router_006\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007:router_007\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_007" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007:router_007\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007:router_007\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008:router_008\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_008" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008:router_008\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008:router_008\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009:router_009\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_009" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009:router_009\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009:router_009\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_demux" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_demux_003" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_mux" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_mux_002" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "rsp_demux" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "rsp_mux" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "rsp_mux_003" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906017987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper:irq_mapper " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper:irq_mapper\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "irq_mapper" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_dmaster mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_dmaster\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "dmaster" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906018350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018350 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906018350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906018516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018516 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906018516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "node" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906018699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018699 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906018699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018705 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt:timing_adt " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt:timing_adt\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "timing_adt" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463906018904 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "fifo" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906018938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "b2p" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "p2b" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "transacto" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "b2p_adapter" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019216 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463906019216 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906019217 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "p2b_adapter" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "rst_controller" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_c0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_c0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "c0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr3_controller_core mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr3_controller_core\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" "ng0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906019721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020545 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int_odt_l alt_mem_ddrx_ddr2_odt_gen.v(63) " "Output port \"int_odt_l\" at alt_mem_ddrx_ddr2_odt_gen.v(63) has no driver" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463906020551 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int_odt_h alt_mem_ddrx_ddr2_odt_gen.v(64) " "Output port \"int_odt_h\" at alt_mem_ddrx_ddr2_odt_gen.v(64) has no driver" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463906020552 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst"}
{ "Warning" "WSGN_EMPTY_SHELL" "alt_mem_ddrx_ddr2_odt_gen " "Entity \"alt_mem_ddrx_ddr2_odt_gen\" contains only dangling pins" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1463906020553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906020906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021521 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906021521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_da02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_da02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_da02 " "Found entity 1: altsyncram_da02" {  } { { "db/altsyncram_da02.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_da02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906021697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906021697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_da02 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_da02:auto_generated " "Elaborating entity \"altsyncram_da02\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_da02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906021876 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906021876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9702.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9702.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9702 " "Found entity 1: altsyncram_9702" {  } { { "db/altsyncram_9702.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_9702.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906022001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906022001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9702 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9702:auto_generated " "Elaborating entity \"altsyncram_9702\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9702:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906022003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906022329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906023335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 584 " "Parameter \"lpm_width\" = \"584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023335 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906023335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1ue1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1ue1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1ue1 " "Found entity 1: scfifo_1ue1" {  } { { "db/scfifo_1ue1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_1ue1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906023473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906023473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1ue1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated " "Elaborating entity \"scfifo_1ue1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a9e1 " "Found entity 1: a_dpfifo_a9e1" {  } { { "db/a_dpfifo_a9e1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_a9e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906023593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906023593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a9e1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo " "Elaborating entity \"a_dpfifo_a9e1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\"" {  } { { "db/scfifo_1ue1.tdf" "dpfifo" { Text "/sshfs/s103060/example6/example_project/db/scfifo_1ue1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jo1 " "Found entity 1: altsyncram_3jo1" {  } { { "db/altsyncram_3jo1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_3jo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906023909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906023909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jo1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|altsyncram_3jo1:FIFOram " "Elaborating entity \"altsyncram_3jo1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|altsyncram_3jo1:FIFOram\"" {  } { { "db/a_dpfifo_a9e1.tdf" "FIFOram" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_a9e1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906023912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2m8 " "Found entity 1: cmpr_2m8" {  } { { "db/cmpr_2m8.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cmpr_2m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906024682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906024682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2m8 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cmpr_2m8:almost_full_comparer " "Elaborating entity \"cmpr_2m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cmpr_2m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_a9e1.tdf" "almost_full_comparer" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_a9e1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906024684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sh7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sh7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sh7 " "Found entity 1: cntr_sh7" {  } { { "db/cntr_sh7.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cntr_sh7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906024832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906024832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sh7 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cntr_sh7:usedw_counter " "Elaborating entity \"cntr_sh7\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cntr_sh7:usedw_counter\"" {  } { { "db/a_dpfifo_a9e1.tdf" "usedw_counter" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_a9e1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906024835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ghb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ghb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ghb " "Found entity 1: cntr_ghb" {  } { { "db/cntr_ghb.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cntr_ghb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906024962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906024962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ghb mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cntr_ghb:wr_ptr " "Elaborating entity \"cntr_ghb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cntr_ghb:wr_ptr\"" {  } { { "db/a_dpfifo_a9e1.tdf" "wr_ptr" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_a9e1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906024965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906024996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906025308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025309 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906025309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2ue1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2ue1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2ue1 " "Found entity 1: scfifo_2ue1" {  } { { "db/scfifo_2ue1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_2ue1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906025418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906025418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2ue1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated " "Elaborating entity \"scfifo_2ue1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_b9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_b9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_b9e1 " "Found entity 1: a_dpfifo_b9e1" {  } { { "db/a_dpfifo_b9e1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_b9e1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906025504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906025504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_b9e1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo " "Elaborating entity \"a_dpfifo_b9e1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\"" {  } { { "db/scfifo_2ue1.tdf" "dpfifo" { Text "/sshfs/s103060/example6/example_project/db/scfifo_2ue1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jo1 " "Found entity 1: altsyncram_4jo1" {  } { { "db/altsyncram_4jo1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_4jo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906025688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906025688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jo1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|altsyncram_4jo1:FIFOram " "Elaborating entity \"altsyncram_4jo1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|altsyncram_4jo1:FIFOram\"" {  } { { "db/a_dpfifo_b9e1.tdf" "FIFOram" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_b9e1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5m8 " "Found entity 1: cmpr_5m8" {  } { { "db/cmpr_5m8.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cmpr_5m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906025904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906025904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5m8 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cmpr_5m8:almost_full_comparer " "Elaborating entity \"cmpr_5m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cmpr_5m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_b9e1.tdf" "almost_full_comparer" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_b9e1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5m8 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cmpr_5m8:three_comparison " "Elaborating entity \"cmpr_5m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cmpr_5m8:three_comparison\"" {  } { { "db/a_dpfifo_b9e1.tdf" "three_comparison" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_b9e1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906025928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ihb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ihb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ihb " "Found entity 1: cntr_ihb" {  } { { "db/cntr_ihb.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cntr_ihb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906026090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906026090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ihb mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_ihb:rd_ptr_msb " "Elaborating entity \"cntr_ihb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_ihb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_b9e1.tdf" "rd_ptr_msb" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_b9e1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vh7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vh7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vh7 " "Found entity 1: cntr_vh7" {  } { { "db/cntr_vh7.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cntr_vh7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906026235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906026235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vh7 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_vh7:usedw_counter " "Elaborating entity \"cntr_vh7\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_vh7:usedw_counter\"" {  } { { "db/a_dpfifo_b9e1.tdf" "usedw_counter" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_b9e1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jhb " "Found entity 1: cntr_jhb" {  } { { "db/cntr_jhb.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cntr_jhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906026379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906026379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jhb mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_jhb:wr_ptr " "Elaborating entity \"cntr_jhb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_jhb:wr_ptr\"" {  } { { "db/a_dpfifo_b9e1.tdf" "wr_ptr" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_b9e1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906026615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 38 " "Parameter \"lpm_width\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026615 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906026615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jse1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jse1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jse1 " "Found entity 1: scfifo_jse1" {  } { { "db/scfifo_jse1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_jse1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906026756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906026756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jse1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated " "Elaborating entity \"scfifo_jse1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s7e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s7e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s7e1 " "Found entity 1: a_dpfifo_s7e1" {  } { { "db/a_dpfifo_s7e1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_s7e1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906026858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906026858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s7e1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo " "Elaborating entity \"a_dpfifo_s7e1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\"" {  } { { "db/scfifo_jse1.tdf" "dpfifo" { Text "/sshfs/s103060/example6/example_project/db/scfifo_jse1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906026860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7go1 " "Found entity 1: altsyncram_7go1" {  } { { "db/altsyncram_7go1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_7go1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906027023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906027023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7go1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|altsyncram_7go1:FIFOram " "Elaborating entity \"altsyncram_7go1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|altsyncram_7go1:FIFOram\"" {  } { { "db/a_dpfifo_s7e1.tdf" "FIFOram" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_s7e1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906027026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4m8 " "Found entity 1: cmpr_4m8" {  } { { "db/cmpr_4m8.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cmpr_4m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906027225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906027225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4m8 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cmpr_4m8:almost_full_comparer " "Elaborating entity \"cmpr_4m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cmpr_4m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s7e1.tdf" "almost_full_comparer" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_s7e1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906027228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4m8 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cmpr_4m8:three_comparison " "Elaborating entity \"cmpr_4m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cmpr_4m8:three_comparison\"" {  } { { "db/a_dpfifo_s7e1.tdf" "three_comparison" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_s7e1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906027251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hhb " "Found entity 1: cntr_hhb" {  } { { "db/cntr_hhb.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cntr_hhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906027419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906027419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hhb mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cntr_hhb:rd_ptr_msb " "Elaborating entity \"cntr_hhb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cntr_hhb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s7e1.tdf" "rd_ptr_msb" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_s7e1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906027425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uh7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uh7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uh7 " "Found entity 1: cntr_uh7" {  } { { "db/cntr_uh7.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cntr_uh7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906027592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906027592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uh7 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cntr_uh7:usedw_counter " "Elaborating entity \"cntr_uh7\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cntr_uh7:usedw_counter\"" {  } { { "db/a_dpfifo_s7e1.tdf" "usedw_counter" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_s7e1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906027597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906027633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906027912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906027980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" "a0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(154) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(154): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463906028274 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_stratixv mem_if_ddr3_emif_0_example_design_example_if0:if0\|altera_mem_if_oct_stratixv:oct0 " "Elaborating entity \"altera_mem_if_oct_stratixv\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|altera_mem_if_oct_stratixv:oct0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "oct0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_stratixv mem_if_ddr3_emif_0_example_design_example_if0:if0\|altera_mem_if_dll_stratixv:dll0 " "Elaborating entity \"altera_mem_if_dll_stratixv\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|altera_mem_if_dll_stratixv:dll0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "dll0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "mm_interconnect_0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" "dmaster_master_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" "s0_seq_debug_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_d0 mem_if_ddr3_emif_0_example_design_example_d0:d0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_d0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "d0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver_avl_use_be_avl_use_burstbegin mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0 " "Elaborating entity \"driver_avl_use_be_avl_use_burstbegin\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "traffic_generator_0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_sync mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|reset_sync:ureset_driver_clk " "Elaborating entity \"reset_sync\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|reset_sync:ureset_driver_clk\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "ureset_driver_clk" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_gen mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst " "Elaborating entity \"addr_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "addr_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_addr_gen mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst " "Elaborating entity \"seq_addr_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" "seq_addr_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_burstcount_gen mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount " "Elaborating entity \"rand_burstcount_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv" "rand_burstcount" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_num_gen mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\|rand_num_gen:power_of_two_false.rand_burstcount " "Elaborating entity \"rand_num_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\|rand_num_gen:power_of_two_false.rand_burstcount\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_burstcount_gen.sv" "power_of_two_false.rand_burstcount" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_burstcount_gen.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rand_num_gen.sv(79) " "Verilog HDL assignment warning at rand_num_gen.sv(79): truncated value with size 32 to match size of target (1)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906028801 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|seq_addr_gen:seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_boundary_addr_gen mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|burst_boundary_addr_gen:burst_boundary_addr_gen_inst " "Elaborating entity \"burst_boundary_addr_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|burst_boundary_addr_gen:burst_boundary_addr_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv" "burst_boundary_addr_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_addr_gen mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst " "Elaborating entity \"rand_addr_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" "rand_addr_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_low " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_low\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv" "rand_addr_low" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_high " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_high\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv" "rand_addr_high" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_seq_addr_gen mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst " "Elaborating entity \"rand_seq_addr_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" "rand_seq_addr_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906028965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_num_gen mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\|rand_num_gen:rand_seq_prob " "Elaborating entity \"rand_num_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\|rand_num_gen:rand_seq_prob\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_seq_addr_gen.sv" "rand_seq_prob" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_seq_addr_gen.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\|rand_num_gen:rand_seq_prob\|lfsr:random_gen.lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\|rand_num_gen:rand_seq_prob\|lfsr:random_gen.lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv" "random_gen.lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "template_addr_gen mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|template_addr_gen:template_addr_gen_inst " "Elaborating entity \"template_addr_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|template_addr_gen:template_addr_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" "template_addr_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 template_addr_gen.sv(68) " "Verilog HDL assignment warning at template_addr_gen.sv(68): truncated value with size 2 to match size of target (1)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/template_addr_gen.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/template_addr_gen.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463906029089 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|template_addr_gen:template_addr_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_wrapper mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst " "Elaborating entity \"lfsr_wrapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "data_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[0\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[0\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[0\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[1\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[1\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[1\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[2\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[2\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[2\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[3\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[3\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[3\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[4\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[4\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[4\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[5\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[5\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[5\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[6\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[6\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[6\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[7\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[7\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[7\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[8\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[8\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[8\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[9\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[9\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[9\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[10\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[10\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[10\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[11\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[11\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[11\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[12\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[12\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[12\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[13\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[13\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[13\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[14\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[14\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[14\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[15\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[15\].lfsr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[15\].lfsr_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_wrapper mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:be_gen.be_gen_inst " "Elaborating entity \"lfsr_wrapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:be_gen.be_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "be_gen.be_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_wrapper mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo " "Elaborating entity \"scfifo_wrapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "addr_burstcount_fifo" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "scfifo_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906029817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 6 " "Parameter \"almost_full_value\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029817 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906029817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s3f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s3f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s3f1 " "Found entity 1: scfifo_s3f1" {  } { { "db/scfifo_s3f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_s3f1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906029956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906029956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s3f1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated " "Elaborating entity \"scfifo_s3f1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906029958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_qtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_qtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_qtb1 " "Found entity 1: a_dpfifo_qtb1" {  } { { "db/a_dpfifo_qtb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906030051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906030051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_qtb1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo " "Elaborating entity \"a_dpfifo_qtb1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\"" {  } { { "db/scfifo_s3f1.tdf" "dpfifo" { Text "/sshfs/s103060/example6/example_project/db/scfifo_s3f1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5vi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5vi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5vi1 " "Found entity 1: altsyncram_5vi1" {  } { { "db/altsyncram_5vi1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_5vi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906030203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906030203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5vi1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram " "Elaborating entity \"altsyncram_5vi1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\"" {  } { { "db/a_dpfifo_qtb1.tdf" "FIFOram" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4m8 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|cmpr_4m8:almost_full_comparer " "Elaborating entity \"cmpr_4m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|cmpr_4m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_qtb1.tdf" "almost_full_comparer" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4m8 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|cmpr_4m8:three_comparison " "Elaborating entity \"cmpr_4m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|cmpr_4m8:three_comparison\"" {  } { { "db/a_dpfifo_qtb1.tdf" "three_comparison" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hhb mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|cntr_hhb:rd_ptr_msb " "Elaborating entity \"cntr_hhb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|cntr_hhb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_qtb1.tdf" "rd_ptr_msb" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uh7 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|cntr_uh7:usedw_counter " "Elaborating entity \"cntr_uh7\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|cntr_uh7:usedw_counter\"" {  } { { "db/a_dpfifo_qtb1.tdf" "usedw_counter" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ihb mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|cntr_ihb:wr_ptr " "Elaborating entity \"cntr_ihb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|cntr_ihb:wr_ptr\"" {  } { { "db/a_dpfifo_qtb1.tdf" "wr_ptr" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver_fsm_avl_use_be_avl_use_burstbegin mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:driver_fsm_inst " "Elaborating entity \"driver_fsm_avl_use_be_avl_use_burstbegin\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:driver_fsm_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "driver_fsm_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030407 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "driver_fsm_avl_use_be_avl_use_burstbegin.sv(150) " "Verilog HDL Case Statement information at driver_fsm_avl_use_be_avl_use_burstbegin.sv(150): all case item expressions in this case statement are onehot" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 150 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1463906030409 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:driver_fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_rw_stage_avl_use_be_avl_use_burstbegin mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:driver_fsm_inst\|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst " "Elaborating entity \"single_rw_stage_avl_use_be_avl_use_burstbegin\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:driver_fsm_inst\|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "single_rw_stage_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030458 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "single_rw_stage_avl_use_be_avl_use_burstbegin.sv(187) " "Verilog HDL Case Statement information at single_rw_stage_avl_use_be_avl_use_burstbegin.sv(187): all case item expressions in this case statement are onehot" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" 187 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1463906030462 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:driver_fsm_inst|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_rw_stage_avl_use_be_avl_use_burstbegin mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:driver_fsm_inst\|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst " "Elaborating entity \"block_rw_stage_avl_use_be_avl_use_burstbegin\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:driver_fsm_inst\|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "block_rw_stage_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030492 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block_rw_stage_avl_use_be_avl_use_burstbegin.sv(212) " "Verilog HDL Case Statement information at block_rw_stage_avl_use_be_avl_use_burstbegin.sv(212): all case item expressions in this case statement are onehot" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" 212 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1463906030496 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:driver_fsm_inst|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "template_stage mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:driver_fsm_inst\|template_stage:template_stage_inst " "Elaborating entity \"template_stage\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:driver_fsm_inst\|template_stage:template_stage_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "template_stage_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_traffic_gen_avl_use_be_avl_use_burstbegin mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst " "Elaborating entity \"avalon_traffic_gen_avl_use_be_avl_use_burstbegin\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "avalon_traffic_gen_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_wrapper mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo " "Elaborating entity \"scfifo_wrapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "avalon_traffic_fifo" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906030757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "scfifo_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906031399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 546 " "Parameter \"lpm_width\" = \"546\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 6 " "Parameter \"almost_full_value\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031399 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906031399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n5f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n5f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n5f1 " "Found entity 1: scfifo_n5f1" {  } { { "db/scfifo_n5f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_n5f1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906031529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906031529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n5f1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated " "Elaborating entity \"scfifo_n5f1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lvb1 " "Found entity 1: a_dpfifo_lvb1" {  } { { "db/a_dpfifo_lvb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_lvb1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906031628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906031628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lvb1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo " "Elaborating entity \"a_dpfifo_lvb1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\"" {  } { { "db/scfifo_n5f1.tdf" "dpfifo" { Text "/sshfs/s103060/example6/example_project/db/scfifo_n5f1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2j1 " "Found entity 1: altsyncram_r2j1" {  } { { "db/altsyncram_r2j1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_r2j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906031913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906031913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2j1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram " "Elaborating entity \"altsyncram_r2j1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\"" {  } { { "db/a_dpfifo_lvb1.tdf" "FIFOram" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_lvb1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906031919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_wrapper mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo " "Elaborating entity \"scfifo_wrapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "be_fifo_gen.avalon_traffic_be_fifo" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "scfifo_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906032777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 6 " "Parameter \"almost_full_value\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032778 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906032778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_24f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_24f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_24f1 " "Found entity 1: scfifo_24f1" {  } { { "db/scfifo_24f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_24f1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906032908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906032908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_24f1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_24f1:auto_generated " "Elaborating entity \"scfifo_24f1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_24f1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0ub1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0ub1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0ub1 " "Found entity 1: a_dpfifo_0ub1" {  } { { "db/a_dpfifo_0ub1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_0ub1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906032989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906032989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0ub1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_24f1:auto_generated\|a_dpfifo_0ub1:dpfifo " "Elaborating entity \"a_dpfifo_0ub1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_24f1:auto_generated\|a_dpfifo_0ub1:dpfifo\"" {  } { { "db/scfifo_24f1.tdf" "dpfifo" { Text "/sshfs/s103060/example6/example_project/db/scfifo_24f1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906032991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hvi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvi1 " "Found entity 1: altsyncram_hvi1" {  } { { "db/altsyncram_hvi1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_hvi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906033156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906033156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hvi1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_24f1:auto_generated\|a_dpfifo_0ub1:dpfifo\|altsyncram_hvi1:FIFOram " "Elaborating entity \"altsyncram_hvi1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_24f1:auto_generated\|a_dpfifo_0ub1:dpfifo\|altsyncram_hvi1:FIFOram\"" {  } { { "db/a_dpfifo_0ub1.tdf" "FIFOram" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_0ub1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906033159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_compare_avl_use_be_avl_use_burstbegin mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst " "Elaborating entity \"read_compare_avl_use_be_avl_use_burstbegin\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "read_compare_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906033275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_wrapper mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo " "Elaborating entity \"scfifo_wrapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" "written_data_fifo" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906033477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "scfifo_inst" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906034126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 576 " "Parameter \"lpm_width\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 30 " "Parameter \"almost_full_value\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034126 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906034126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kbf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kbf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kbf1 " "Found entity 1: scfifo_kbf1" {  } { { "db/scfifo_kbf1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_kbf1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906034254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906034254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kbf1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated " "Elaborating entity \"scfifo_kbf1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_54c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_54c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_54c1 " "Found entity 1: a_dpfifo_54c1" {  } { { "db/a_dpfifo_54c1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_54c1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906034363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906034363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_54c1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo " "Elaborating entity \"a_dpfifo_54c1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo\"" {  } { { "db/scfifo_kbf1.tdf" "dpfifo" { Text "/sshfs/s103060/example6/example_project/db/scfifo_kbf1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1cf " "Found entity 1: a_fefifo_1cf" {  } { { "db/a_fefifo_1cf.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_fefifo_1cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906034477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906034477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1cf mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo\|a_fefifo_1cf:fifo_state " "Elaborating entity \"a_fefifo_1cf\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo\|a_fefifo_1cf:fifo_state\"" {  } { { "db/a_dpfifo_54c1.tdf" "fifo_state" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_54c1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0i7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0i7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0i7 " "Found entity 1: cntr_0i7" {  } { { "db/cntr_0i7.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cntr_0i7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906034704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906034704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0i7 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo\|a_fefifo_1cf:fifo_state\|cntr_0i7:count_usedw " "Elaborating entity \"cntr_0i7\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo\|a_fefifo_1cf:fifo_state\|cntr_0i7:count_usedw\"" {  } { { "db/a_fefifo_1cf.tdf" "count_usedw" { Text "/sshfs/s103060/example6/example_project/db/a_fefifo_1cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7ob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7ob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7ob1 " "Found entity 1: dpram_7ob1" {  } { { "db/dpram_7ob1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/dpram_7ob1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906034864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906034864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7ob1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo\|dpram_7ob1:FIFOram " "Elaborating entity \"dpram_7ob1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo\|dpram_7ob1:FIFOram\"" {  } { { "db/a_dpfifo_54c1.tdf" "FIFOram" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_54c1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906034869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vu1 " "Found entity 1: altsyncram_0vu1" {  } { { "db/altsyncram_0vu1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_0vu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906035147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906035147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0vu1 mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo\|dpram_7ob1:FIFOram\|altsyncram_0vu1:altsyncram1 " "Elaborating entity \"altsyncram_0vu1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo\|dpram_7ob1:FIFOram\|altsyncram_0vu1:altsyncram1\"" {  } { { "db/dpram_7ob1.tdf" "altsyncram1" { Text "/sshfs/s103060/example6/example_project/db/dpram_7ob1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906035150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_khb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_khb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_khb " "Found entity 1: cntr_khb" {  } { { "db/cntr_khb.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/cntr_khb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906035938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906035938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_khb mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo\|cntr_khb:rd_ptr_count " "Elaborating entity \"cntr_khb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_kbf1:auto_generated\|a_dpfifo_54c1:dpfifo\|cntr_khb:rd_ptr_count\"" {  } { { "db/a_dpfifo_54c1.tdf" "rd_ptr_count" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_54c1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906035941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0:mm_interconnect_0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "mm_interconnect_0" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906035976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d0_avl_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d0_avl_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v" "d0_avl_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906036160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:if0_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:if0_avl_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v" "if0_avl_translator" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906036224 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[513\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[513\]\"" {  } { { "db/altsyncram_r2j1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_r2j1.tdf" 14402 2 0 } } { "db/a_dpfifo_lvb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_lvb1.tdf" 47 2 0 } } { "db/scfifo_n5f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_n5f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 427 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050607 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_n5f1:auto_generated|a_dpfifo_lvb1:dpfifo|altsyncram_r2j1:FIFOram|ram_block1a513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[514\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[514\]\"" {  } { { "db/altsyncram_r2j1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_r2j1.tdf" 14430 2 0 } } { "db/a_dpfifo_lvb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_lvb1.tdf" 47 2 0 } } { "db/scfifo_n5f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_n5f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 427 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050607 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_n5f1:auto_generated|a_dpfifo_lvb1:dpfifo|altsyncram_r2j1:FIFOram|ram_block1a514"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[515\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[515\]\"" {  } { { "db/altsyncram_r2j1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_r2j1.tdf" 14458 2 0 } } { "db/a_dpfifo_lvb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_lvb1.tdf" 47 2 0 } } { "db/scfifo_n5f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_n5f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 427 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050607 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_n5f1:auto_generated|a_dpfifo_lvb1:dpfifo|altsyncram_r2j1:FIFOram|ram_block1a515"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[516\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[516\]\"" {  } { { "db/altsyncram_r2j1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_r2j1.tdf" 14486 2 0 } } { "db/a_dpfifo_lvb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_lvb1.tdf" 47 2 0 } } { "db/scfifo_n5f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_n5f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 427 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050607 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_n5f1:auto_generated|a_dpfifo_lvb1:dpfifo|altsyncram_r2j1:FIFOram|ram_block1a516"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[517\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[517\]\"" {  } { { "db/altsyncram_r2j1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_r2j1.tdf" 14514 2 0 } } { "db/a_dpfifo_lvb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_lvb1.tdf" 47 2 0 } } { "db/scfifo_n5f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_n5f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 427 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050607 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_n5f1:auto_generated|a_dpfifo_lvb1:dpfifo|altsyncram_r2j1:FIFOram|ram_block1a517"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[518\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[518\]\"" {  } { { "db/altsyncram_r2j1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_r2j1.tdf" 14542 2 0 } } { "db/a_dpfifo_lvb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_lvb1.tdf" 47 2 0 } } { "db/scfifo_n5f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_n5f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 427 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050607 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_n5f1:auto_generated|a_dpfifo_lvb1:dpfifo|altsyncram_r2j1:FIFOram|ram_block1a518"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[543\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_n5f1:auto_generated\|a_dpfifo_lvb1:dpfifo\|altsyncram_r2j1:FIFOram\|q_b\[543\]\"" {  } { { "db/altsyncram_r2j1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_r2j1.tdf" 15242 2 0 } } { "db/a_dpfifo_lvb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_lvb1.tdf" 47 2 0 } } { "db/scfifo_n5f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_n5f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 427 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050607 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_n5f1:auto_generated|a_dpfifo_lvb1:dpfifo|altsyncram_r2j1:FIFOram|ram_block1a543"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1463906050607 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1463906050607 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[1\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5vi1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_5vi1.tdf" 66 2 0 } } { "db/a_dpfifo_qtb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 47 2 0 } } { "db/scfifo_s3f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_s3f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050630 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_s3f1:auto_generated|a_dpfifo_qtb1:dpfifo|altsyncram_5vi1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[2\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_5vi1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_5vi1.tdf" 94 2 0 } } { "db/a_dpfifo_qtb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 47 2 0 } } { "db/scfifo_s3f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_s3f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050630 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_s3f1:auto_generated|a_dpfifo_qtb1:dpfifo|altsyncram_5vi1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[3\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_5vi1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_5vi1.tdf" 122 2 0 } } { "db/a_dpfifo_qtb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 47 2 0 } } { "db/scfifo_s3f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_s3f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050630 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_s3f1:auto_generated|a_dpfifo_qtb1:dpfifo|altsyncram_5vi1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[4\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_5vi1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_5vi1.tdf" 150 2 0 } } { "db/a_dpfifo_qtb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 47 2 0 } } { "db/scfifo_s3f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_s3f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050630 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_s3f1:auto_generated|a_dpfifo_qtb1:dpfifo|altsyncram_5vi1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[5\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_5vi1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_5vi1.tdf" 178 2 0 } } { "db/a_dpfifo_qtb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 47 2 0 } } { "db/scfifo_s3f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_s3f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050630 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_s3f1:auto_generated|a_dpfifo_qtb1:dpfifo|altsyncram_5vi1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[6\] " "Synthesized away node \"mem_if_ddr3_emif_0_example_design_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_s3f1:auto_generated\|a_dpfifo_qtb1:dpfifo\|altsyncram_5vi1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_5vi1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_5vi1.tdf" 206 2 0 } } { "db/a_dpfifo_qtb1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/a_dpfifo_qtb1.tdf" 47 2 0 } } { "db/scfifo_s3f1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/scfifo_s3f1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 425 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906050630 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_s3f1:auto_generated|a_dpfifo_qtb1:dpfifo|altsyncram_5vi1:FIFOram|ram_block1a6"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1463906050630 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1463906050630 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463906067679 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1463906067679 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1463906067679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463906067772 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463906067772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8er1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8er1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8er1 " "Found entity 1: altsyncram_8er1" {  } { { "db/altsyncram_8er1.tdf" "" { Text "/sshfs/s103060/example6/example_project/db/altsyncram_8er1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463906067905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463906067905 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1463906069192 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906081886 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4095 " "4095 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1463906092323 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[63\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[63\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[63\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[62\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[62\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[62\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[61\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[61\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[61\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[60\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[60\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[60\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[59\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[59\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[59\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[58\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[58\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[58\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[57\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[57\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[57\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[56\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[56\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[56\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[55\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[55\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[55\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[54\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[54\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[54\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[53\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[53\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[53\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[52\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[52\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[52\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[51\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[51\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[51\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[50\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[50\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[50\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[49\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[49\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[49\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[48\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[48\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[48\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[47\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[47\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[47\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[46\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[46\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[46\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[45\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[45\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[45\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[44\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[44\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[44\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[43\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[43\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[43\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[42\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[42\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[42\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[41\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[41\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[41\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[40\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[40\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[40\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[39\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[39\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[39\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[38\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[38\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[38\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[37\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[37\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[37\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[36\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[36\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[36\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[35\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[35\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[35\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[34\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[34\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[34\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[33\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[33\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[33\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[32\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[32\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[32\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[31\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[31\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[31\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[30\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[30\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[30\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[29\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[29\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[29\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[28\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[28\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[28\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[27\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[27\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[27\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[26\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[26\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[26\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[25\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[25\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[25\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[24\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[24\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[24\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[23\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[23\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[23\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[22\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[22\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[22\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[21\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[21\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[21\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[20\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[20\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[20\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[19\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[19\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[19\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[18\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[18\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[18\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[17\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[17\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[17\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[16\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[16\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[16\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[15\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[15\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[15\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[14\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[14\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[14\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[63\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[63\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[63\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[62\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[62\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[62\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[61\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[61\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[61\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[60\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[60\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[60\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[59\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[59\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[59\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[58\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[58\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[58\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[57\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[57\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[57\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[56\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[56\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[56\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[55\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[55\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[55\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[54\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[54\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[54\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[53\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[53\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[53\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[52\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[52\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[52\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[51\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[51\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[51\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[50\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[50\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[50\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[49\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[49\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[49\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[48\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[48\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[48\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[47\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[47\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[47\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[46\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[46\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[46\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[45\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[45\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[45\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[44\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[44\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[44\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[43\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[43\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[43\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[42\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[42\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[42\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[41\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[41\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[41\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[40\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[40\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[40\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[39\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[39\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[39\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[38\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[38\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[38\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[37\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[37\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[37\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[36\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[36\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[36\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[35\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[35\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[35\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[34\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[34\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[34\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[33\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[33\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[33\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[32\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[32\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[32\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[31\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[31\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[31\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[30\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[30\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[30\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[29\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[29\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[29\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[28\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[28\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[28\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[27\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[27\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[27\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[26\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[26\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[26\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[25\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[25\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[25\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[24\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[24\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[24\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[23\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[23\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[23\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[22\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[22\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[22\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[21\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[21\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[21\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[20\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[20\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[20\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[19\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[19\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[19\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[18\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[18\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[18\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[17\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[17\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[17\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[16\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[16\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[16\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[15\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[15\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[15\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[14\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[14\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[14\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[63\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[63\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[63\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[62\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[62\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[62\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[61\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[61\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[61\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[60\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[60\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[60\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[59\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[59\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[59\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[58\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[58\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[58\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[57\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[57\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[57\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[56\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[56\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[56\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[55\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[55\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[55\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[54\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[54\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[54\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[53\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[53\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[53\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[52\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[52\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[52\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[51\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[51\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[51\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[50\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[50\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[50\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[49\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[49\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[49\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[48\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[48\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[48\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[47\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[47\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[47\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[46\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[46\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[46\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[45\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[45\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[45\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[44\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[44\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[44\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[43\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[43\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[43\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[42\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[42\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[42\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[41\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[41\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[41\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[40\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[40\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[40\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[39\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[39\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[39\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[38\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[38\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[38\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[37\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[37\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[37\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[36\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[36\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[36\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[35\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[35\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[35\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[34\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[34\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[34\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[33\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[33\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[33\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[32\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[32\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[32\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[31\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[31\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[31\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[30\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[30\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[30\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[29\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[29\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[29\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[28\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[28\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[28\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[27\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[27\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[27\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[26\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[26\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[26\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[25\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[25\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[25\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[24\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[24\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[24\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[23\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[23\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[23\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[22\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[22\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[22\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[21\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[21\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[21\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[20\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[20\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[20\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[19\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[19\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[19\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[18\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[18\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[18\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[17\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[17\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[17\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[16\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[16\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[16\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[15\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[15\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[15\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[14\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[63\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[63\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[63\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[62\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[62\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[62\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[61\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[61\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[61\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[60\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[60\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[60\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[59\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[59\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[59\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[58\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[58\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[58\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[57\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[57\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[57\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[56\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[56\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[56\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[55\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[55\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[55\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[54\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[54\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[54\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[53\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[53\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[53\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[52\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[52\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[52\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[51\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[51\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[51\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[50\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[50\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[50\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[49\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[49\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[49\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[48\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[48\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[48\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[47\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[47\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[47\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[46\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[46\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[46\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[45\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[45\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[45\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[44\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[44\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[44\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[43\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[43\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[43\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[42\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[42\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[42\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[41\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[41\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[41\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[40\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[40\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[40\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[39\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[39\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[39\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[38\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[38\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[38\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[37\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[37\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[37\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[36\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[36\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[36\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[35\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[35\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[35\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[34\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[34\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[34\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[33\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[33\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[33\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[32\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[32\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[32\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[31\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[31\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[31\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[30\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[30\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[30\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[29\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[29\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[29\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[28\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[28\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[28\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[27\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[27\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[27\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[26\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[26\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[26\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[25\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[25\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[25\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[24\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[24\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[24\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[23\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[23\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[23\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[22\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[22\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[22\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[21\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[21\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[21\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[20\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[20\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[20\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[19\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[19\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[19\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[18\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[18\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[18\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[17\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[17\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[17\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[16\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[16\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[16\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[15\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[15\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[15\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[14\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uodt_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uodt_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uodt_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uodt_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[1\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[1\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[2\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[2\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[3\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[3\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[4\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[4\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[5\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[5\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[6\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[6\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[7\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[7\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucas_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucas_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucas_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucas_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uwe_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uwe_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uwe_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uwe_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uras_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uras_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uras_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uras_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucke_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucke_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucke_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucke_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[7\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[7\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[7\]" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[6\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[6\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[6\]" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[5\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[5\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[5\]" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[4\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[4\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[4\]" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[3\]" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[2\]" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[1\]" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[0\]" { Text "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906092601 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1463906092601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906093883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example.map.smsg " "Generated suppressed messages file /sshfs/s103060/example6/example_project/mem_if_ddr3_emif_0_example_design_example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1463906094885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1866 417 8 0 0 " "Adding 1866 node(s), including 417 DDIO, 8 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463906103073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463906103073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22631 " "Implemented 22631 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463906106786 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463906106786 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1463906106786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18948 " "Implemented 18948 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463906106786 ""} { "Info" "ICUT_CUT_TM_RAMS" "2104 " "Implemented 2104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1463906106786 ""} { "Info" "ICUT_CUT_TM_PLLS" "8 " "Implemented 8 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1463906106786 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1463906106786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463906106786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1638 " "Peak virtual memory: 1638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463906107852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 10:35:07 2016 " "Processing ended: Sun May 22 10:35:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463906107852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463906107852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463906107852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463906107852 ""}
