// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

input in;
output out;

and_gate(in,out);

// design the module

and_gate(a,b,out);  
endmodule
