{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664251373245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664251373259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 01:02:53 2022 " "Processing started: Tue Sep 27 01:02:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664251373259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251373259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251373259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664251373953 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1664251373953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_tb-test " "Found design unit 1: ULA_tb-test" {  } { { "ULA_tb.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/ULA_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398654 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_tb " "Found entity 1: ULA_tb" {  } { { "ULA_tb.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/ULA_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_l-comportamento " "Found design unit 1: shift_l-comportamento" {  } { { "shift_l.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/shift_l.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398657 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_l " "Found entity 1: shift_l" {  } { { "shift_l.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/shift_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-op " "Found design unit 1: ULA-op" {  } { { "ULA.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398660 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-hard " "Found design unit 1: subtrator-hard" {  } { { "subtrator.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/subtrator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398663 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-hard " "Found design unit 1: somador-hard" {  } { { "somador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/somador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398666 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_or-hard " "Found design unit 1: porta_or-hard" {  } { { "porta_or.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/porta_or.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398669 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_or " "Found entity 1: porta_or" {  } { { "porta_or.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/porta_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_not-hard " "Found design unit 1: porta_not-hard" {  } { { "porta_not.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/porta_not.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398671 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_not " "Found entity 1: porta_not" {  } { { "porta_not.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/porta_not.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_and-hard " "Found design unit 1: porta_and-hard" {  } { { "porta_and.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/porta_and.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398674 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_and " "Found entity 1: porta_and" {  } { { "porta_and.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/porta_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex-hard " "Found design unit 1: multiplex-hard" {  } { { "multiplex.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/multiplex.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398677 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/multiplex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-hard " "Found design unit 1: incrementador-hard" {  } { { "incrementador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/incrementador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398680 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrementador-hard " "Found design unit 1: decrementador-hard" {  } { { "decrementador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/decrementador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398682 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrementador " "Found entity 1: decrementador" {  } { { "decrementador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/decrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_r-comportamento " "Found design unit 1: shift_r-comportamento" {  } { { "shift_r.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/shift_r.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398685 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_r " "Found entity 1: shift_r" {  } { { "shift_r.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/shift_r.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664251398685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398685 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_logic_vector ULA_tb.vhd(44) " "VHDL Type Mismatch error at ULA_tb.vhd(44): indexed name returns a value whose type does not match \"std_logic_vector\", the type of the target expression" {  } { { "ULA_tb.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1PHI/ULA/ULA_tb.vhd" 44 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Analysis & Synthesis" 0 -1 1664251398686 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664251398920 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 27 01:03:18 2022 " "Processing ended: Tue Sep 27 01:03:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664251398920 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664251398920 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664251398920 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664251398920 ""}
