Analysis & Elaboration report for processor
Sun Feb  2 16:58:03 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for processor:uut|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated
  6. Parameter Settings for User Entity Instance: processor:uut|adder:PCAdder
  7. Parameter Settings for User Entity Instance: processor:uut|instructionMemory:IM|altsyncram:altsyncram_component
  8. Parameter Settings for User Entity Instance: processor:uut|InstructionQueue:IQ
  9. Parameter Settings for User Entity Instance: processor:uut|controlUnit:cu
 10. Parameter Settings for User Entity Instance: processor:uut|mux2x1:immMux
 11. Parameter Settings for User Entity Instance: processor:uut|ROB:rob
 12. Parameter Settings for User Entity Instance: processor:uut|mux2x1:immVal
 13. Parameter Settings for User Entity Instance: processor:uut|ALU:alu1
 14. Parameter Settings for User Entity Instance: processor:uut|ALU:alu2
 15. altsyncram Parameter Settings by Entity Instance
 16. Analysis & Elaboration Settings
 17. Port Connectivity Checks: "processor:uut|ALU:alu2"
 18. Port Connectivity Checks: "processor:uut|ALU:alu1"
 19. Port Connectivity Checks: "processor:uut|ROB:rob"
 20. Port Connectivity Checks: "processor:uut|controlUnit:cu"
 21. Port Connectivity Checks: "processor:uut|InstructionQueue:IQ"
 22. Port Connectivity Checks: "processor:uut|programCounter:pc"
 23. Port Connectivity Checks: "processor:uut|adder:PCAdder"
 24. Port Connectivity Checks: "processor:uut"
 25. Analysis & Elaboration Messages
 26. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun Feb  2 16:58:03 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; processor                                      ;
; Top-level Entity Name              ; testbench                                      ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
; UFM blocks                         ; N/A until Partition Merge                      ;
; ADC blocks                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------+
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |testbench|processor:uut|instructionMemory:IM ; instructionMemory.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:uut|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:uut|adder:PCAdder ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; size           ; 10    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:uut|instructionMemory:IM|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                   ; Type                             ;
+------------------------------------+-----------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                          ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                          ;
; WIDTH_A                            ; 32                                      ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                                      ; Signed Integer                   ;
; NUMWORDS_A                         ; 1024                                    ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                          ;
; WIDTH_B                            ; 1                                       ; Untyped                          ;
; WIDTHAD_B                          ; 1                                       ; Untyped                          ;
; NUMWORDS_B                         ; 1                                       ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M9K                                     ; Untyped                          ;
; BYTE_SIZE                          ; 8                                       ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                          ;
; INIT_FILE                          ; instructionMemoryInitializationFile.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 1024                                    ; Signed Integer                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                          ;
; DEVICE_FAMILY                      ; MAX 10                                  ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_11g1                         ; Untyped                          ;
+------------------------------------+-----------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:uut|InstructionQueue:IQ ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; QUEUE_SIZE     ; 1000  ; Unsigned Binary                                       ;
; INSTR_WIDTH    ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:uut|controlUnit:cu ;
+----------------+--------+-------------------------------------------------+
; Parameter Name ; Value  ; Type                                            ;
+----------------+--------+-------------------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                                 ;
; _addi          ; 001000 ; Unsigned Binary                                 ;
; _ori_          ; 001101 ; Unsigned Binary                                 ;
; _xori_         ; 001110 ; Unsigned Binary                                 ;
; _andi_         ; 001100 ; Unsigned Binary                                 ;
; _slti_         ; 001010 ; Unsigned Binary                                 ;
; _lw            ; 100011 ; Unsigned Binary                                 ;
; _sw            ; 101011 ; Unsigned Binary                                 ;
; _beq           ; 000100 ; Unsigned Binary                                 ;
; _j_            ; 000010 ; Unsigned Binary                                 ;
; _jal_          ; 000011 ; Unsigned Binary                                 ;
; _bne_          ; 000101 ; Unsigned Binary                                 ;
; _add_          ; 100000 ; Unsigned Binary                                 ;
; _sub_          ; 100010 ; Unsigned Binary                                 ;
; _and_          ; 100100 ; Unsigned Binary                                 ;
; _or_           ; 100101 ; Unsigned Binary                                 ;
; _slt_          ; 101010 ; Unsigned Binary                                 ;
; _xor_          ; 100110 ; Unsigned Binary                                 ;
; _nor_          ; 100111 ; Unsigned Binary                                 ;
; _sll_          ; 000000 ; Unsigned Binary                                 ;
; _srl_          ; 000010 ; Unsigned Binary                                 ;
; _jr_           ; 001000 ; Unsigned Binary                                 ;
+----------------+--------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:uut|mux2x1:immMux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; size           ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:uut|ROB:rob ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; QUEUE_SIZE     ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:uut|mux2x1:immVal ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; size           ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:uut|ALU:alu1 ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; data_width     ; 32                               ; Signed Integer  ;
; sel_width      ; 4                                ; Signed Integer  ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:uut|ALU:alu2 ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; data_width     ; 32                               ; Signed Integer  ;
; sel_width      ; 4                                ; Signed Integer  ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                  ;
; Entity Instance                           ; processor:uut|instructionMemory:IM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; testbench          ; processor          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:uut|ALU:alu2"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:uut|ALU:alu1"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:uut|ROB:rob"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:uut|controlUnit:cu"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Branch     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemReadEn  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemtoReg   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemWriteEn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegWriteEn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bne        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jal        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jr         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:uut|InstructionQueue:IQ"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; enqueue ; Input  ; Info     ; Stuck at VCC                                                                        ;
; full    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "processor:uut|programCounter:pc" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; hold ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "processor:uut|adder:PCAdder" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; in2[9..1] ; Input ; Info     ; Stuck at GND             ;
; in2[0]    ; Input ; Info     ; Stuck at VCC             ;
+-----------+-------+----------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:uut"                                                                                                         ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; PC   ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "PC[9..8]" have no fanouts ;
; PC   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Feb  2 16:57:55 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/adder.v Line: 3
Info (12021): Found 4 design units, including 4 entities, in source file pipes.v
    Info (12023): Found entity 1: IFID File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v Line: 1
    Info (12023): Found entity 2: IDISS File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v Line: 17
    Info (12023): Found entity 3: EXMEM File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v Line: 34
    Info (12023): Found entity 4: MEMWB File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v Line: 48
Warning (12019): Can't analyze file -- file dataMemory.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1 File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/mux2x1.v Line: 1
    Info (12023): Found entity 2: mux4x1 File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/mux2x1.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: SignExtender File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/SignExtender.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/registerFile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlUnit File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/programCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rob.v
    Info (12023): Found entity 1: ROB File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rat.v
    Info (12023): Found entity 1: RAT File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/RAT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reservation_station.v
    Info (12023): Found entity 1: reservation_station File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/reservation_station.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionqueue.v
    Info (12023): Found entity 1: InstructionQueue File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at processor.v(22): created implicit net for "whateverthefuck" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 22
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10175): Verilog HDL warning at testbench.v(12): ignoring unsupported system task File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v Line: 12
Warning (10755): Verilog HDL warning at testbench.v(15): assignments to clk create a combinational loop File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v Line: 15
Info (12128): Elaborating entity "processor" for hierarchy "processor:uut" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at processor.v(22): object "whateverthefuck" assigned a value but never read File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 22
Warning (10230): Verilog HDL assignment warning at processor.v(22): truncated value with size 32 to match size of target (1) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 22
Info (12128): Elaborating entity "adder" for hierarchy "processor:uut|adder:PCAdder" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 19
Info (12128): Elaborating entity "programCounter" for hierarchy "processor:uut|programCounter:pc" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 20
Info (12128): Elaborating entity "instructionMemory" for hierarchy "processor:uut|instructionMemory:IM" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 21
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:uut|instructionMemory:IM|altsyncram:altsyncram_component" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v Line: 82
Info (12130): Elaborated megafunction instantiation "processor:uut|instructionMemory:IM|altsyncram:altsyncram_component" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v Line: 82
Info (12133): Instantiated megafunction "processor:uut|instructionMemory:IM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instructionMemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_11g1.tdf
    Info (12023): Found entity 1: altsyncram_11g1 File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_11g1" for hierarchy "processor:uut|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "InstructionQueue" for hierarchy "processor:uut|InstructionQueue:IQ" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 34
Info (12128): Elaborating entity "controlUnit" for hierarchy "processor:uut|controlUnit:cu" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 46
Info (12128): Elaborating entity "mux2x1" for hierarchy "processor:uut|mux2x1:immMux" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 49
Info (12128): Elaborating entity "SignExtender" for hierarchy "processor:uut|SignExtender:se" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 51
Info (12128): Elaborating entity "ROB" for hierarchy "processor:uut|ROB:rob" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 80
Warning (10230): Verilog HDL assignment warning at ROB.v(46): truncated value with size 32 to match size of target (5) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v Line: 46
Warning (10230): Verilog HDL assignment warning at ROB.v(66): truncated value with size 32 to match size of target (5) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v Line: 66
Warning (10230): Verilog HDL assignment warning at ROB.v(70): truncated value with size 32 to match size of target (5) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v Line: 70
Info (12128): Elaborating entity "RAT" for hierarchy "processor:uut|RAT:rat" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 99
Info (12128): Elaborating entity "registerFile" for hierarchy "processor:uut|registerFile:rf" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 103
Info (12128): Elaborating entity "mux2x1" for hierarchy "processor:uut|mux2x1:immVal" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 106
Info (12128): Elaborating entity "reservation_station" for hierarchy "processor:uut|reservation_station:rsarithmetic" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 135
Warning (10230): Verilog HDL assignment warning at reservation_station.v(122): truncated value with size 32 to match size of target (2) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/reservation_station.v Line: 122
Info (12128): Elaborating entity "ALU" for hierarchy "processor:uut|ALU:alu1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v Line: 140
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v Line: 4
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Sun Feb  2 16:58:03 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:18


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg.


