// Seed: 3531700086
module module_0 (
    input wor id_0,
    output uwire id_1,
    input supply0 id_2,
    input wire id_3,
    output wand id_4
);
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  =  1  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  =  id_12  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
  wire id_26;
  assign id_24 = 1;
  id_27(
      .id_0(id_21), .id_1(id_11), .id_2(id_13 - id_19)
  );
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    output supply1 id_9,
    input supply0 id_10
);
  integer id_12 (.id_0(id_0));
  wire id_13, id_14;
  module_0(
      id_8, id_9, id_5, id_7, id_9
  );
  wire id_15;
  if (1) begin
    assign id_2 = 1'b0;
  end
  wire id_16;
  wire id_17 = 1'b0;
  wire id_18;
  supply1 id_19;
  always_comb begin
    id_19 = id_1;
  end
endmodule
