# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../JESD204B.ip_user_files/ipstatic" \
"../../../../JESD204B.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../JESD204B.srcs/sources_1/new/BOTTOM.v" \
"../../../../JESD204B.srcs/sources_1/new/DATA_LINK.v" \
"../../../../JESD204B.srcs/sources_1/new/DESER.v" \
"../../../../JESD204B.srcs/sources_1/new/Data_Link_RX.v" \
"../../../../JESD204B.srcs/sources_1/new/RX_TRANSPORT.v" \
"../../../../JESD204B.srcs/sources_1/new/SER.v" \
"../../../../JESD204B.srcs/sources_1/new/TEST.v" \
"../../../../JESD204B.srcs/sources_1/new/TOP.v" \
"../../../../JESD204B.srcs/sources_1/new/TRANSPORT.v" \
"../../../../JESD204B.srcs/sim_1/new/tb_TEST.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
