{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652703543217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652703543218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 17:49:01 2022 " "Processing started: Mon May 16 17:49:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652703543218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703543218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703543218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652703543550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652703543550 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_sync.v(60) " "Verilog HDL information at router_sync.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/router_sync.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_sync.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652703550635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sync " "Found entity 1: router_sync" {  } { { "../../rtl/router_sync.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652703550636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550636 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_reg.v(56) " "Verilog HDL information at router_reg.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652703550637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_reg " "Found entity 1: router_reg" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652703550637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550637 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fsm.v(48) " "Verilog HDL warning at router_fsm.v(48): extended using \"x\" or \"z\"" {  } { { "../../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652703550638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fsm " "Found entity 1: router_fsm" {  } { { "../../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652703550639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550639 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(44) " "Verilog HDL warning at router_fifo.v(44): extended using \"x\" or \"z\"" {  } { { "../../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652703550640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(74) " "Verilog HDL warning at router_fifo.v(74): extended using \"x\" or \"z\"" {  } { { "../../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652703550640 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_fifo.v(47) " "Verilog HDL information at router_fifo.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652703550640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fifo " "Found entity 1: router_fifo" {  } { { "../../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652703550640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_top " "Found entity 1: router_top" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652703550641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pointer_equal router_fifo.v(36) " "Verilog HDL Implicit Net warning at router_fifo.v(36): created implicit net for \"pointer_equal\"" {  } { { "../../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parity_done router_top.v(35) " "Verilog HDL Implicit Net warning at router_top.v(35): created implicit net for \"parity_done\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_0 router_top.v(37) " "Verilog HDL Implicit Net warning at router_top.v(37): created implicit net for \"soft_reset_0\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_1 router_top.v(38) " "Verilog HDL Implicit Net warning at router_top.v(38): created implicit net for \"soft_reset_1\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_2 router_top.v(39) " "Verilog HDL Implicit Net warning at router_top.v(39): created implicit net for \"soft_reset_2\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_full router_top.v(40) " "Verilog HDL Implicit Net warning at router_top.v(40): created implicit net for \"fifo_full\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "low_pkt_valid router_top.v(41) " "Verilog HDL Implicit Net warning at router_top.v(41): created implicit net for \"low_pkt_valid\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_empty_0 router_top.v(42) " "Verilog HDL Implicit Net warning at router_top.v(42): created implicit net for \"fifo_empty_0\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_empty_1 router_top.v(43) " "Verilog HDL Implicit Net warning at router_top.v(43): created implicit net for \"fifo_empty_1\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_empty_2 router_top.v(44) " "Verilog HDL Implicit Net warning at router_top.v(44): created implicit net for \"fifo_empty_2\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "detect_add router_top.v(46) " "Verilog HDL Implicit Net warning at router_top.v(46): created implicit net for \"detect_add\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_state router_top.v(47) " "Verilog HDL Implicit Net warning at router_top.v(47): created implicit net for \"ld_state\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "laf_state router_top.v(48) " "Verilog HDL Implicit Net warning at router_top.v(48): created implicit net for \"laf_state\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_state router_top.v(49) " "Verilog HDL Implicit Net warning at router_top.v(49): created implicit net for \"full_state\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_enb_reg router_top.v(50) " "Verilog HDL Implicit Net warning at router_top.v(50): created implicit net for \"write_enb_reg\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_int_reg router_top.v(51) " "Verilog HDL Implicit Net warning at router_top.v(51): created implicit net for \"rst_int_reg\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lfd_state router_top.v(52) " "Verilog HDL Implicit Net warning at router_top.v(52): created implicit net for \"lfd_state\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_0 router_top.v(85) " "Verilog HDL Implicit Net warning at router_top.v(85): created implicit net for \"full_0\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_1 router_top.v(96) " "Verilog HDL Implicit Net warning at router_top.v(96): created implicit net for \"full_1\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_2 router_top.v(107) " "Verilog HDL Implicit Net warning at router_top.v(107): created implicit net for \"full_2\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_top " "Elaborating entity \"router_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652703550668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fsm router_fsm:FSM " "Elaborating entity \"router_fsm\" for hierarchy \"router_fsm:FSM\"" {  } { { "../../rtl/router_top.v" "FSM" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 router_fsm.v(48) " "Verilog HDL assignment warning at router_fsm.v(48): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652703550670 "|router_top|router_fsm:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_reg router_reg:REGISTER " "Elaborating entity \"router_reg\" for hierarchy \"router_reg:REGISTER\"" {  } { { "../../rtl/router_top.v" "REGISTER" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550678 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packet_parity_byte router_reg.v(27) " "Verilog HDL or VHDL warning at router_reg.v(27): object \"packet_parity_byte\" assigned a value but never read" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652703550678 "|router_top|router_reg:REGISTER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packet_parity_loaded router_reg.v(28) " "Verilog HDL or VHDL warning at router_reg.v(28): object \"packet_parity_loaded\" assigned a value but never read" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652703550678 "|router_top|router_reg:REGISTER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in router_reg.v(41) " "Verilog HDL Always Construct warning at router_reg.v(41): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652703550679 "|router_top|router_reg:REGISTER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "header_byte router_reg.v(36) " "Verilog HDL Always Construct warning at router_reg.v(36): inferring latch(es) for variable \"header_byte\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652703550679 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[0\] router_reg.v(36) " "Inferred latch for \"header_byte\[0\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550681 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[1\] router_reg.v(36) " "Inferred latch for \"header_byte\[1\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550681 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[2\] router_reg.v(36) " "Inferred latch for \"header_byte\[2\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550681 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[3\] router_reg.v(36) " "Inferred latch for \"header_byte\[3\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550681 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[4\] router_reg.v(36) " "Inferred latch for \"header_byte\[4\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550681 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[5\] router_reg.v(36) " "Inferred latch for \"header_byte\[5\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550681 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[6\] router_reg.v(36) " "Inferred latch for \"header_byte\[6\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550681 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[7\] router_reg.v(36) " "Inferred latch for \"header_byte\[7\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703550681 "|router_top|router_reg:REGISTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fifo router_fifo:FIFO_0 " "Elaborating entity \"router_fifo\" for hierarchy \"router_fifo:FIFO_0\"" {  } { { "../../rtl/router_top.v" "FIFO_0" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus router_fifo.v(22) " "Verilog HDL or VHDL warning at router_fifo.v(22): object \"bus\" assigned a value but never read" {  } { { "../../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652703550686 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 router_fifo.v(44) " "Verilog HDL assignment warning at router_fifo.v(44): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652703550686 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(49) " "Verilog HDL assignment warning at router_fifo.v(49): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652703550687 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(58) " "Verilog HDL assignment warning at router_fifo.v(58): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652703550687 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 router_fifo.v(74) " "Verilog HDL assignment warning at router_fifo.v(74): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652703550688 "|router_top|router_fifo:FIFO_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sync router_sync:SYNCHRONIZER " "Elaborating entity \"router_sync\" for hierarchy \"router_sync:SYNCHRONIZER\"" {  } { { "../../rtl/router_top.v" "SYNCHRONIZER" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703550708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_sync.v(75) " "Verilog HDL assignment warning at router_sync.v(75): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/router_sync.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_sync.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652703550708 "|router_top|router_sync:SYNCHRONIZER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_sync.v(82) " "Verilog HDL assignment warning at router_sync.v(82): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/router_sync.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_sync.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652703550709 "|router_top|router_sync:SYNCHRONIZER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_sync.v(89) " "Verilog HDL assignment warning at router_sync.v(89): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/router_sync.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_sync.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652703550709 "|router_top|router_sync:SYNCHRONIZER"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652703551890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/quartus/ROUTER_TOP/output_files/router_top.map.smsg " "Generated suppressed messages file D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/quartus/ROUTER_TOP/output_files/router_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703552670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652703552761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703552761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1337 " "Implemented 1337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652703552834 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652703552834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1294 " "Implemented 1294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652703552834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652703552834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652703552847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 17:49:12 2022 " "Processing ended: Mon May 16 17:49:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652703552847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652703552847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652703552847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703552847 ""}
