{
    "CMSSW_7_1_X_2014-09-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-05-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-23-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-01-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-18-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-20-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-08-28-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-17-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-06-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-13-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-09-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-12-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-24-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-23-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-05-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-22-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-10-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-06-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-08-21-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-08-28-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-19-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-03-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-29-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-09-16-1900": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-01-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ASAN_X_2014-09-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-22-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-30-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-10-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-09-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-27-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-24-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-03-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-06-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-11-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-19-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-08-30-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-25-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_2_CLANG_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-05-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-06-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-14-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-28-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-08-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-03-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-06-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-07-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-14-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-16-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-05-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-28-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-06-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-01-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-23-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-02-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-10-0200": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-03-0900": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-28-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_2_X_2014-09-07-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-12-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-24-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-26-0800": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-09-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_3_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-29-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-13-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-08-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-31-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-11-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-26-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-26-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-22-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-26-0800": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-31-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-08-21-1400": "slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-08-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-10-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-03-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-04-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-02-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-05-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-05-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-16-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-08-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-03-1200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-20-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-25-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-16-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-10-03-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-17-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-02-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-29-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-07-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-23-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-03-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-27-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-23-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-26-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-08-27-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-19-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-18-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-25-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-18-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-03-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-02-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-24-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-07-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-12-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-07-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-23-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-01-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-21-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-23-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-08-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-28-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-20-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-06-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-22-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-01-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-31-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-29-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-12-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-01-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-20-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-13-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-30-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-02-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-25-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_3_ASAN_X_2014-09-20-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-19-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-29-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-04-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-12-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-24-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-26-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-25-1400": "slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-04-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-10-07-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-20-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-22-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-09-17-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-28-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-06-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-04-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-29-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-03-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-24-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-07-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-26-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-24-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-04-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-01-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-13-1400": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-29-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-29-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-25-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-26-0800": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-05-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-13-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-15-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-25-1400": "slc5_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-07-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_3_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-25-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-01-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-21-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-17-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-18-1500": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-10-12-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-05-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-17-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-09-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-31-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-22-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-12-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-25-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-18-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-01-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-01-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-06-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-15-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-07-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-19-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-27-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-21-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-19-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-21-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-08-23-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-29-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-28-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-10-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-18-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-25-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-20-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-28-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-26-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-16-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-03-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-17-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-23-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-04-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-18-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-01-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-26-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-28-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-01-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-11-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-24-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-12-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-25-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-23-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-02-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-11-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-10-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-01-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-27-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-05-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-11-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-27-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-16-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-24-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-26-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-15-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-30-1200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-30-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-31-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-22-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-24-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-15-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-17-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-10-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-28-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-05-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-29-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-09-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-18-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-21-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_0_X_2014-10-02-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-28-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-09-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-25-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-21-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-04-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-03-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-11-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-12-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-24-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-19-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-17-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-25-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-09-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_1_DEVEL_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-13-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-25-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-23-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-04-1000": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-22-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-23-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-30-1600": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-03-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-03-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-21-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-30-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-13-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-25-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-06-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-30-1600": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-04-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-08-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-27-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-29-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-05-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-05-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-11-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-15-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-08-21-1400": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-28-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-12-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-29-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-20-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-27-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-17-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-23-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-04-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-14-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-23-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-23-1300": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-01-1000": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-21-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-22-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-14-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-24-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-30-1600": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-26-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-19-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-06-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-09-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-27-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-07-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-17-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-08-23-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-29-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-29-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-28-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-26-0800": "slc5_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-09-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ASAN_X_2014-09-22-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_GEANT10_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-31-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_3_GEANT10_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-20-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-14-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-02-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-05-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-23-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-03-1500": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-10-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-11-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-25-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-27-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-08-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-03-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-02-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-27-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-02-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-12-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-04-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-29-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-16-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-24-0900": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-08-25-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-16-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-17-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-11-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-29-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-14-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-04-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-31-0200": "slc5_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-01-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-08-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-23-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-22-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-24-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-27-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-05-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-18-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-22-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-24-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-23-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-09-1800": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-10-21-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-30-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-24-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-11-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-23-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-21-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-08-28-1000": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-01-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-15-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-27-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-21-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ICC_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-01-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-15-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-03-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-27-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-16-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-28-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-09-1800": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-22-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-05-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-25-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-05-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-18-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-09-30-1200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-17-1000": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-22-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-08-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-02-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-24-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-09-14-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-12-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-21-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-14-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_3_THREADED_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-02-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-21-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-19-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-20-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-24-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-02-1500": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-10-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-22-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-28-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-31-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-07-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-28-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-05-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-14-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-08-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-14-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-24-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-22-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-05-0200": "slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-14-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_2_THREADED_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-06-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-05-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-29-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-27-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-13-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-21-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-18-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-15-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-22-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-23-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-08-29-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-09-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-30-1400": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-30-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-30-1600": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-22-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-08-28-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-24-0900": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-13-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-12-0200": "slc6_amd64_gcc491,osx108_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-09-1400": "slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-25-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-02-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-08-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-02-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-24-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-22-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-02-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-28-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-06-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-19-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-24-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-02-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-20-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-11-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-15-1500": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-30-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-08-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-29-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-10-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-01-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-19-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-03-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-23-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-08-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-09-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-06-1200": "slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-02-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-25-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-30-1600": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_CLANG_X_2014-08-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-26-0800": "slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-10-04-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-23-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-02-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-04-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-08-26-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-07-1400": "slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-18-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-08-1000": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-05-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-10-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-07-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-08-24-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-25-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-22-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-10-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-04-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-11-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-26-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-10-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-22-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-10-04-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-26-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-28-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-07-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-06-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-19-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-07-0200": "slc6_amd64_gcc481"
}