// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "flat.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic flat::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic flat::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<16> flat::ap_ST_fsm_state1 = "1";
const sc_lv<16> flat::ap_ST_fsm_state2 = "10";
const sc_lv<16> flat::ap_ST_fsm_state3 = "100";
const sc_lv<16> flat::ap_ST_fsm_state4 = "1000";
const sc_lv<16> flat::ap_ST_fsm_state5 = "10000";
const sc_lv<16> flat::ap_ST_fsm_state6 = "100000";
const sc_lv<16> flat::ap_ST_fsm_state7 = "1000000";
const sc_lv<16> flat::ap_ST_fsm_state8 = "10000000";
const sc_lv<16> flat::ap_ST_fsm_state9 = "100000000";
const sc_lv<16> flat::ap_ST_fsm_state10 = "1000000000";
const sc_lv<16> flat::ap_ST_fsm_state11 = "10000000000";
const sc_lv<16> flat::ap_ST_fsm_state12 = "100000000000";
const sc_lv<16> flat::ap_ST_fsm_state13 = "1000000000000";
const sc_lv<16> flat::ap_ST_fsm_state14 = "10000000000000";
const sc_lv<16> flat::ap_ST_fsm_state15 = "100000000000000";
const sc_lv<16> flat::ap_ST_fsm_state16 = "1000000000000000";
const sc_lv<32> flat::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> flat::ap_const_lv32_1 = "1";
const sc_lv<1> flat::ap_const_lv1_0 = "0";
const sc_lv<32> flat::ap_const_lv32_2 = "10";
const sc_lv<32> flat::ap_const_lv32_3 = "11";
const sc_lv<32> flat::ap_const_lv32_E = "1110";
const sc_lv<32> flat::ap_const_lv32_F = "1111";
const sc_lv<9> flat::ap_const_lv9_0 = "000000000";
const sc_lv<1> flat::ap_const_lv1_1 = "1";
const sc_lv<3> flat::ap_const_lv3_0 = "000";
const sc_lv<5> flat::ap_const_lv5_0 = "00000";
const sc_lv<6> flat::ap_const_lv6_17 = "10111";
const sc_lv<6> flat::ap_const_lv6_16 = "10110";
const sc_lv<6> flat::ap_const_lv6_15 = "10101";
const sc_lv<6> flat::ap_const_lv6_14 = "10100";
const sc_lv<6> flat::ap_const_lv6_13 = "10011";
const sc_lv<6> flat::ap_const_lv6_12 = "10010";
const sc_lv<6> flat::ap_const_lv6_11 = "10001";
const sc_lv<6> flat::ap_const_lv6_10 = "10000";
const sc_lv<6> flat::ap_const_lv6_F = "1111";
const sc_lv<6> flat::ap_const_lv6_E = "1110";
const sc_lv<6> flat::ap_const_lv6_D = "1101";
const sc_lv<6> flat::ap_const_lv6_C = "1100";
const sc_lv<6> flat::ap_const_lv6_B = "1011";
const sc_lv<6> flat::ap_const_lv6_A = "1010";
const sc_lv<6> flat::ap_const_lv6_9 = "1001";
const sc_lv<6> flat::ap_const_lv6_8 = "1000";
const sc_lv<6> flat::ap_const_lv6_7 = "111";
const sc_lv<6> flat::ap_const_lv6_6 = "110";
const sc_lv<6> flat::ap_const_lv6_5 = "101";
const sc_lv<6> flat::ap_const_lv6_4 = "100";
const sc_lv<6> flat::ap_const_lv6_3 = "11";
const sc_lv<6> flat::ap_const_lv6_2 = "10";
const sc_lv<6> flat::ap_const_lv6_1 = "1";
const sc_lv<6> flat::ap_const_lv6_0 = "000000";
const sc_lv<3> flat::ap_const_lv3_5 = "101";
const sc_lv<3> flat::ap_const_lv3_1 = "1";
const sc_lv<9> flat::ap_const_lv9_50 = "1010000";
const sc_lv<2> flat::ap_const_lv2_0 = "00";
const sc_lv<9> flat::ap_const_lv9_10 = "10000";
const sc_lv<4> flat::ap_const_lv4_0 = "0000";
const sc_lv<5> flat::ap_const_lv5_10 = "10000";
const sc_lv<5> flat::ap_const_lv5_1 = "1";
const sc_lv<9> flat::ap_const_lv9_19 = "11001";
const sc_lv<32> flat::ap_const_lv32_13 = "10011";
const sc_lv<9> flat::ap_const_lv9_1 = "1";
const sc_lv<20> flat::ap_const_lv20_290 = "1010010000";
const bool flat::ap_const_boolean_1 = true;

flat::flat(sc_module_name name) : sc_module(name), mVcdFile(0) {
    cnn_urem_9ns_6ns_ibs_U20 = new cnn_urem_9ns_6ns_ibs<1,13,9,6,6>("cnn_urem_9ns_6ns_ibs_U20");
    cnn_urem_9ns_6ns_ibs_U20->clk(ap_clk);
    cnn_urem_9ns_6ns_ibs_U20->reset(ap_rst);
    cnn_urem_9ns_6ns_ibs_U20->start(grp_fu_684_ap_start);
    cnn_urem_9ns_6ns_ibs_U20->done(grp_fu_684_ap_done);
    cnn_urem_9ns_6ns_ibs_U20->din0(i_2_reg_566);
    cnn_urem_9ns_6ns_ibs_U20->din1(grp_fu_684_p1);
    cnn_urem_9ns_6ns_ibs_U20->ce(ap_var_for_const0);
    cnn_urem_9ns_6ns_ibs_U20->dout(grp_fu_684_p2);
    cnn_mul_mul_11ns_jbC_U21 = new cnn_mul_mul_11ns_jbC<1,1,11,9,20>("cnn_mul_mul_11ns_jbC_U21");
    cnn_mul_mul_11ns_jbC_U21->din0(mul_ln203_fu_750_p0);
    cnn_mul_mul_11ns_jbC_U21->din1(mul_ln203_fu_750_p1);
    cnn_mul_mul_11ns_jbC_U21->dout(mul_ln203_fu_750_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln15_1_fu_744_p2);
    sensitive << ( i_2_reg_566 );

    SC_METHOD(thread_add_ln15_fu_640_p2);
    sensitive << ( i_1_reg_544 );

    SC_METHOD(thread_add_ln203_4_fu_650_p2);
    sensitive << ( add_ln203_reg_770 );
    sensitive << ( zext_ln203_8_fu_646_p1 );

    SC_METHOD(thread_add_ln203_5_fu_679_p2);
    sensitive << ( tmp_15_cast_reg_788 );
    sensitive << ( zext_ln203_9_fu_675_p1 );

    SC_METHOD(thread_add_ln203_fu_622_p2);
    sensitive << ( zext_ln203_6_fu_606_p1 );
    sensitive << ( zext_ln203_7_fu_618_p1 );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state15);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state16);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln6_fu_588_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln6_fu_588_p2 );

    SC_METHOD(thread_c_fu_634_p2);
    sensitive << ( c_0_reg_555 );

    SC_METHOD(thread_f_fu_669_p2);
    sensitive << ( f_0_reg_577 );

    SC_METHOD(thread_flat_array_0_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_0_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_0_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_0_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_10_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_10_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_10_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_10_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_11_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_11_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_11_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_11_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_12_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_12_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_12_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_12_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_13_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_13_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_13_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_13_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_14_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_14_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_14_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_14_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_15_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_15_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_15_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_15_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_16_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_16_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_16_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_16_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_17_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_17_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_17_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_17_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_18_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_18_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_18_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_18_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_19_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_19_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_19_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_19_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_1_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_1_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_1_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_1_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_20_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_20_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_20_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_20_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_21_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_21_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_21_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_21_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_22_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_22_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_22_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_22_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_23_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_23_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_23_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_23_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_24_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_24_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_24_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_24_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_2_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_2_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_2_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_2_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_3_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_3_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_3_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_3_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_4_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_4_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_4_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_4_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_5_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_5_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_5_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_5_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_6_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_6_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_6_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_6_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_7_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_7_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_7_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_7_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_8_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_8_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_8_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_8_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_flat_array_9_V_address0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( zext_ln203_fu_715_p1 );

    SC_METHOD(thread_flat_array_9_V_ce0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_9_V_d0);
    sensitive << ( max_pool_out_V_q0 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_flat_array_9_V_we0);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( trunc_ln203_fu_694_p1 );

    SC_METHOD(thread_grp_fu_684_ap_start);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( icmp_ln12_fu_663_p2 );

    SC_METHOD(thread_grp_fu_684_p1);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_i_fu_600_p2);
    sensitive << ( i_0_reg_521 );

    SC_METHOD(thread_icmp_ln12_fu_663_p2);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( f_0_reg_577 );

    SC_METHOD(thread_icmp_ln6_fu_588_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( r_0_reg_533 );

    SC_METHOD(thread_icmp_ln9_fu_628_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( c_0_reg_555 );

    SC_METHOD(thread_max_pool_out_V_address0);
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( zext_ln203_10_fu_690_p1 );

    SC_METHOD(thread_max_pool_out_V_ce0);
    sensitive << ( ap_CS_fsm_state15 );

    SC_METHOD(thread_mul_ln203_fu_750_p0);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_mul_ln203_fu_750_p1);
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( mul_ln203_fu_750_p10 );

    SC_METHOD(thread_mul_ln203_fu_750_p10);
    sensitive << ( i_2_reg_566 );

    SC_METHOD(thread_r_fu_594_p2);
    sensitive << ( r_0_reg_533 );

    SC_METHOD(thread_sext_ln203_fu_711_p1);
    sensitive << ( tmp_3_fu_702_p4 );

    SC_METHOD(thread_tmp_15_cast_fu_655_p3);
    sensitive << ( add_ln203_4_fu_650_p2 );

    SC_METHOD(thread_tmp_3_fu_702_p4);
    sensitive << ( mul_ln203_fu_750_p2 );

    SC_METHOD(thread_tmp_s_fu_610_p3);
    sensitive << ( r_0_reg_533 );

    SC_METHOD(thread_trunc_ln203_fu_694_p1);
    sensitive << ( grp_fu_684_p2 );

    SC_METHOD(thread_zext_ln203_10_fu_690_p1);
    sensitive << ( add_ln203_5_reg_801 );

    SC_METHOD(thread_zext_ln203_6_fu_606_p1);
    sensitive << ( r_0_reg_533 );

    SC_METHOD(thread_zext_ln203_7_fu_618_p1);
    sensitive << ( tmp_s_fu_610_p3 );

    SC_METHOD(thread_zext_ln203_8_fu_646_p1);
    sensitive << ( c_0_reg_555 );

    SC_METHOD(thread_zext_ln203_9_fu_675_p1);
    sensitive << ( f_0_reg_577 );

    SC_METHOD(thread_zext_ln203_fu_715_p1);
    sensitive << ( sext_ln203_fu_711_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln6_fu_588_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln9_fu_628_p2 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( icmp_ln12_fu_663_p2 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000000000000001";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "flat_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, max_pool_out_V_address0, "(port)max_pool_out_V_address0");
    sc_trace(mVcdFile, max_pool_out_V_ce0, "(port)max_pool_out_V_ce0");
    sc_trace(mVcdFile, max_pool_out_V_q0, "(port)max_pool_out_V_q0");
    sc_trace(mVcdFile, flat_array_0_V_address0, "(port)flat_array_0_V_address0");
    sc_trace(mVcdFile, flat_array_0_V_ce0, "(port)flat_array_0_V_ce0");
    sc_trace(mVcdFile, flat_array_0_V_we0, "(port)flat_array_0_V_we0");
    sc_trace(mVcdFile, flat_array_0_V_d0, "(port)flat_array_0_V_d0");
    sc_trace(mVcdFile, flat_array_1_V_address0, "(port)flat_array_1_V_address0");
    sc_trace(mVcdFile, flat_array_1_V_ce0, "(port)flat_array_1_V_ce0");
    sc_trace(mVcdFile, flat_array_1_V_we0, "(port)flat_array_1_V_we0");
    sc_trace(mVcdFile, flat_array_1_V_d0, "(port)flat_array_1_V_d0");
    sc_trace(mVcdFile, flat_array_2_V_address0, "(port)flat_array_2_V_address0");
    sc_trace(mVcdFile, flat_array_2_V_ce0, "(port)flat_array_2_V_ce0");
    sc_trace(mVcdFile, flat_array_2_V_we0, "(port)flat_array_2_V_we0");
    sc_trace(mVcdFile, flat_array_2_V_d0, "(port)flat_array_2_V_d0");
    sc_trace(mVcdFile, flat_array_3_V_address0, "(port)flat_array_3_V_address0");
    sc_trace(mVcdFile, flat_array_3_V_ce0, "(port)flat_array_3_V_ce0");
    sc_trace(mVcdFile, flat_array_3_V_we0, "(port)flat_array_3_V_we0");
    sc_trace(mVcdFile, flat_array_3_V_d0, "(port)flat_array_3_V_d0");
    sc_trace(mVcdFile, flat_array_4_V_address0, "(port)flat_array_4_V_address0");
    sc_trace(mVcdFile, flat_array_4_V_ce0, "(port)flat_array_4_V_ce0");
    sc_trace(mVcdFile, flat_array_4_V_we0, "(port)flat_array_4_V_we0");
    sc_trace(mVcdFile, flat_array_4_V_d0, "(port)flat_array_4_V_d0");
    sc_trace(mVcdFile, flat_array_5_V_address0, "(port)flat_array_5_V_address0");
    sc_trace(mVcdFile, flat_array_5_V_ce0, "(port)flat_array_5_V_ce0");
    sc_trace(mVcdFile, flat_array_5_V_we0, "(port)flat_array_5_V_we0");
    sc_trace(mVcdFile, flat_array_5_V_d0, "(port)flat_array_5_V_d0");
    sc_trace(mVcdFile, flat_array_6_V_address0, "(port)flat_array_6_V_address0");
    sc_trace(mVcdFile, flat_array_6_V_ce0, "(port)flat_array_6_V_ce0");
    sc_trace(mVcdFile, flat_array_6_V_we0, "(port)flat_array_6_V_we0");
    sc_trace(mVcdFile, flat_array_6_V_d0, "(port)flat_array_6_V_d0");
    sc_trace(mVcdFile, flat_array_7_V_address0, "(port)flat_array_7_V_address0");
    sc_trace(mVcdFile, flat_array_7_V_ce0, "(port)flat_array_7_V_ce0");
    sc_trace(mVcdFile, flat_array_7_V_we0, "(port)flat_array_7_V_we0");
    sc_trace(mVcdFile, flat_array_7_V_d0, "(port)flat_array_7_V_d0");
    sc_trace(mVcdFile, flat_array_8_V_address0, "(port)flat_array_8_V_address0");
    sc_trace(mVcdFile, flat_array_8_V_ce0, "(port)flat_array_8_V_ce0");
    sc_trace(mVcdFile, flat_array_8_V_we0, "(port)flat_array_8_V_we0");
    sc_trace(mVcdFile, flat_array_8_V_d0, "(port)flat_array_8_V_d0");
    sc_trace(mVcdFile, flat_array_9_V_address0, "(port)flat_array_9_V_address0");
    sc_trace(mVcdFile, flat_array_9_V_ce0, "(port)flat_array_9_V_ce0");
    sc_trace(mVcdFile, flat_array_9_V_we0, "(port)flat_array_9_V_we0");
    sc_trace(mVcdFile, flat_array_9_V_d0, "(port)flat_array_9_V_d0");
    sc_trace(mVcdFile, flat_array_10_V_address0, "(port)flat_array_10_V_address0");
    sc_trace(mVcdFile, flat_array_10_V_ce0, "(port)flat_array_10_V_ce0");
    sc_trace(mVcdFile, flat_array_10_V_we0, "(port)flat_array_10_V_we0");
    sc_trace(mVcdFile, flat_array_10_V_d0, "(port)flat_array_10_V_d0");
    sc_trace(mVcdFile, flat_array_11_V_address0, "(port)flat_array_11_V_address0");
    sc_trace(mVcdFile, flat_array_11_V_ce0, "(port)flat_array_11_V_ce0");
    sc_trace(mVcdFile, flat_array_11_V_we0, "(port)flat_array_11_V_we0");
    sc_trace(mVcdFile, flat_array_11_V_d0, "(port)flat_array_11_V_d0");
    sc_trace(mVcdFile, flat_array_12_V_address0, "(port)flat_array_12_V_address0");
    sc_trace(mVcdFile, flat_array_12_V_ce0, "(port)flat_array_12_V_ce0");
    sc_trace(mVcdFile, flat_array_12_V_we0, "(port)flat_array_12_V_we0");
    sc_trace(mVcdFile, flat_array_12_V_d0, "(port)flat_array_12_V_d0");
    sc_trace(mVcdFile, flat_array_13_V_address0, "(port)flat_array_13_V_address0");
    sc_trace(mVcdFile, flat_array_13_V_ce0, "(port)flat_array_13_V_ce0");
    sc_trace(mVcdFile, flat_array_13_V_we0, "(port)flat_array_13_V_we0");
    sc_trace(mVcdFile, flat_array_13_V_d0, "(port)flat_array_13_V_d0");
    sc_trace(mVcdFile, flat_array_14_V_address0, "(port)flat_array_14_V_address0");
    sc_trace(mVcdFile, flat_array_14_V_ce0, "(port)flat_array_14_V_ce0");
    sc_trace(mVcdFile, flat_array_14_V_we0, "(port)flat_array_14_V_we0");
    sc_trace(mVcdFile, flat_array_14_V_d0, "(port)flat_array_14_V_d0");
    sc_trace(mVcdFile, flat_array_15_V_address0, "(port)flat_array_15_V_address0");
    sc_trace(mVcdFile, flat_array_15_V_ce0, "(port)flat_array_15_V_ce0");
    sc_trace(mVcdFile, flat_array_15_V_we0, "(port)flat_array_15_V_we0");
    sc_trace(mVcdFile, flat_array_15_V_d0, "(port)flat_array_15_V_d0");
    sc_trace(mVcdFile, flat_array_16_V_address0, "(port)flat_array_16_V_address0");
    sc_trace(mVcdFile, flat_array_16_V_ce0, "(port)flat_array_16_V_ce0");
    sc_trace(mVcdFile, flat_array_16_V_we0, "(port)flat_array_16_V_we0");
    sc_trace(mVcdFile, flat_array_16_V_d0, "(port)flat_array_16_V_d0");
    sc_trace(mVcdFile, flat_array_17_V_address0, "(port)flat_array_17_V_address0");
    sc_trace(mVcdFile, flat_array_17_V_ce0, "(port)flat_array_17_V_ce0");
    sc_trace(mVcdFile, flat_array_17_V_we0, "(port)flat_array_17_V_we0");
    sc_trace(mVcdFile, flat_array_17_V_d0, "(port)flat_array_17_V_d0");
    sc_trace(mVcdFile, flat_array_18_V_address0, "(port)flat_array_18_V_address0");
    sc_trace(mVcdFile, flat_array_18_V_ce0, "(port)flat_array_18_V_ce0");
    sc_trace(mVcdFile, flat_array_18_V_we0, "(port)flat_array_18_V_we0");
    sc_trace(mVcdFile, flat_array_18_V_d0, "(port)flat_array_18_V_d0");
    sc_trace(mVcdFile, flat_array_19_V_address0, "(port)flat_array_19_V_address0");
    sc_trace(mVcdFile, flat_array_19_V_ce0, "(port)flat_array_19_V_ce0");
    sc_trace(mVcdFile, flat_array_19_V_we0, "(port)flat_array_19_V_we0");
    sc_trace(mVcdFile, flat_array_19_V_d0, "(port)flat_array_19_V_d0");
    sc_trace(mVcdFile, flat_array_20_V_address0, "(port)flat_array_20_V_address0");
    sc_trace(mVcdFile, flat_array_20_V_ce0, "(port)flat_array_20_V_ce0");
    sc_trace(mVcdFile, flat_array_20_V_we0, "(port)flat_array_20_V_we0");
    sc_trace(mVcdFile, flat_array_20_V_d0, "(port)flat_array_20_V_d0");
    sc_trace(mVcdFile, flat_array_21_V_address0, "(port)flat_array_21_V_address0");
    sc_trace(mVcdFile, flat_array_21_V_ce0, "(port)flat_array_21_V_ce0");
    sc_trace(mVcdFile, flat_array_21_V_we0, "(port)flat_array_21_V_we0");
    sc_trace(mVcdFile, flat_array_21_V_d0, "(port)flat_array_21_V_d0");
    sc_trace(mVcdFile, flat_array_22_V_address0, "(port)flat_array_22_V_address0");
    sc_trace(mVcdFile, flat_array_22_V_ce0, "(port)flat_array_22_V_ce0");
    sc_trace(mVcdFile, flat_array_22_V_we0, "(port)flat_array_22_V_we0");
    sc_trace(mVcdFile, flat_array_22_V_d0, "(port)flat_array_22_V_d0");
    sc_trace(mVcdFile, flat_array_23_V_address0, "(port)flat_array_23_V_address0");
    sc_trace(mVcdFile, flat_array_23_V_ce0, "(port)flat_array_23_V_ce0");
    sc_trace(mVcdFile, flat_array_23_V_we0, "(port)flat_array_23_V_we0");
    sc_trace(mVcdFile, flat_array_23_V_d0, "(port)flat_array_23_V_d0");
    sc_trace(mVcdFile, flat_array_24_V_address0, "(port)flat_array_24_V_address0");
    sc_trace(mVcdFile, flat_array_24_V_ce0, "(port)flat_array_24_V_ce0");
    sc_trace(mVcdFile, flat_array_24_V_we0, "(port)flat_array_24_V_we0");
    sc_trace(mVcdFile, flat_array_24_V_d0, "(port)flat_array_24_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, r_fu_594_p2, "r_fu_594_p2");
    sc_trace(mVcdFile, r_reg_760, "r_reg_760");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, i_fu_600_p2, "i_fu_600_p2");
    sc_trace(mVcdFile, i_reg_765, "i_reg_765");
    sc_trace(mVcdFile, icmp_ln6_fu_588_p2, "icmp_ln6_fu_588_p2");
    sc_trace(mVcdFile, add_ln203_fu_622_p2, "add_ln203_fu_622_p2");
    sc_trace(mVcdFile, add_ln203_reg_770, "add_ln203_reg_770");
    sc_trace(mVcdFile, c_fu_634_p2, "c_fu_634_p2");
    sc_trace(mVcdFile, c_reg_778, "c_reg_778");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, add_ln15_fu_640_p2, "add_ln15_fu_640_p2");
    sc_trace(mVcdFile, add_ln15_reg_783, "add_ln15_reg_783");
    sc_trace(mVcdFile, icmp_ln9_fu_628_p2, "icmp_ln9_fu_628_p2");
    sc_trace(mVcdFile, tmp_15_cast_fu_655_p3, "tmp_15_cast_fu_655_p3");
    sc_trace(mVcdFile, tmp_15_cast_reg_788, "tmp_15_cast_reg_788");
    sc_trace(mVcdFile, f_fu_669_p2, "f_fu_669_p2");
    sc_trace(mVcdFile, f_reg_796, "f_reg_796");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, add_ln203_5_fu_679_p2, "add_ln203_5_fu_679_p2");
    sc_trace(mVcdFile, add_ln203_5_reg_801, "add_ln203_5_reg_801");
    sc_trace(mVcdFile, icmp_ln12_fu_663_p2, "icmp_ln12_fu_663_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state15, "ap_CS_fsm_state15");
    sc_trace(mVcdFile, add_ln15_1_fu_744_p2, "add_ln15_1_fu_744_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state16, "ap_CS_fsm_state16");
    sc_trace(mVcdFile, i_0_reg_521, "i_0_reg_521");
    sc_trace(mVcdFile, r_0_reg_533, "r_0_reg_533");
    sc_trace(mVcdFile, i_1_reg_544, "i_1_reg_544");
    sc_trace(mVcdFile, c_0_reg_555, "c_0_reg_555");
    sc_trace(mVcdFile, i_2_reg_566, "i_2_reg_566");
    sc_trace(mVcdFile, f_0_reg_577, "f_0_reg_577");
    sc_trace(mVcdFile, zext_ln203_10_fu_690_p1, "zext_ln203_10_fu_690_p1");
    sc_trace(mVcdFile, zext_ln203_fu_715_p1, "zext_ln203_fu_715_p1");
    sc_trace(mVcdFile, trunc_ln203_fu_694_p1, "trunc_ln203_fu_694_p1");
    sc_trace(mVcdFile, tmp_s_fu_610_p3, "tmp_s_fu_610_p3");
    sc_trace(mVcdFile, zext_ln203_6_fu_606_p1, "zext_ln203_6_fu_606_p1");
    sc_trace(mVcdFile, zext_ln203_7_fu_618_p1, "zext_ln203_7_fu_618_p1");
    sc_trace(mVcdFile, zext_ln203_8_fu_646_p1, "zext_ln203_8_fu_646_p1");
    sc_trace(mVcdFile, add_ln203_4_fu_650_p2, "add_ln203_4_fu_650_p2");
    sc_trace(mVcdFile, zext_ln203_9_fu_675_p1, "zext_ln203_9_fu_675_p1");
    sc_trace(mVcdFile, grp_fu_684_p1, "grp_fu_684_p1");
    sc_trace(mVcdFile, grp_fu_684_p2, "grp_fu_684_p2");
    sc_trace(mVcdFile, mul_ln203_fu_750_p2, "mul_ln203_fu_750_p2");
    sc_trace(mVcdFile, tmp_3_fu_702_p4, "tmp_3_fu_702_p4");
    sc_trace(mVcdFile, sext_ln203_fu_711_p1, "sext_ln203_fu_711_p1");
    sc_trace(mVcdFile, mul_ln203_fu_750_p0, "mul_ln203_fu_750_p0");
    sc_trace(mVcdFile, mul_ln203_fu_750_p1, "mul_ln203_fu_750_p1");
    sc_trace(mVcdFile, grp_fu_684_ap_start, "grp_fu_684_ap_start");
    sc_trace(mVcdFile, grp_fu_684_ap_done, "grp_fu_684_ap_done");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, mul_ln203_fu_750_p10, "mul_ln203_fu_750_p10");
#endif

    }
}

flat::~flat() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete cnn_urem_9ns_6ns_ibs_U20;
    delete cnn_mul_mul_11ns_jbC_U21;
}

void flat::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void flat::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(icmp_ln12_fu_663_p2.read(), ap_const_lv1_1))) {
        c_0_reg_555 = c_reg_778.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln6_fu_588_p2.read(), ap_const_lv1_0))) {
        c_0_reg_555 = ap_const_lv3_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        f_0_reg_577 = f_reg_796.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln9_fu_628_p2.read()))) {
        f_0_reg_577 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln9_fu_628_p2.read(), ap_const_lv1_1))) {
        i_0_reg_521 = i_reg_765.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_reg_521 = ap_const_lv9_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(icmp_ln12_fu_663_p2.read(), ap_const_lv1_1))) {
        i_1_reg_544 = add_ln15_reg_783.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln6_fu_588_p2.read(), ap_const_lv1_0))) {
        i_1_reg_544 = i_0_reg_521.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        i_2_reg_566 = add_ln15_1_fu_744_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln9_fu_628_p2.read()))) {
        i_2_reg_566 = i_1_reg_544.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln9_fu_628_p2.read(), ap_const_lv1_1))) {
        r_0_reg_533 = r_reg_760.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        r_0_reg_533 = ap_const_lv3_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln9_fu_628_p2.read()))) {
        add_ln15_reg_783 = add_ln15_fu_640_p2.read();
        tmp_15_cast_reg_788 = tmp_15_cast_fu_655_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln12_fu_663_p2.read()))) {
        add_ln203_5_reg_801 = add_ln203_5_fu_679_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln6_fu_588_p2.read(), ap_const_lv1_0))) {
        add_ln203_reg_770 = add_ln203_fu_622_p2.read();
        i_reg_765 = i_fu_600_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        c_reg_778 = c_fu_634_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        f_reg_796 = f_fu_669_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        r_reg_760 = r_fu_594_p2.read();
    }
}

void flat::thread_add_ln15_1_fu_744_p2() {
    add_ln15_1_fu_744_p2 = (!i_2_reg_566.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(i_2_reg_566.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void flat::thread_add_ln15_fu_640_p2() {
    add_ln15_fu_640_p2 = (!i_1_reg_544.read().is_01() || !ap_const_lv9_10.is_01())? sc_lv<9>(): (sc_biguint<9>(i_1_reg_544.read()) + sc_biguint<9>(ap_const_lv9_10));
}

void flat::thread_add_ln203_4_fu_650_p2() {
    add_ln203_4_fu_650_p2 = (!zext_ln203_8_fu_646_p1.read().is_01() || !add_ln203_reg_770.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln203_8_fu_646_p1.read()) + sc_biguint<6>(add_ln203_reg_770.read()));
}

void flat::thread_add_ln203_5_fu_679_p2() {
    add_ln203_5_fu_679_p2 = (!tmp_15_cast_reg_788.read().is_01() || !zext_ln203_9_fu_675_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(tmp_15_cast_reg_788.read()) + sc_biguint<10>(zext_ln203_9_fu_675_p1.read()));
}

void flat::thread_add_ln203_fu_622_p2() {
    add_ln203_fu_622_p2 = (!zext_ln203_6_fu_606_p1.read().is_01() || !zext_ln203_7_fu_618_p1.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln203_6_fu_606_p1.read()) + sc_biguint<6>(zext_ln203_7_fu_618_p1.read()));
}

void flat::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void flat::thread_ap_CS_fsm_state15() {
    ap_CS_fsm_state15 = ap_CS_fsm.read()[14];
}

void flat::thread_ap_CS_fsm_state16() {
    ap_CS_fsm_state16 = ap_CS_fsm.read()[15];
}

void flat::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void flat::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void flat::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void flat::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln6_fu_588_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void flat::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void flat::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln6_fu_588_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void flat::thread_c_fu_634_p2() {
    c_fu_634_p2 = (!c_0_reg_555.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(c_0_reg_555.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void flat::thread_f_fu_669_p2() {
    f_fu_669_p2 = (!f_0_reg_577.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(f_0_reg_577.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void flat::thread_flat_array_0_V_address0() {
    flat_array_0_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_0_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_0_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_0_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_0_V_d0() {
    flat_array_0_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_0))) {
        flat_array_0_V_we0 = ap_const_logic_1;
    } else {
        flat_array_0_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_10_V_address0() {
    flat_array_10_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_10_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_10_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_10_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_10_V_d0() {
    flat_array_10_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_10_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_A))) {
        flat_array_10_V_we0 = ap_const_logic_1;
    } else {
        flat_array_10_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_11_V_address0() {
    flat_array_11_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_11_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_11_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_11_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_11_V_d0() {
    flat_array_11_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_11_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_B))) {
        flat_array_11_V_we0 = ap_const_logic_1;
    } else {
        flat_array_11_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_12_V_address0() {
    flat_array_12_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_12_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_12_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_12_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_12_V_d0() {
    flat_array_12_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_12_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_C))) {
        flat_array_12_V_we0 = ap_const_logic_1;
    } else {
        flat_array_12_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_13_V_address0() {
    flat_array_13_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_13_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_13_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_13_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_13_V_d0() {
    flat_array_13_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_13_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_D))) {
        flat_array_13_V_we0 = ap_const_logic_1;
    } else {
        flat_array_13_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_14_V_address0() {
    flat_array_14_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_14_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_14_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_14_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_14_V_d0() {
    flat_array_14_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_14_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_E))) {
        flat_array_14_V_we0 = ap_const_logic_1;
    } else {
        flat_array_14_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_15_V_address0() {
    flat_array_15_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_15_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_15_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_15_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_15_V_d0() {
    flat_array_15_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_15_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_F))) {
        flat_array_15_V_we0 = ap_const_logic_1;
    } else {
        flat_array_15_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_16_V_address0() {
    flat_array_16_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_16_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_16_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_16_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_16_V_d0() {
    flat_array_16_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_16_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_10))) {
        flat_array_16_V_we0 = ap_const_logic_1;
    } else {
        flat_array_16_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_17_V_address0() {
    flat_array_17_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_17_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_17_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_17_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_17_V_d0() {
    flat_array_17_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_17_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_11))) {
        flat_array_17_V_we0 = ap_const_logic_1;
    } else {
        flat_array_17_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_18_V_address0() {
    flat_array_18_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_18_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_18_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_18_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_18_V_d0() {
    flat_array_18_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_18_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_12))) {
        flat_array_18_V_we0 = ap_const_logic_1;
    } else {
        flat_array_18_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_19_V_address0() {
    flat_array_19_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_19_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_19_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_19_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_19_V_d0() {
    flat_array_19_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_19_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_13))) {
        flat_array_19_V_we0 = ap_const_logic_1;
    } else {
        flat_array_19_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_1_V_address0() {
    flat_array_1_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_1_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_1_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_1_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_1_V_d0() {
    flat_array_1_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_1_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_1))) {
        flat_array_1_V_we0 = ap_const_logic_1;
    } else {
        flat_array_1_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_20_V_address0() {
    flat_array_20_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_20_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_20_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_20_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_20_V_d0() {
    flat_array_20_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_20_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_14))) {
        flat_array_20_V_we0 = ap_const_logic_1;
    } else {
        flat_array_20_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_21_V_address0() {
    flat_array_21_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_21_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_21_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_21_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_21_V_d0() {
    flat_array_21_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_21_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_15))) {
        flat_array_21_V_we0 = ap_const_logic_1;
    } else {
        flat_array_21_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_22_V_address0() {
    flat_array_22_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_22_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_22_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_22_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_22_V_d0() {
    flat_array_22_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_22_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_16))) {
        flat_array_22_V_we0 = ap_const_logic_1;
    } else {
        flat_array_22_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_23_V_address0() {
    flat_array_23_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_23_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_23_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_23_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_23_V_d0() {
    flat_array_23_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_23_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_17))) {
        flat_array_23_V_we0 = ap_const_logic_1;
    } else {
        flat_array_23_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_24_V_address0() {
    flat_array_24_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_24_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_24_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_24_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_24_V_d0() {
    flat_array_24_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_24_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_0) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_1) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_2) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_3) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_4) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_5) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_6) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_7) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_8) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_9) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_A) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_B) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_C) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_D) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_E) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_F) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_10) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_11) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_12) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_13) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_14) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_15) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_16) && 
         !esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_17))) {
        flat_array_24_V_we0 = ap_const_logic_1;
    } else {
        flat_array_24_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_2_V_address0() {
    flat_array_2_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_2_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_2_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_2_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_2_V_d0() {
    flat_array_2_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_2_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_2))) {
        flat_array_2_V_we0 = ap_const_logic_1;
    } else {
        flat_array_2_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_3_V_address0() {
    flat_array_3_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_3_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_3_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_3_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_3_V_d0() {
    flat_array_3_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_3_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_3))) {
        flat_array_3_V_we0 = ap_const_logic_1;
    } else {
        flat_array_3_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_4_V_address0() {
    flat_array_4_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_4_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_4_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_4_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_4_V_d0() {
    flat_array_4_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_4_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_4))) {
        flat_array_4_V_we0 = ap_const_logic_1;
    } else {
        flat_array_4_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_5_V_address0() {
    flat_array_5_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_5_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_5_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_5_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_5_V_d0() {
    flat_array_5_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_5_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_5))) {
        flat_array_5_V_we0 = ap_const_logic_1;
    } else {
        flat_array_5_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_6_V_address0() {
    flat_array_6_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_6_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_6_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_6_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_6_V_d0() {
    flat_array_6_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_6_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_6))) {
        flat_array_6_V_we0 = ap_const_logic_1;
    } else {
        flat_array_6_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_7_V_address0() {
    flat_array_7_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_7_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_7_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_7_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_7_V_d0() {
    flat_array_7_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_7_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_7))) {
        flat_array_7_V_we0 = ap_const_logic_1;
    } else {
        flat_array_7_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_8_V_address0() {
    flat_array_8_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_8_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_8_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_8_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_8_V_d0() {
    flat_array_8_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_8_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_8))) {
        flat_array_8_V_we0 = ap_const_logic_1;
    } else {
        flat_array_8_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_9_V_address0() {
    flat_array_9_V_address0 =  (sc_lv<4>) (zext_ln203_fu_715_p1.read());
}

void flat::thread_flat_array_9_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        flat_array_9_V_ce0 = ap_const_logic_1;
    } else {
        flat_array_9_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_flat_array_9_V_d0() {
    flat_array_9_V_d0 = max_pool_out_V_q0.read();
}

void flat::thread_flat_array_9_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,6,6>(trunc_ln203_fu_694_p1.read(), ap_const_lv6_9))) {
        flat_array_9_V_we0 = ap_const_logic_1;
    } else {
        flat_array_9_V_we0 = ap_const_logic_0;
    }
}

void flat::thread_grp_fu_684_ap_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln12_fu_663_p2.read()))) {
        grp_fu_684_ap_start = ap_const_logic_1;
    } else {
        grp_fu_684_ap_start = ap_const_logic_0;
    }
}

void flat::thread_grp_fu_684_p1() {
    grp_fu_684_p1 =  (sc_lv<6>) (ap_const_lv9_19);
}

void flat::thread_i_fu_600_p2() {
    i_fu_600_p2 = (!i_0_reg_521.read().is_01() || !ap_const_lv9_50.is_01())? sc_lv<9>(): (sc_biguint<9>(i_0_reg_521.read()) + sc_biguint<9>(ap_const_lv9_50));
}

void flat::thread_icmp_ln12_fu_663_p2() {
    icmp_ln12_fu_663_p2 = (!f_0_reg_577.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(f_0_reg_577.read() == ap_const_lv5_10);
}

void flat::thread_icmp_ln6_fu_588_p2() {
    icmp_ln6_fu_588_p2 = (!r_0_reg_533.read().is_01() || !ap_const_lv3_5.is_01())? sc_lv<1>(): sc_lv<1>(r_0_reg_533.read() == ap_const_lv3_5);
}

void flat::thread_icmp_ln9_fu_628_p2() {
    icmp_ln9_fu_628_p2 = (!c_0_reg_555.read().is_01() || !ap_const_lv3_5.is_01())? sc_lv<1>(): sc_lv<1>(c_0_reg_555.read() == ap_const_lv3_5);
}

void flat::thread_max_pool_out_V_address0() {
    max_pool_out_V_address0 =  (sc_lv<9>) (zext_ln203_10_fu_690_p1.read());
}

void flat::thread_max_pool_out_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())) {
        max_pool_out_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_V_ce0 = ap_const_logic_0;
    }
}

void flat::thread_mul_ln203_fu_750_p0() {
    mul_ln203_fu_750_p0 =  (sc_lv<11>) (ap_const_lv20_290);
}

void flat::thread_mul_ln203_fu_750_p1() {
    mul_ln203_fu_750_p1 =  (sc_lv<9>) (mul_ln203_fu_750_p10.read());
}

void flat::thread_mul_ln203_fu_750_p10() {
    mul_ln203_fu_750_p10 = esl_zext<20,9>(i_2_reg_566.read());
}

void flat::thread_r_fu_594_p2() {
    r_fu_594_p2 = (!r_0_reg_533.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(r_0_reg_533.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void flat::thread_sext_ln203_fu_711_p1() {
    sext_ln203_fu_711_p1 = esl_sext<9,6>(tmp_3_fu_702_p4.read());
}

void flat::thread_tmp_15_cast_fu_655_p3() {
    tmp_15_cast_fu_655_p3 = esl_concat<6,4>(add_ln203_4_fu_650_p2.read(), ap_const_lv4_0);
}

void flat::thread_tmp_3_fu_702_p4() {
    tmp_3_fu_702_p4 = mul_ln203_fu_750_p2.read().range(19, 14);
}

void flat::thread_tmp_s_fu_610_p3() {
    tmp_s_fu_610_p3 = esl_concat<3,2>(r_0_reg_533.read(), ap_const_lv2_0);
}

void flat::thread_trunc_ln203_fu_694_p1() {
    trunc_ln203_fu_694_p1 = grp_fu_684_p2.read().range(6-1, 0);
}

void flat::thread_zext_ln203_10_fu_690_p1() {
    zext_ln203_10_fu_690_p1 = esl_zext<64,10>(add_ln203_5_reg_801.read());
}

void flat::thread_zext_ln203_6_fu_606_p1() {
    zext_ln203_6_fu_606_p1 = esl_zext<6,3>(r_0_reg_533.read());
}

void flat::thread_zext_ln203_7_fu_618_p1() {
    zext_ln203_7_fu_618_p1 = esl_zext<6,5>(tmp_s_fu_610_p3.read());
}

void flat::thread_zext_ln203_8_fu_646_p1() {
    zext_ln203_8_fu_646_p1 = esl_zext<6,3>(c_0_reg_555.read());
}

void flat::thread_zext_ln203_9_fu_675_p1() {
    zext_ln203_9_fu_675_p1 = esl_zext<10,5>(f_0_reg_577.read());
}

void flat::thread_zext_ln203_fu_715_p1() {
    zext_ln203_fu_715_p1 = esl_zext<64,9>(sext_ln203_fu_711_p1.read());
}

void flat::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln6_fu_588_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln9_fu_628_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(icmp_ln12_fu_663_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state6;
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state7;
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state8;
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state9;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state10;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_state11;
            break;
        case 1024 : 
            ap_NS_fsm = ap_ST_fsm_state12;
            break;
        case 2048 : 
            ap_NS_fsm = ap_ST_fsm_state13;
            break;
        case 4096 : 
            ap_NS_fsm = ap_ST_fsm_state14;
            break;
        case 8192 : 
            ap_NS_fsm = ap_ST_fsm_state15;
            break;
        case 16384 : 
            ap_NS_fsm = ap_ST_fsm_state16;
            break;
        case 32768 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        default : 
            ap_NS_fsm = "XXXXXXXXXXXXXXXX";
            break;
    }
}

}

