#contributor : Aaron , generated by script from template provided by Xilinx
#name : 7Series_BUFMRCE
#key:7Series_BUFMRCE
# --

BUFMRCE #(
   .CE_TYPE("SYNC"), // "SYNC" or "ASYNC"
   .INIT_OUT(0)      // Initial output and stopped polarity,(1 or 0)
)
BUFMRCE_inst (
   .O(O),   // 1-bit output: Clock buffer output (connect to BUFIOs/BUFRs)
   .CE(CE), // 1-bit input: Active high buffer enable input
   .I(I)    // 1-bit input: Clock buffer input (Connect to IBUFG)
);

