verilog xil_defaultlib --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ipshared/798b/hdl" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ipshared/4fba" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ipshared/2d50/hdl" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ipshared/b205/hdl/verilog" --include "../../../../Pcam2019_sendExp.srcs/sources_1/bd/system/ipshared/8f82/hdl/verilog" \
"../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/sim/cdc_fifo.v" \
"../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/sim/line_buffer.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_mmcm_pll_drp.v" \
"../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_clk_wiz.v" \
"../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/bd_1579_g_inst_0_gigantic_mux.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/sim/bd_1579_g_inst_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_2/sim/bd_1579_slot_0_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_3/sim/bd_1579_slot_0_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_4/sim/bd_1579_slot_0_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_5/sim/bd_1579_slot_0_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_6/sim/bd_1579_slot_0_r_0.v" \
"../../../bd/system/ip/system_xbar_1_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_pc_3_1/sim/system_auto_pc_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
