

================================================================
== Vivado HLS Report for 'matrix_multiply_top_1'
================================================================
* Date:           Wed Dec 19 00:32:45 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        proj_matrix_multiply
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k70tfbv676-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   1.00|     1.534|        0.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   45|   45|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      4|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     12|   4068|   2572|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    723|
|Register         |        0|      -|   2575|    288|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     12|   6643|   3587|
+-----------------+---------+-------+-------+-------+
|Available        |      270|    240|  84400|  42200|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|      7|      8|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |matrix_multiply_tbkb_U1   |matrix_multiply_tbkb  |        0|      0|  636|  424|
    |matrix_multiply_tbkb_U2   |matrix_multiply_tbkb  |        0|      0|  636|  424|
    |matrix_multiply_tbkb_U3   |matrix_multiply_tbkb  |        0|      0|  636|  424|
    |matrix_multiply_tbkb_U4   |matrix_multiply_tbkb  |        0|      0|  636|  424|
    |matrix_multiply_tcud_U5   |matrix_multiply_tcud  |        0|      2|  254|  146|
    |matrix_multiply_tcud_U6   |matrix_multiply_tcud  |        0|      2|  254|  146|
    |matrix_multiply_tcud_U7   |matrix_multiply_tcud  |        0|      2|  254|  146|
    |matrix_multiply_tcud_U8   |matrix_multiply_tcud  |        0|      2|  254|  146|
    |matrix_multiply_tcud_U9   |matrix_multiply_tcud  |        0|      2|  254|  146|
    |matrix_multiply_tcud_U10  |matrix_multiply_tcud  |        0|      2|  254|  146|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     12| 4068| 2572|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_address0               |  33|          6|    4|         24|
    |A_address1               |  27|          5|    4|         20|
    |B_address0               |  33|          6|    4|         24|
    |B_address1               |  27|          5|    4|         20|
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9  |   9|          2|    1|          2|
    |grp_fu_214_p0            |  33|          6|   32|        192|
    |grp_fu_214_p1            |  33|          6|   32|        192|
    |grp_fu_218_p0            |  33|          6|   32|        192|
    |grp_fu_218_p1            |  33|          6|   32|        192|
    |grp_fu_222_p0            |  27|          5|   32|        160|
    |grp_fu_222_p1            |  27|          5|   32|        160|
    |grp_fu_226_p0            |  27|          5|   32|        160|
    |grp_fu_226_p1            |  27|          5|   32|        160|
    |grp_fu_230_p0            |  21|          4|   32|        128|
    |grp_fu_230_p1            |  33|          6|   32|        192|
    |grp_fu_234_p0            |  33|          6|   32|        192|
    |grp_fu_234_p1            |  33|          6|   32|        192|
    |grp_fu_238_p0            |  33|          6|   32|        192|
    |grp_fu_238_p1            |  21|          4|   32|        128|
    |grp_fu_242_p0            |  33|          6|   32|        192|
    |grp_fu_242_p1            |  21|          4|   32|        128|
    |grp_fu_246_p0            |  27|          5|   32|        160|
    |grp_fu_246_p1            |  27|          5|   32|        160|
    |grp_fu_250_p0            |  15|          3|   32|         96|
    |grp_fu_250_p1            |  15|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 723|        134|  659|       3362|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_load_1_reg_487             |  32|   0|   32|          0|
    |A_load_2_reg_501             |  32|   0|   32|          0|
    |A_load_3_reg_340             |  32|   0|   32|          0|
    |A_load_4_reg_358             |  32|   0|   32|          0|
    |A_load_5_reg_392             |  32|   0|   32|          0|
    |A_load_6_reg_399             |  32|   0|   32|          0|
    |A_load_7_reg_446             |  32|   0|   32|          0|
    |A_load_8_reg_453             |  32|   0|   32|          0|
    |A_load_reg_469               |  32|   0|   32|          0|
    |B_load_1_reg_481             |  32|   0|   32|          0|
    |B_load_2_reg_494             |  32|   0|   32|          0|
    |B_load_3_reg_346             |  32|   0|   32|          0|
    |B_load_4_reg_352             |  32|   0|   32|          0|
    |B_load_5_reg_385             |  32|   0|   32|          0|
    |B_load_6_reg_406             |  32|   0|   32|          0|
    |B_load_7_reg_432             |  32|   0|   32|          0|
    |B_load_8_reg_439             |  32|   0|   32|          0|
    |B_load_reg_475               |  32|   0|   32|          0|
    |C_0_1_i_reg_693              |  32|   0|   32|          0|
    |C_0_2_i_reg_698              |  32|   0|   32|          0|
    |C_0_i_reg_688                |  32|   0|   32|          0|
    |C_1_1_i_reg_708              |  32|   0|   32|          0|
    |C_1_2_i_reg_713              |  32|   0|   32|          0|
    |C_1_i_reg_703                |  32|   0|   32|          0|
    |C_2_1_i_reg_723              |  32|   0|   32|          0|
    |C_2_i_reg_718                |  32|   0|   32|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |mult_1_0_1_i_reg_513         |  32|   0|   32|          0|
    |mult_1_0_2_i_reg_528         |  32|   0|   32|          0|
    |mult_1_1_1_i_reg_523         |  32|   0|   32|          0|
    |mult_1_1_2_i_reg_533         |  32|   0|   32|          0|
    |mult_1_1_i_reg_518           |  32|   0|   32|          0|
    |mult_1_2_1_i_reg_543         |  32|   0|   32|          0|
    |mult_1_2_2_i_reg_548         |  32|   0|   32|          0|
    |mult_1_2_i_reg_538           |  32|   0|   32|          0|
    |mult_1_i_reg_508             |  32|   0|   32|          0|
    |mult_2_0_1_i_reg_558         |  32|   0|   32|          0|
    |mult_2_0_2_i_reg_563         |  32|   0|   32|          0|
    |mult_2_1_1_i_reg_573         |  32|   0|   32|          0|
    |mult_2_1_2_i_reg_578         |  32|   0|   32|          0|
    |mult_2_1_i_reg_568           |  32|   0|   32|          0|
    |mult_2_2_1_i_reg_608         |  32|   0|   32|          0|
    |mult_2_2_2_i_reg_613         |  32|   0|   32|          0|
    |mult_2_2_i_reg_583           |  32|   0|   32|          0|
    |mult_2_i_reg_553             |  32|   0|   32|          0|
    |sum_mult_0_0_reg_588         |  32|   0|   32|          0|
    |sum_mult_0_1_reg_593         |  32|   0|   32|          0|
    |sum_mult_0_2_reg_618         |  32|   0|   32|          0|
    |sum_mult_1_0_reg_598         |  32|   0|   32|          0|
    |sum_mult_1_1_reg_603         |  32|   0|   32|          0|
    |sum_mult_1_2_reg_623         |  32|   0|   32|          0|
    |sum_mult_2_0_reg_628         |  32|   0|   32|          0|
    |sum_mult_2_1_reg_633         |  32|   0|   32|          0|
    |sum_mult_2_2_reg_638         |  32|   0|   32|          0|
    |tmp1_reg_648                 |  32|   0|   32|          0|
    |tmp2_reg_653                 |  32|   0|   32|          0|
    |tmp3_reg_658                 |  32|   0|   32|          0|
    |tmp4_reg_663                 |  32|   0|   32|          0|
    |tmp5_reg_668                 |  32|   0|   32|          0|
    |tmp6_reg_673                 |  32|   0|   32|          0|
    |tmp7_reg_678                 |  32|   0|   32|          0|
    |tmp8_reg_683                 |  32|   0|   32|          0|
    |tmp_reg_643                  |  32|   0|   32|          0|
    |sum_mult_0_0_reg_588         |  64|  32|   32|          0|
    |sum_mult_0_1_reg_593         |  64|  32|   32|          0|
    |sum_mult_0_2_reg_618         |  64|  32|   32|          0|
    |sum_mult_1_0_reg_598         |  64|  32|   32|          0|
    |sum_mult_1_1_reg_603         |  64|  32|   32|          0|
    |sum_mult_1_2_reg_623         |  64|  32|   32|          0|
    |sum_mult_2_0_reg_628         |  64|  32|   32|          0|
    |sum_mult_2_1_reg_633         |  64|  32|   32|          0|
    |sum_mult_2_2_reg_638         |  64|  32|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2575| 288| 2287|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------+-----+-----+------------+-----------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_start     |  in |    1| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_done      | out |    1| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_idle      | out |    1| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_ready     | out |    1| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_return_2  | out |   32| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_return_3  | out |   32| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_return_4  | out |   32| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_return_5  | out |   32| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_return_6  | out |   32| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_return_7  | out |   32| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|ap_return_8  | out |   32| ap_ctrl_hs | matrix_multiply_top.1 | return value |
|A_address0   | out |    4|  ap_memory |           A           |     array    |
|A_ce0        | out |    1|  ap_memory |           A           |     array    |
|A_q0         |  in |   32|  ap_memory |           A           |     array    |
|A_address1   | out |    4|  ap_memory |           A           |     array    |
|A_ce1        | out |    1|  ap_memory |           A           |     array    |
|A_q1         |  in |   32|  ap_memory |           A           |     array    |
|B_address0   | out |    4|  ap_memory |           B           |     array    |
|B_ce0        | out |    1|  ap_memory |           B           |     array    |
|B_q0         |  in |   32|  ap_memory |           B           |     array    |
|B_address1   | out |    4|  ap_memory |           B           |     array    |
|B_ce1        | out |    1|  ap_memory |           B           |     array    |
|B_q1         |  in |   32|  ap_memory |           B           |     array    |
+-------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 5, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.96>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [9 x float]* %A, i64 0, i64 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 47 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [9 x float]* %A, i64 0, i64 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 48 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr [9 x float]* %B, i64 0, i64 3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 49 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr [9 x float]* %B, i64 0, i64 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 50 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.96ns)   --->   "%A_load_3 = load float* %A_addr_3, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 51 'load' 'A_load_3' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 52 [2/2] (0.96ns)   --->   "%B_load_3 = load float* %B_addr_3, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 52 'load' 'B_load_3' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 53 [2/2] (0.96ns)   --->   "%B_load_4 = load float* %B_addr_4, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 53 'load' 'B_load_4' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 54 [2/2] (0.96ns)   --->   "%A_load_4 = load float* %A_addr_4, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 54 'load' 'A_load_4' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr [9 x float]* %A, i64 0, i64 7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 55 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr [9 x float]* %A, i64 0, i64 2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 56 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr [9 x float]* %B, i64 0, i64 5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 57 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr [9 x float]* %B, i64 0, i64 6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 58 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.96ns)   --->   "%A_load_3 = load float* %A_addr_3, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 59 'load' 'A_load_3' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 60 [1/2] (0.96ns)   --->   "%B_load_3 = load float* %B_addr_3, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 60 'load' 'B_load_3' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 61 [1/2] (0.96ns)   --->   "%B_load_4 = load float* %B_addr_4, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 61 'load' 'B_load_4' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 62 [2/2] (0.96ns)   --->   "%B_load_5 = load float* %B_addr_5, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 62 'load' 'B_load_5' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 63 [1/2] (0.96ns)   --->   "%A_load_4 = load float* %A_addr_4, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 63 'load' 'A_load_4' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 64 [2/2] (0.96ns)   --->   "%A_load_5 = load float* %A_addr_5, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 64 'load' 'A_load_5' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 65 [2/2] (0.96ns)   --->   "%A_load_6 = load float* %A_addr_6, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 65 'load' 'A_load_6' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 66 [2/2] (0.96ns)   --->   "%B_load_6 = load float* %B_addr_6, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 66 'load' 'B_load_6' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 1.53>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr [9 x float]* %A, i64 0, i64 5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 67 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr [9 x float]* %A, i64 0, i64 8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 68 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr [9 x float]* %B, i64 0, i64 7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 69 'getelementptr' 'B_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr [9 x float]* %B, i64 0, i64 8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 70 'getelementptr' 'B_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [10/10] (1.53ns)   --->   "%mult_1_i = fmul float %A_load_3, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 71 'fmul' 'mult_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [10/10] (1.53ns)   --->   "%mult_1_0_1_i = fmul float %A_load_3, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 72 'fmul' 'mult_1_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/2] (0.96ns)   --->   "%B_load_5 = load float* %B_addr_5, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 73 'load' 'B_load_5' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 74 [10/10] (1.53ns)   --->   "%mult_1_1_i = fmul float %A_load_4, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 74 'fmul' 'mult_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [10/10] (1.53ns)   --->   "%mult_1_1_1_i = fmul float %A_load_4, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 75 'fmul' 'mult_1_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/2] (0.96ns)   --->   "%A_load_5 = load float* %A_addr_5, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 76 'load' 'A_load_5' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 77 [1/2] (0.96ns)   --->   "%A_load_6 = load float* %A_addr_6, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 77 'load' 'A_load_6' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 78 [1/2] (0.96ns)   --->   "%B_load_6 = load float* %B_addr_6, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 78 'load' 'B_load_6' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 79 [2/2] (0.96ns)   --->   "%B_load_7 = load float* %B_addr_7, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 79 'load' 'B_load_7' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 80 [2/2] (0.96ns)   --->   "%B_load_8 = load float* %B_addr_8, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 80 'load' 'B_load_8' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 81 [2/2] (0.96ns)   --->   "%A_load_7 = load float* %A_addr_7, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 81 'load' 'A_load_7' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 82 [2/2] (0.96ns)   --->   "%A_load_8 = load float* %A_addr_8, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 82 'load' 'A_load_8' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [9 x float]* %A, i64 0, i64 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 83 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [9 x float]* %A, i64 0, i64 3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 84 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9 x float]* %B, i64 0, i64 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 85 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [9 x float]* %B, i64 0, i64 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 86 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (0.96ns)   --->   "%A_load = load float* %A_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 87 'load' 'A_load' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 88 [2/2] (0.96ns)   --->   "%B_load = load float* %B_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 88 'load' 'B_load' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 89 [2/2] (0.96ns)   --->   "%B_load_1 = load float* %B_addr_1, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 89 'load' 'B_load_1' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 90 [2/2] (0.96ns)   --->   "%A_load_1 = load float* %A_addr_1, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 90 'load' 'A_load_1' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 91 [9/10] (1.53ns)   --->   "%mult_1_i = fmul float %A_load_3, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 91 'fmul' 'mult_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [9/10] (1.53ns)   --->   "%mult_1_0_1_i = fmul float %A_load_3, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 92 'fmul' 'mult_1_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [10/10] (1.53ns)   --->   "%mult_1_0_2_i = fmul float %A_load_3, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 93 'fmul' 'mult_1_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [9/10] (1.53ns)   --->   "%mult_1_1_i = fmul float %A_load_4, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 94 'fmul' 'mult_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [9/10] (1.53ns)   --->   "%mult_1_1_1_i = fmul float %A_load_4, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 95 'fmul' 'mult_1_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [10/10] (1.53ns)   --->   "%mult_1_1_2_i = fmul float %A_load_4, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 96 'fmul' 'mult_1_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [10/10] (1.53ns)   --->   "%mult_1_2_i = fmul float %A_load_5, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 97 'fmul' 'mult_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [10/10] (1.53ns)   --->   "%mult_1_2_1_i = fmul float %A_load_5, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 98 'fmul' 'mult_1_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [10/10] (1.53ns)   --->   "%mult_1_2_2_i = fmul float %A_load_5, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 99 'fmul' 'mult_1_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [10/10] (1.53ns)   --->   "%mult_2_i = fmul float %A_load_6, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 100 'fmul' 'mult_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/2] (0.96ns)   --->   "%B_load_7 = load float* %B_addr_7, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 101 'load' 'B_load_7' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 102 [1/2] (0.96ns)   --->   "%B_load_8 = load float* %B_addr_8, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 102 'load' 'B_load_8' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 103 [1/2] (0.96ns)   --->   "%A_load_7 = load float* %A_addr_7, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 103 'load' 'A_load_7' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 104 [1/2] (0.96ns)   --->   "%A_load_8 = load float* %A_addr_8, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 104 'load' 'A_load_8' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 1.53>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [9 x float]* %A, i64 0, i64 6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 105 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [9 x float]* %B, i64 0, i64 2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 106 'getelementptr' 'B_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/2] (0.96ns)   --->   "%A_load = load float* %A_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 107 'load' 'A_load' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 108 [1/2] (0.96ns)   --->   "%B_load = load float* %B_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 108 'load' 'B_load' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 109 [1/2] (0.96ns)   --->   "%B_load_1 = load float* %B_addr_1, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 109 'load' 'B_load_1' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 110 [2/2] (0.96ns)   --->   "%B_load_2 = load float* %B_addr_2, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 110 'load' 'B_load_2' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 111 [1/2] (0.96ns)   --->   "%A_load_1 = load float* %A_addr_1, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 111 'load' 'A_load_1' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 112 [2/2] (0.96ns)   --->   "%A_load_2 = load float* %A_addr_2, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 112 'load' 'A_load_2' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 113 [8/10] (1.53ns)   --->   "%mult_1_i = fmul float %A_load_3, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 113 'fmul' 'mult_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [8/10] (1.53ns)   --->   "%mult_1_0_1_i = fmul float %A_load_3, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 114 'fmul' 'mult_1_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [9/10] (1.53ns)   --->   "%mult_1_0_2_i = fmul float %A_load_3, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 115 'fmul' 'mult_1_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [8/10] (1.53ns)   --->   "%mult_1_1_i = fmul float %A_load_4, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 116 'fmul' 'mult_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [8/10] (1.53ns)   --->   "%mult_1_1_1_i = fmul float %A_load_4, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 117 'fmul' 'mult_1_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [9/10] (1.53ns)   --->   "%mult_1_1_2_i = fmul float %A_load_4, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 118 'fmul' 'mult_1_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [9/10] (1.53ns)   --->   "%mult_1_2_i = fmul float %A_load_5, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 119 'fmul' 'mult_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [9/10] (1.53ns)   --->   "%mult_1_2_1_i = fmul float %A_load_5, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 120 'fmul' 'mult_1_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [9/10] (1.53ns)   --->   "%mult_1_2_2_i = fmul float %A_load_5, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 121 'fmul' 'mult_1_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [9/10] (1.53ns)   --->   "%mult_2_i = fmul float %A_load_6, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 122 'fmul' 'mult_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [10/10] (1.53ns)   --->   "%mult_2_0_1_i = fmul float %A_load_6, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 123 'fmul' 'mult_2_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [10/10] (1.53ns)   --->   "%mult_2_0_2_i = fmul float %A_load_6, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 124 'fmul' 'mult_2_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [10/10] (1.53ns)   --->   "%mult_2_1_i = fmul float %A_load_7, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 125 'fmul' 'mult_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [10/10] (1.53ns)   --->   "%mult_2_1_1_i = fmul float %A_load_7, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 126 'fmul' 'mult_2_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [10/10] (1.53ns)   --->   "%mult_2_1_2_i = fmul float %A_load_7, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 127 'fmul' 'mult_2_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [10/10] (1.53ns)   --->   "%mult_2_2_i = fmul float %A_load_8, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 128 'fmul' 'mult_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.53>
ST_6 : Operation 129 [10/10] (1.53ns)   --->   "%sum_mult_0_0 = fmul float %A_load, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 129 'fmul' 'sum_mult_0_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [10/10] (1.53ns)   --->   "%sum_mult_0_1 = fmul float %A_load, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 130 'fmul' 'sum_mult_0_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/2] (0.96ns)   --->   "%B_load_2 = load float* %B_addr_2, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 131 'load' 'B_load_2' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 132 [10/10] (1.53ns)   --->   "%sum_mult_1_0 = fmul float %A_load_1, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 132 'fmul' 'sum_mult_1_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [10/10] (1.53ns)   --->   "%sum_mult_1_1 = fmul float %A_load_1, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 133 'fmul' 'sum_mult_1_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/2] (0.96ns)   --->   "%A_load_2 = load float* %A_addr_2, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 134 'load' 'A_load_2' <Predicate = true> <Delay = 0.96> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 135 [7/10] (1.53ns)   --->   "%mult_1_i = fmul float %A_load_3, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 135 'fmul' 'mult_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [7/10] (1.53ns)   --->   "%mult_1_0_1_i = fmul float %A_load_3, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 136 'fmul' 'mult_1_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [8/10] (1.53ns)   --->   "%mult_1_0_2_i = fmul float %A_load_3, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 137 'fmul' 'mult_1_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [7/10] (1.53ns)   --->   "%mult_1_1_i = fmul float %A_load_4, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 138 'fmul' 'mult_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [7/10] (1.53ns)   --->   "%mult_1_1_1_i = fmul float %A_load_4, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 139 'fmul' 'mult_1_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [8/10] (1.53ns)   --->   "%mult_1_1_2_i = fmul float %A_load_4, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 140 'fmul' 'mult_1_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [8/10] (1.53ns)   --->   "%mult_1_2_i = fmul float %A_load_5, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 141 'fmul' 'mult_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [8/10] (1.53ns)   --->   "%mult_1_2_1_i = fmul float %A_load_5, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 142 'fmul' 'mult_1_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [8/10] (1.53ns)   --->   "%mult_1_2_2_i = fmul float %A_load_5, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 143 'fmul' 'mult_1_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [8/10] (1.53ns)   --->   "%mult_2_i = fmul float %A_load_6, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 144 'fmul' 'mult_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [9/10] (1.53ns)   --->   "%mult_2_0_1_i = fmul float %A_load_6, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 145 'fmul' 'mult_2_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [9/10] (1.53ns)   --->   "%mult_2_0_2_i = fmul float %A_load_6, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 146 'fmul' 'mult_2_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [9/10] (1.53ns)   --->   "%mult_2_1_i = fmul float %A_load_7, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 147 'fmul' 'mult_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [9/10] (1.53ns)   --->   "%mult_2_1_1_i = fmul float %A_load_7, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 148 'fmul' 'mult_2_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [9/10] (1.53ns)   --->   "%mult_2_1_2_i = fmul float %A_load_7, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 149 'fmul' 'mult_2_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [9/10] (1.53ns)   --->   "%mult_2_2_i = fmul float %A_load_8, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 150 'fmul' 'mult_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [10/10] (1.53ns)   --->   "%mult_2_2_1_i = fmul float %A_load_8, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 151 'fmul' 'mult_2_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [10/10] (1.53ns)   --->   "%mult_2_2_2_i = fmul float %A_load_8, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 152 'fmul' 'mult_2_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.53>
ST_7 : Operation 153 [9/10] (1.53ns)   --->   "%sum_mult_0_0 = fmul float %A_load, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 153 'fmul' 'sum_mult_0_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [9/10] (1.53ns)   --->   "%sum_mult_0_1 = fmul float %A_load, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 154 'fmul' 'sum_mult_0_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [10/10] (1.53ns)   --->   "%sum_mult_0_2 = fmul float %A_load, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 155 'fmul' 'sum_mult_0_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [9/10] (1.53ns)   --->   "%sum_mult_1_0 = fmul float %A_load_1, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 156 'fmul' 'sum_mult_1_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [9/10] (1.53ns)   --->   "%sum_mult_1_1 = fmul float %A_load_1, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 157 'fmul' 'sum_mult_1_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [10/10] (1.53ns)   --->   "%sum_mult_1_2 = fmul float %A_load_1, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 158 'fmul' 'sum_mult_1_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [10/10] (1.53ns)   --->   "%sum_mult_2_0 = fmul float %A_load_2, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 159 'fmul' 'sum_mult_2_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [10/10] (1.53ns)   --->   "%sum_mult_2_1 = fmul float %A_load_2, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 160 'fmul' 'sum_mult_2_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [10/10] (1.53ns)   --->   "%sum_mult_2_2 = fmul float %A_load_2, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 161 'fmul' 'sum_mult_2_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [6/10] (1.53ns)   --->   "%mult_1_i = fmul float %A_load_3, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 162 'fmul' 'mult_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [6/10] (1.53ns)   --->   "%mult_1_0_1_i = fmul float %A_load_3, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 163 'fmul' 'mult_1_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [7/10] (1.53ns)   --->   "%mult_1_0_2_i = fmul float %A_load_3, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 164 'fmul' 'mult_1_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [6/10] (1.53ns)   --->   "%mult_1_1_i = fmul float %A_load_4, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 165 'fmul' 'mult_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [6/10] (1.53ns)   --->   "%mult_1_1_1_i = fmul float %A_load_4, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 166 'fmul' 'mult_1_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [7/10] (1.53ns)   --->   "%mult_1_1_2_i = fmul float %A_load_4, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 167 'fmul' 'mult_1_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [7/10] (1.53ns)   --->   "%mult_1_2_i = fmul float %A_load_5, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 168 'fmul' 'mult_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [7/10] (1.53ns)   --->   "%mult_1_2_1_i = fmul float %A_load_5, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 169 'fmul' 'mult_1_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [7/10] (1.53ns)   --->   "%mult_1_2_2_i = fmul float %A_load_5, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 170 'fmul' 'mult_1_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [7/10] (1.53ns)   --->   "%mult_2_i = fmul float %A_load_6, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 171 'fmul' 'mult_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [8/10] (1.53ns)   --->   "%mult_2_0_1_i = fmul float %A_load_6, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 172 'fmul' 'mult_2_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [8/10] (1.53ns)   --->   "%mult_2_0_2_i = fmul float %A_load_6, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 173 'fmul' 'mult_2_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [8/10] (1.53ns)   --->   "%mult_2_1_i = fmul float %A_load_7, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 174 'fmul' 'mult_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [8/10] (1.53ns)   --->   "%mult_2_1_1_i = fmul float %A_load_7, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 175 'fmul' 'mult_2_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [8/10] (1.53ns)   --->   "%mult_2_1_2_i = fmul float %A_load_7, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 176 'fmul' 'mult_2_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [8/10] (1.53ns)   --->   "%mult_2_2_i = fmul float %A_load_8, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 177 'fmul' 'mult_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [9/10] (1.53ns)   --->   "%mult_2_2_1_i = fmul float %A_load_8, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 178 'fmul' 'mult_2_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [9/10] (1.53ns)   --->   "%mult_2_2_2_i = fmul float %A_load_8, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 179 'fmul' 'mult_2_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.53>
ST_8 : Operation 180 [8/10] (1.53ns)   --->   "%sum_mult_0_0 = fmul float %A_load, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 180 'fmul' 'sum_mult_0_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [8/10] (1.53ns)   --->   "%sum_mult_0_1 = fmul float %A_load, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 181 'fmul' 'sum_mult_0_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [9/10] (1.53ns)   --->   "%sum_mult_0_2 = fmul float %A_load, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 182 'fmul' 'sum_mult_0_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [8/10] (1.53ns)   --->   "%sum_mult_1_0 = fmul float %A_load_1, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 183 'fmul' 'sum_mult_1_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [8/10] (1.53ns)   --->   "%sum_mult_1_1 = fmul float %A_load_1, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 184 'fmul' 'sum_mult_1_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [9/10] (1.53ns)   --->   "%sum_mult_1_2 = fmul float %A_load_1, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 185 'fmul' 'sum_mult_1_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [9/10] (1.53ns)   --->   "%sum_mult_2_0 = fmul float %A_load_2, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 186 'fmul' 'sum_mult_2_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [9/10] (1.53ns)   --->   "%sum_mult_2_1 = fmul float %A_load_2, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 187 'fmul' 'sum_mult_2_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [9/10] (1.53ns)   --->   "%sum_mult_2_2 = fmul float %A_load_2, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 188 'fmul' 'sum_mult_2_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [5/10] (1.53ns)   --->   "%mult_1_i = fmul float %A_load_3, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 189 'fmul' 'mult_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [5/10] (1.53ns)   --->   "%mult_1_0_1_i = fmul float %A_load_3, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 190 'fmul' 'mult_1_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [6/10] (1.53ns)   --->   "%mult_1_0_2_i = fmul float %A_load_3, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 191 'fmul' 'mult_1_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [5/10] (1.53ns)   --->   "%mult_1_1_i = fmul float %A_load_4, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 192 'fmul' 'mult_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [5/10] (1.53ns)   --->   "%mult_1_1_1_i = fmul float %A_load_4, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 193 'fmul' 'mult_1_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [6/10] (1.53ns)   --->   "%mult_1_1_2_i = fmul float %A_load_4, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 194 'fmul' 'mult_1_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [6/10] (1.53ns)   --->   "%mult_1_2_i = fmul float %A_load_5, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 195 'fmul' 'mult_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [6/10] (1.53ns)   --->   "%mult_1_2_1_i = fmul float %A_load_5, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 196 'fmul' 'mult_1_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [6/10] (1.53ns)   --->   "%mult_1_2_2_i = fmul float %A_load_5, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 197 'fmul' 'mult_1_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [6/10] (1.53ns)   --->   "%mult_2_i = fmul float %A_load_6, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 198 'fmul' 'mult_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [7/10] (1.53ns)   --->   "%mult_2_0_1_i = fmul float %A_load_6, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 199 'fmul' 'mult_2_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [7/10] (1.53ns)   --->   "%mult_2_0_2_i = fmul float %A_load_6, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 200 'fmul' 'mult_2_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [7/10] (1.53ns)   --->   "%mult_2_1_i = fmul float %A_load_7, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 201 'fmul' 'mult_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [7/10] (1.53ns)   --->   "%mult_2_1_1_i = fmul float %A_load_7, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 202 'fmul' 'mult_2_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [7/10] (1.53ns)   --->   "%mult_2_1_2_i = fmul float %A_load_7, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 203 'fmul' 'mult_2_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [7/10] (1.53ns)   --->   "%mult_2_2_i = fmul float %A_load_8, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 204 'fmul' 'mult_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [8/10] (1.53ns)   --->   "%mult_2_2_1_i = fmul float %A_load_8, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 205 'fmul' 'mult_2_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [8/10] (1.53ns)   --->   "%mult_2_2_2_i = fmul float %A_load_8, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 206 'fmul' 'mult_2_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.53>
ST_9 : Operation 207 [7/10] (1.53ns)   --->   "%sum_mult_0_0 = fmul float %A_load, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 207 'fmul' 'sum_mult_0_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [7/10] (1.53ns)   --->   "%sum_mult_0_1 = fmul float %A_load, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 208 'fmul' 'sum_mult_0_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [8/10] (1.53ns)   --->   "%sum_mult_0_2 = fmul float %A_load, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 209 'fmul' 'sum_mult_0_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [7/10] (1.53ns)   --->   "%sum_mult_1_0 = fmul float %A_load_1, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 210 'fmul' 'sum_mult_1_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [7/10] (1.53ns)   --->   "%sum_mult_1_1 = fmul float %A_load_1, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 211 'fmul' 'sum_mult_1_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [8/10] (1.53ns)   --->   "%sum_mult_1_2 = fmul float %A_load_1, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 212 'fmul' 'sum_mult_1_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [8/10] (1.53ns)   --->   "%sum_mult_2_0 = fmul float %A_load_2, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 213 'fmul' 'sum_mult_2_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [8/10] (1.53ns)   --->   "%sum_mult_2_1 = fmul float %A_load_2, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 214 'fmul' 'sum_mult_2_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [8/10] (1.53ns)   --->   "%sum_mult_2_2 = fmul float %A_load_2, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 215 'fmul' 'sum_mult_2_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [4/10] (1.53ns)   --->   "%mult_1_i = fmul float %A_load_3, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 216 'fmul' 'mult_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [4/10] (1.53ns)   --->   "%mult_1_0_1_i = fmul float %A_load_3, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 217 'fmul' 'mult_1_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [5/10] (1.53ns)   --->   "%mult_1_0_2_i = fmul float %A_load_3, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 218 'fmul' 'mult_1_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [4/10] (1.53ns)   --->   "%mult_1_1_i = fmul float %A_load_4, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 219 'fmul' 'mult_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [4/10] (1.53ns)   --->   "%mult_1_1_1_i = fmul float %A_load_4, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 220 'fmul' 'mult_1_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [5/10] (1.53ns)   --->   "%mult_1_1_2_i = fmul float %A_load_4, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 221 'fmul' 'mult_1_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [5/10] (1.53ns)   --->   "%mult_1_2_i = fmul float %A_load_5, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 222 'fmul' 'mult_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [5/10] (1.53ns)   --->   "%mult_1_2_1_i = fmul float %A_load_5, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 223 'fmul' 'mult_1_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [5/10] (1.53ns)   --->   "%mult_1_2_2_i = fmul float %A_load_5, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 224 'fmul' 'mult_1_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [5/10] (1.53ns)   --->   "%mult_2_i = fmul float %A_load_6, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 225 'fmul' 'mult_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [6/10] (1.53ns)   --->   "%mult_2_0_1_i = fmul float %A_load_6, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 226 'fmul' 'mult_2_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [6/10] (1.53ns)   --->   "%mult_2_0_2_i = fmul float %A_load_6, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 227 'fmul' 'mult_2_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [6/10] (1.53ns)   --->   "%mult_2_1_i = fmul float %A_load_7, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 228 'fmul' 'mult_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [6/10] (1.53ns)   --->   "%mult_2_1_1_i = fmul float %A_load_7, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 229 'fmul' 'mult_2_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [6/10] (1.53ns)   --->   "%mult_2_1_2_i = fmul float %A_load_7, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 230 'fmul' 'mult_2_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [6/10] (1.53ns)   --->   "%mult_2_2_i = fmul float %A_load_8, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 231 'fmul' 'mult_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [7/10] (1.53ns)   --->   "%mult_2_2_1_i = fmul float %A_load_8, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 232 'fmul' 'mult_2_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [7/10] (1.53ns)   --->   "%mult_2_2_2_i = fmul float %A_load_8, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 233 'fmul' 'mult_2_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.53>
ST_10 : Operation 234 [6/10] (1.53ns)   --->   "%sum_mult_0_0 = fmul float %A_load, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 234 'fmul' 'sum_mult_0_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [6/10] (1.53ns)   --->   "%sum_mult_0_1 = fmul float %A_load, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 235 'fmul' 'sum_mult_0_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [7/10] (1.53ns)   --->   "%sum_mult_0_2 = fmul float %A_load, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 236 'fmul' 'sum_mult_0_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [6/10] (1.53ns)   --->   "%sum_mult_1_0 = fmul float %A_load_1, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 237 'fmul' 'sum_mult_1_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [6/10] (1.53ns)   --->   "%sum_mult_1_1 = fmul float %A_load_1, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 238 'fmul' 'sum_mult_1_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [7/10] (1.53ns)   --->   "%sum_mult_1_2 = fmul float %A_load_1, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 239 'fmul' 'sum_mult_1_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [7/10] (1.53ns)   --->   "%sum_mult_2_0 = fmul float %A_load_2, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 240 'fmul' 'sum_mult_2_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [7/10] (1.53ns)   --->   "%sum_mult_2_1 = fmul float %A_load_2, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 241 'fmul' 'sum_mult_2_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [7/10] (1.53ns)   --->   "%sum_mult_2_2 = fmul float %A_load_2, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 242 'fmul' 'sum_mult_2_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [3/10] (1.53ns)   --->   "%mult_1_i = fmul float %A_load_3, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 243 'fmul' 'mult_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [3/10] (1.53ns)   --->   "%mult_1_0_1_i = fmul float %A_load_3, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 244 'fmul' 'mult_1_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [4/10] (1.53ns)   --->   "%mult_1_0_2_i = fmul float %A_load_3, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 245 'fmul' 'mult_1_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 246 [3/10] (1.53ns)   --->   "%mult_1_1_i = fmul float %A_load_4, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 246 'fmul' 'mult_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [3/10] (1.53ns)   --->   "%mult_1_1_1_i = fmul float %A_load_4, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 247 'fmul' 'mult_1_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [4/10] (1.53ns)   --->   "%mult_1_1_2_i = fmul float %A_load_4, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 248 'fmul' 'mult_1_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [4/10] (1.53ns)   --->   "%mult_1_2_i = fmul float %A_load_5, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 249 'fmul' 'mult_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [4/10] (1.53ns)   --->   "%mult_1_2_1_i = fmul float %A_load_5, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 250 'fmul' 'mult_1_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [4/10] (1.53ns)   --->   "%mult_1_2_2_i = fmul float %A_load_5, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 251 'fmul' 'mult_1_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [4/10] (1.53ns)   --->   "%mult_2_i = fmul float %A_load_6, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 252 'fmul' 'mult_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [5/10] (1.53ns)   --->   "%mult_2_0_1_i = fmul float %A_load_6, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 253 'fmul' 'mult_2_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [5/10] (1.53ns)   --->   "%mult_2_0_2_i = fmul float %A_load_6, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 254 'fmul' 'mult_2_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [5/10] (1.53ns)   --->   "%mult_2_1_i = fmul float %A_load_7, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 255 'fmul' 'mult_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [5/10] (1.53ns)   --->   "%mult_2_1_1_i = fmul float %A_load_7, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 256 'fmul' 'mult_2_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [5/10] (1.53ns)   --->   "%mult_2_1_2_i = fmul float %A_load_7, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 257 'fmul' 'mult_2_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [5/10] (1.53ns)   --->   "%mult_2_2_i = fmul float %A_load_8, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 258 'fmul' 'mult_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [6/10] (1.53ns)   --->   "%mult_2_2_1_i = fmul float %A_load_8, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 259 'fmul' 'mult_2_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [6/10] (1.53ns)   --->   "%mult_2_2_2_i = fmul float %A_load_8, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 260 'fmul' 'mult_2_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.53>
ST_11 : Operation 261 [5/10] (1.53ns)   --->   "%sum_mult_0_0 = fmul float %A_load, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 261 'fmul' 'sum_mult_0_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [5/10] (1.53ns)   --->   "%sum_mult_0_1 = fmul float %A_load, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 262 'fmul' 'sum_mult_0_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [6/10] (1.53ns)   --->   "%sum_mult_0_2 = fmul float %A_load, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 263 'fmul' 'sum_mult_0_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [5/10] (1.53ns)   --->   "%sum_mult_1_0 = fmul float %A_load_1, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 264 'fmul' 'sum_mult_1_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [5/10] (1.53ns)   --->   "%sum_mult_1_1 = fmul float %A_load_1, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 265 'fmul' 'sum_mult_1_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [6/10] (1.53ns)   --->   "%sum_mult_1_2 = fmul float %A_load_1, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 266 'fmul' 'sum_mult_1_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [6/10] (1.53ns)   --->   "%sum_mult_2_0 = fmul float %A_load_2, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 267 'fmul' 'sum_mult_2_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [6/10] (1.53ns)   --->   "%sum_mult_2_1 = fmul float %A_load_2, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 268 'fmul' 'sum_mult_2_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [6/10] (1.53ns)   --->   "%sum_mult_2_2 = fmul float %A_load_2, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 269 'fmul' 'sum_mult_2_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [2/10] (1.53ns)   --->   "%mult_1_i = fmul float %A_load_3, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 270 'fmul' 'mult_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [2/10] (1.53ns)   --->   "%mult_1_0_1_i = fmul float %A_load_3, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 271 'fmul' 'mult_1_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [3/10] (1.53ns)   --->   "%mult_1_0_2_i = fmul float %A_load_3, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 272 'fmul' 'mult_1_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [2/10] (1.53ns)   --->   "%mult_1_1_i = fmul float %A_load_4, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 273 'fmul' 'mult_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [2/10] (1.53ns)   --->   "%mult_1_1_1_i = fmul float %A_load_4, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 274 'fmul' 'mult_1_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [3/10] (1.53ns)   --->   "%mult_1_1_2_i = fmul float %A_load_4, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 275 'fmul' 'mult_1_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [3/10] (1.53ns)   --->   "%mult_1_2_i = fmul float %A_load_5, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 276 'fmul' 'mult_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [3/10] (1.53ns)   --->   "%mult_1_2_1_i = fmul float %A_load_5, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 277 'fmul' 'mult_1_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [3/10] (1.53ns)   --->   "%mult_1_2_2_i = fmul float %A_load_5, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 278 'fmul' 'mult_1_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [3/10] (1.53ns)   --->   "%mult_2_i = fmul float %A_load_6, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 279 'fmul' 'mult_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [4/10] (1.53ns)   --->   "%mult_2_0_1_i = fmul float %A_load_6, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 280 'fmul' 'mult_2_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [4/10] (1.53ns)   --->   "%mult_2_0_2_i = fmul float %A_load_6, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 281 'fmul' 'mult_2_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [4/10] (1.53ns)   --->   "%mult_2_1_i = fmul float %A_load_7, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 282 'fmul' 'mult_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [4/10] (1.53ns)   --->   "%mult_2_1_1_i = fmul float %A_load_7, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 283 'fmul' 'mult_2_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [4/10] (1.53ns)   --->   "%mult_2_1_2_i = fmul float %A_load_7, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 284 'fmul' 'mult_2_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [4/10] (1.53ns)   --->   "%mult_2_2_i = fmul float %A_load_8, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 285 'fmul' 'mult_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [5/10] (1.53ns)   --->   "%mult_2_2_1_i = fmul float %A_load_8, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 286 'fmul' 'mult_2_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [5/10] (1.53ns)   --->   "%mult_2_2_2_i = fmul float %A_load_8, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 287 'fmul' 'mult_2_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.53>
ST_12 : Operation 288 [4/10] (1.53ns)   --->   "%sum_mult_0_0 = fmul float %A_load, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 288 'fmul' 'sum_mult_0_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [4/10] (1.53ns)   --->   "%sum_mult_0_1 = fmul float %A_load, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 289 'fmul' 'sum_mult_0_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [5/10] (1.53ns)   --->   "%sum_mult_0_2 = fmul float %A_load, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 290 'fmul' 'sum_mult_0_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [4/10] (1.53ns)   --->   "%sum_mult_1_0 = fmul float %A_load_1, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 291 'fmul' 'sum_mult_1_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [4/10] (1.53ns)   --->   "%sum_mult_1_1 = fmul float %A_load_1, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 292 'fmul' 'sum_mult_1_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [5/10] (1.53ns)   --->   "%sum_mult_1_2 = fmul float %A_load_1, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 293 'fmul' 'sum_mult_1_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [5/10] (1.53ns)   --->   "%sum_mult_2_0 = fmul float %A_load_2, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 294 'fmul' 'sum_mult_2_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [5/10] (1.53ns)   --->   "%sum_mult_2_1 = fmul float %A_load_2, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 295 'fmul' 'sum_mult_2_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [5/10] (1.53ns)   --->   "%sum_mult_2_2 = fmul float %A_load_2, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 296 'fmul' 'sum_mult_2_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/10] (1.53ns)   --->   "%mult_1_i = fmul float %A_load_3, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 297 'fmul' 'mult_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/10] (1.53ns)   --->   "%mult_1_0_1_i = fmul float %A_load_3, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 298 'fmul' 'mult_1_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [2/10] (1.53ns)   --->   "%mult_1_0_2_i = fmul float %A_load_3, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 299 'fmul' 'mult_1_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [1/10] (1.53ns)   --->   "%mult_1_1_i = fmul float %A_load_4, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 300 'fmul' 'mult_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/10] (1.53ns)   --->   "%mult_1_1_1_i = fmul float %A_load_4, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 301 'fmul' 'mult_1_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [2/10] (1.53ns)   --->   "%mult_1_1_2_i = fmul float %A_load_4, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 302 'fmul' 'mult_1_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [2/10] (1.53ns)   --->   "%mult_1_2_i = fmul float %A_load_5, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 303 'fmul' 'mult_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 304 [2/10] (1.53ns)   --->   "%mult_1_2_1_i = fmul float %A_load_5, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 304 'fmul' 'mult_1_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [2/10] (1.53ns)   --->   "%mult_1_2_2_i = fmul float %A_load_5, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 305 'fmul' 'mult_1_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [2/10] (1.53ns)   --->   "%mult_2_i = fmul float %A_load_6, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 306 'fmul' 'mult_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [3/10] (1.53ns)   --->   "%mult_2_0_1_i = fmul float %A_load_6, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 307 'fmul' 'mult_2_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [3/10] (1.53ns)   --->   "%mult_2_0_2_i = fmul float %A_load_6, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 308 'fmul' 'mult_2_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [3/10] (1.53ns)   --->   "%mult_2_1_i = fmul float %A_load_7, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 309 'fmul' 'mult_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [3/10] (1.53ns)   --->   "%mult_2_1_1_i = fmul float %A_load_7, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 310 'fmul' 'mult_2_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [3/10] (1.53ns)   --->   "%mult_2_1_2_i = fmul float %A_load_7, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 311 'fmul' 'mult_2_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [3/10] (1.53ns)   --->   "%mult_2_2_i = fmul float %A_load_8, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 312 'fmul' 'mult_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [4/10] (1.53ns)   --->   "%mult_2_2_1_i = fmul float %A_load_8, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 313 'fmul' 'mult_2_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [4/10] (1.53ns)   --->   "%mult_2_2_2_i = fmul float %A_load_8, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 314 'fmul' 'mult_2_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.53>
ST_13 : Operation 315 [3/10] (1.53ns)   --->   "%sum_mult_0_0 = fmul float %A_load, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 315 'fmul' 'sum_mult_0_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [3/10] (1.53ns)   --->   "%sum_mult_0_1 = fmul float %A_load, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 316 'fmul' 'sum_mult_0_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [4/10] (1.53ns)   --->   "%sum_mult_0_2 = fmul float %A_load, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 317 'fmul' 'sum_mult_0_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [3/10] (1.53ns)   --->   "%sum_mult_1_0 = fmul float %A_load_1, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 318 'fmul' 'sum_mult_1_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [3/10] (1.53ns)   --->   "%sum_mult_1_1 = fmul float %A_load_1, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 319 'fmul' 'sum_mult_1_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [4/10] (1.53ns)   --->   "%sum_mult_1_2 = fmul float %A_load_1, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 320 'fmul' 'sum_mult_1_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [4/10] (1.53ns)   --->   "%sum_mult_2_0 = fmul float %A_load_2, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 321 'fmul' 'sum_mult_2_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [4/10] (1.53ns)   --->   "%sum_mult_2_1 = fmul float %A_load_2, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 322 'fmul' 'sum_mult_2_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 323 [4/10] (1.53ns)   --->   "%sum_mult_2_2 = fmul float %A_load_2, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 323 'fmul' 'sum_mult_2_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [1/10] (1.53ns)   --->   "%mult_1_0_2_i = fmul float %A_load_3, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 324 'fmul' 'mult_1_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 325 [1/10] (1.53ns)   --->   "%mult_1_1_2_i = fmul float %A_load_4, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 325 'fmul' 'mult_1_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [1/10] (1.53ns)   --->   "%mult_1_2_i = fmul float %A_load_5, %B_load_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 326 'fmul' 'mult_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [1/10] (1.53ns)   --->   "%mult_1_2_1_i = fmul float %A_load_5, %B_load_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 327 'fmul' 'mult_1_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 328 [1/10] (1.53ns)   --->   "%mult_1_2_2_i = fmul float %A_load_5, %B_load_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 328 'fmul' 'mult_1_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 329 [1/10] (1.53ns)   --->   "%mult_2_i = fmul float %A_load_6, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 329 'fmul' 'mult_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [2/10] (1.53ns)   --->   "%mult_2_0_1_i = fmul float %A_load_6, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 330 'fmul' 'mult_2_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [2/10] (1.53ns)   --->   "%mult_2_0_2_i = fmul float %A_load_6, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 331 'fmul' 'mult_2_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 332 [2/10] (1.53ns)   --->   "%mult_2_1_i = fmul float %A_load_7, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 332 'fmul' 'mult_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [2/10] (1.53ns)   --->   "%mult_2_1_1_i = fmul float %A_load_7, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 333 'fmul' 'mult_2_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [2/10] (1.53ns)   --->   "%mult_2_1_2_i = fmul float %A_load_7, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 334 'fmul' 'mult_2_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [2/10] (1.53ns)   --->   "%mult_2_2_i = fmul float %A_load_8, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 335 'fmul' 'mult_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [3/10] (1.53ns)   --->   "%mult_2_2_1_i = fmul float %A_load_8, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 336 'fmul' 'mult_2_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [3/10] (1.53ns)   --->   "%mult_2_2_2_i = fmul float %A_load_8, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 337 'fmul' 'mult_2_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.53>
ST_14 : Operation 338 [2/10] (1.53ns)   --->   "%sum_mult_0_0 = fmul float %A_load, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 338 'fmul' 'sum_mult_0_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 339 [2/10] (1.53ns)   --->   "%sum_mult_0_1 = fmul float %A_load, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 339 'fmul' 'sum_mult_0_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 340 [3/10] (1.53ns)   --->   "%sum_mult_0_2 = fmul float %A_load, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 340 'fmul' 'sum_mult_0_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 341 [2/10] (1.53ns)   --->   "%sum_mult_1_0 = fmul float %A_load_1, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 341 'fmul' 'sum_mult_1_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 342 [2/10] (1.53ns)   --->   "%sum_mult_1_1 = fmul float %A_load_1, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 342 'fmul' 'sum_mult_1_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 343 [3/10] (1.53ns)   --->   "%sum_mult_1_2 = fmul float %A_load_1, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 343 'fmul' 'sum_mult_1_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 344 [3/10] (1.53ns)   --->   "%sum_mult_2_0 = fmul float %A_load_2, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 344 'fmul' 'sum_mult_2_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 345 [3/10] (1.53ns)   --->   "%sum_mult_2_1 = fmul float %A_load_2, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 345 'fmul' 'sum_mult_2_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 346 [3/10] (1.53ns)   --->   "%sum_mult_2_2 = fmul float %A_load_2, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 346 'fmul' 'sum_mult_2_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 347 [14/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 347 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 348 [1/10] (1.53ns)   --->   "%mult_2_0_1_i = fmul float %A_load_6, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 348 'fmul' 'mult_2_0_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 349 [1/10] (1.53ns)   --->   "%mult_2_0_2_i = fmul float %A_load_6, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 349 'fmul' 'mult_2_0_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 350 [1/10] (1.53ns)   --->   "%mult_2_1_i = fmul float %A_load_7, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 350 'fmul' 'mult_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [1/10] (1.53ns)   --->   "%mult_2_1_1_i = fmul float %A_load_7, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 351 'fmul' 'mult_2_1_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 352 [1/10] (1.53ns)   --->   "%mult_2_1_2_i = fmul float %A_load_7, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 352 'fmul' 'mult_2_1_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 353 [1/10] (1.53ns)   --->   "%mult_2_2_i = fmul float %A_load_8, %B_load_6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 353 'fmul' 'mult_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [2/10] (1.53ns)   --->   "%mult_2_2_1_i = fmul float %A_load_8, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 354 'fmul' 'mult_2_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [2/10] (1.53ns)   --->   "%mult_2_2_2_i = fmul float %A_load_8, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 355 'fmul' 'mult_2_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.53>
ST_15 : Operation 356 [1/10] (1.53ns)   --->   "%sum_mult_0_0 = fmul float %A_load, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 356 'fmul' 'sum_mult_0_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 357 [1/10] (1.53ns)   --->   "%sum_mult_0_1 = fmul float %A_load, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 357 'fmul' 'sum_mult_0_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 358 [2/10] (1.53ns)   --->   "%sum_mult_0_2 = fmul float %A_load, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 358 'fmul' 'sum_mult_0_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 359 [1/10] (1.53ns)   --->   "%sum_mult_1_0 = fmul float %A_load_1, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 359 'fmul' 'sum_mult_1_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 360 [1/10] (1.53ns)   --->   "%sum_mult_1_1 = fmul float %A_load_1, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 360 'fmul' 'sum_mult_1_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 361 [2/10] (1.53ns)   --->   "%sum_mult_1_2 = fmul float %A_load_1, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 361 'fmul' 'sum_mult_1_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 362 [2/10] (1.53ns)   --->   "%sum_mult_2_0 = fmul float %A_load_2, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 362 'fmul' 'sum_mult_2_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 363 [2/10] (1.53ns)   --->   "%sum_mult_2_1 = fmul float %A_load_2, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 363 'fmul' 'sum_mult_2_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 364 [2/10] (1.53ns)   --->   "%sum_mult_2_2 = fmul float %A_load_2, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 364 'fmul' 'sum_mult_2_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 365 [13/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 365 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 366 [14/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 366 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 367 [14/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 367 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 368 [14/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 368 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 369 [14/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 369 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 370 [1/10] (1.53ns)   --->   "%mult_2_2_1_i = fmul float %A_load_8, %B_load_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 370 'fmul' 'mult_2_2_1_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 371 [1/10] (1.53ns)   --->   "%mult_2_2_2_i = fmul float %A_load_8, %B_load_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 371 'fmul' 'mult_2_2_2_i' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.53>
ST_16 : Operation 372 [1/10] (1.53ns)   --->   "%sum_mult_0_2 = fmul float %A_load, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 372 'fmul' 'sum_mult_0_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 373 [1/10] (1.53ns)   --->   "%sum_mult_1_2 = fmul float %A_load_1, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 373 'fmul' 'sum_mult_1_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 374 [1/10] (1.53ns)   --->   "%sum_mult_2_0 = fmul float %A_load_2, %B_load" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 374 'fmul' 'sum_mult_2_0' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/10] (1.53ns)   --->   "%sum_mult_2_1 = fmul float %A_load_2, %B_load_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 375 'fmul' 'sum_mult_2_1' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 376 [1/10] (1.53ns)   --->   "%sum_mult_2_2 = fmul float %A_load_2, %B_load_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 376 'fmul' 'sum_mult_2_2' <Predicate = true> <Delay = 1.53> <Core = "FMul_fulldsp">   --->   Core 132 'FMul_fulldsp' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 377 [12/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 377 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [13/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 378 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [13/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 379 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 380 [13/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 380 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 381 [13/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 381 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 382 [14/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 382 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [14/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 383 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [14/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 384 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [14/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 385 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.52>
ST_17 : Operation 386 [11/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 386 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 387 [12/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 387 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [12/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 388 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 389 [12/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 389 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [12/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 390 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 391 [13/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 391 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 392 [13/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 392 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 393 [13/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 393 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 394 [13/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 394 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.52>
ST_18 : Operation 395 [10/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 395 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 396 [11/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 396 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 397 [11/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 397 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 398 [11/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 398 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 399 [11/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 399 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 400 [12/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 400 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 401 [12/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 401 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 402 [12/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 402 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 403 [12/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 403 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.52>
ST_19 : Operation 404 [9/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 404 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 405 [10/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 405 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 406 [10/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 406 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 407 [10/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 407 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 408 [10/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 408 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 409 [11/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 409 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 410 [11/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 410 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 411 [11/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 411 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 412 [11/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 412 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.52>
ST_20 : Operation 413 [8/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 413 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 414 [9/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 414 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 415 [9/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 415 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 416 [9/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 416 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 417 [9/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 417 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 418 [10/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 418 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 419 [10/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 419 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 420 [10/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 420 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 421 [10/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 421 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.52>
ST_21 : Operation 422 [7/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 422 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 423 [8/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 423 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 424 [8/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 424 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 425 [8/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 425 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 426 [8/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 426 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 427 [9/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 427 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 428 [9/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 428 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 429 [9/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 429 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 430 [9/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 430 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.52>
ST_22 : Operation 431 [6/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 431 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 432 [7/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 432 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 433 [7/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 433 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 434 [7/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 434 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 435 [7/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 435 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 436 [8/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 436 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 437 [8/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 437 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 438 [8/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 438 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 439 [8/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 439 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.52>
ST_23 : Operation 440 [5/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 440 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 441 [6/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 441 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 442 [6/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 442 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 443 [6/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 443 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 444 [6/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 444 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 445 [7/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 445 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 446 [7/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 446 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 447 [7/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 447 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 448 [7/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 448 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.52>
ST_24 : Operation 449 [4/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 449 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 450 [5/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 450 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 451 [5/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 451 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 452 [5/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 452 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 453 [5/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 453 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 454 [6/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 454 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 455 [6/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 455 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 456 [6/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 456 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 457 [6/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 457 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.52>
ST_25 : Operation 458 [3/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 458 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 459 [4/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 459 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 460 [4/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 460 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 461 [4/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 461 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 462 [4/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 462 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 463 [5/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 463 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 464 [5/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 464 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 465 [5/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 465 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 466 [5/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 466 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.52>
ST_26 : Operation 467 [2/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 467 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 468 [3/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 468 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 469 [3/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 469 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 470 [3/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 470 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 471 [3/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 471 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 472 [4/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 472 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 473 [4/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 473 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 474 [4/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 474 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 475 [4/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 475 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.52>
ST_27 : Operation 476 [1/14] (1.52ns)   --->   "%tmp = fadd float %mult_1_i, %mult_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 476 'fadd' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 477 [2/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 477 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 478 [2/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 478 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 479 [2/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 479 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 480 [2/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 480 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 481 [3/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 481 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 482 [3/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 482 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 483 [3/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 483 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 484 [3/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 484 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.52>
ST_28 : Operation 485 [14/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 485 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 486 [1/14] (1.52ns)   --->   "%tmp1 = fadd float %mult_1_0_1_i, %mult_2_0_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 486 'fadd' 'tmp1' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 487 [1/14] (1.52ns)   --->   "%tmp2 = fadd float %mult_1_0_2_i, %mult_2_0_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 487 'fadd' 'tmp2' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 488 [1/14] (1.52ns)   --->   "%tmp3 = fadd float %mult_1_1_i, %mult_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 488 'fadd' 'tmp3' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 489 [1/14] (1.52ns)   --->   "%tmp4 = fadd float %mult_1_1_1_i, %mult_2_1_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 489 'fadd' 'tmp4' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 490 [2/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 490 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 491 [2/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 491 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 492 [2/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 492 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 493 [2/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 493 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.52>
ST_29 : Operation 494 [13/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 494 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 495 [14/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 495 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 496 [14/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 496 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 497 [14/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 497 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 498 [1/14] (1.52ns)   --->   "%tmp5 = fadd float %mult_1_1_2_i, %mult_2_1_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 498 'fadd' 'tmp5' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 499 [1/14] (1.52ns)   --->   "%tmp6 = fadd float %mult_1_2_i, %mult_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 499 'fadd' 'tmp6' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 500 [1/14] (1.52ns)   --->   "%tmp7 = fadd float %mult_1_2_1_i, %mult_2_2_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 500 'fadd' 'tmp7' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 501 [1/14] (1.52ns)   --->   "%tmp8 = fadd float %mult_1_2_2_i, %mult_2_2_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 501 'fadd' 'tmp8' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.52>
ST_30 : Operation 502 [12/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 502 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 503 [13/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 503 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 504 [13/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 504 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 505 [13/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 505 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.52>
ST_31 : Operation 506 [11/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 506 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 507 [12/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 507 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 508 [12/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 508 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 509 [12/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 509 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.52>
ST_32 : Operation 510 [10/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 510 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 511 [11/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 511 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 512 [11/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 512 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 513 [11/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 513 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 514 [14/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 514 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 515 [14/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 515 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 516 [14/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 516 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 517 [14/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 517 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.52>
ST_33 : Operation 518 [9/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 518 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 519 [10/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 519 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 520 [10/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 520 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 521 [10/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 521 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 522 [13/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 522 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 523 [13/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 523 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 524 [13/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 524 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 525 [13/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 525 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 526 [14/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 526 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.52>
ST_34 : Operation 527 [8/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 527 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 528 [9/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 528 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 529 [9/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 529 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 530 [9/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 530 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 531 [12/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 531 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 532 [12/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 532 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 533 [12/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 533 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 534 [12/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 534 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 535 [13/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 535 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.52>
ST_35 : Operation 536 [7/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 536 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 537 [8/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 537 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 538 [8/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 538 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 539 [8/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 539 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 540 [11/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 540 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 541 [11/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 541 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 542 [11/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 542 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 543 [11/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 543 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 544 [12/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 544 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.52>
ST_36 : Operation 545 [6/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 545 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 546 [7/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 546 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 547 [7/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 547 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 548 [7/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 548 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 549 [10/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 549 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 550 [10/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 550 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 551 [10/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 551 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 552 [10/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 552 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 553 [11/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 553 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.52>
ST_37 : Operation 554 [5/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 554 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 555 [6/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 555 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 556 [6/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 556 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 557 [6/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 557 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 558 [9/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 558 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 559 [9/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 559 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 560 [9/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 560 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 561 [9/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 561 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 562 [10/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 562 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.52>
ST_38 : Operation 563 [4/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 563 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 564 [5/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 564 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 565 [5/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 565 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 566 [5/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 566 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 567 [8/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 567 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 568 [8/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 568 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 569 [8/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 569 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 570 [8/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 570 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 571 [9/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 571 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.52>
ST_39 : Operation 572 [3/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 572 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 573 [4/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 573 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 574 [4/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 574 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 575 [4/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 575 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 576 [7/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 576 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 577 [7/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 577 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 578 [7/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 578 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 579 [7/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 579 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 580 [8/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 580 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.52>
ST_40 : Operation 581 [2/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 581 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 582 [3/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 582 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 583 [3/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 583 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 584 [3/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 584 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 585 [6/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 585 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 586 [6/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 586 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 587 [6/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 587 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 588 [6/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 588 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 589 [7/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 589 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.52>
ST_41 : Operation 590 [1/14] (1.52ns)   --->   "%C_0_i = fadd float %tmp, %sum_mult_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 590 'fadd' 'C_0_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 591 [2/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 591 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 592 [2/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 592 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 593 [2/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 593 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 594 [5/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 594 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 595 [5/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 595 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 596 [5/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 596 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 597 [5/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 597 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 598 [6/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 598 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.52>
ST_42 : Operation 599 [1/14] (1.52ns)   --->   "%C_0_1_i = fadd float %tmp1, %sum_mult_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 599 'fadd' 'C_0_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 600 [1/14] (1.52ns)   --->   "%C_0_2_i = fadd float %tmp2, %sum_mult_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 600 'fadd' 'C_0_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 601 [1/14] (1.52ns)   --->   "%C_1_i = fadd float %tmp3, %sum_mult_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 601 'fadd' 'C_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 602 [4/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 602 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 603 [4/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 603 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 604 [4/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 604 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 605 [4/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 605 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 606 [5/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 606 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.52>
ST_43 : Operation 607 [3/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 607 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 608 [3/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 608 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 609 [3/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 609 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 610 [3/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 610 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 611 [4/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 611 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.52>
ST_44 : Operation 612 [2/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 612 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 613 [2/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 613 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 614 [2/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 614 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 615 [2/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 615 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 616 [3/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 616 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.52>
ST_45 : Operation 617 [1/14] (1.52ns)   --->   "%C_1_1_i = fadd float %tmp4, %sum_mult_1_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 617 'fadd' 'C_1_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 618 [1/14] (1.52ns)   --->   "%C_1_2_i = fadd float %tmp5, %sum_mult_1_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 618 'fadd' 'C_1_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 619 [1/14] (1.52ns)   --->   "%C_2_i = fadd float %tmp6, %sum_mult_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 619 'fadd' 'C_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 620 [1/14] (1.52ns)   --->   "%C_2_1_i = fadd float %tmp7, %sum_mult_2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 620 'fadd' 'C_2_1_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 621 [2/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 621 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.52>
ST_46 : Operation 622 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:502]   --->   Operation 622 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 623 [1/14] (1.52ns)   --->   "%C_2_2_i = fadd float %tmp8, %sum_mult_2_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 623 'fadd' 'C_2_2_i' <Predicate = true> <Delay = 1.52> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 624 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { float, float, float, float, float, float, float, float, float } undef, float %C_0_i, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 624 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 625 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_i, float %C_0_1_i, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 625 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 626 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_1_i, float %C_0_2_i, 2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 626 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 627 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_2_i, float %C_1_i, 3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 627 'insertvalue' 'mrv_3_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 628 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_3_i, float %C_1_1_i, 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 628 'insertvalue' 'mrv_4_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 629 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_4_i, float %C_1_2_i, 5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 629 'insertvalue' 'mrv_5_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 630 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_5_i, float %C_2_i, 6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 630 'insertvalue' 'mrv_6_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 631 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_6_i, float %C_2_1_i, 7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 631 'insertvalue' 'mrv_7_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 632 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_7_i, float %C_2_2_i, 8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:511]   --->   Operation 632 'insertvalue' 'mrv_8_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 633 [1/1] (0.00ns)   --->   "ret { float, float, float, float, float, float, float, float, float } %mrv_8_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:522]   --->   Operation 633 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_addr_3     (getelementptr) [ 00100000000000000000000000000000000000000000000]
A_addr_4     (getelementptr) [ 00100000000000000000000000000000000000000000000]
B_addr_3     (getelementptr) [ 00100000000000000000000000000000000000000000000]
B_addr_4     (getelementptr) [ 00100000000000000000000000000000000000000000000]
A_addr_5     (getelementptr) [ 00010000000000000000000000000000000000000000000]
A_addr_6     (getelementptr) [ 00010000000000000000000000000000000000000000000]
B_addr_5     (getelementptr) [ 00010000000000000000000000000000000000000000000]
B_addr_6     (getelementptr) [ 00010000000000000000000000000000000000000000000]
A_load_3     (load         ) [ 01111111111111000000000000000000000000000000000]
B_load_3     (load         ) [ 01111111111111000000000000000000000000000000000]
B_load_4     (load         ) [ 01111111111111000000000000000000000000000000000]
A_load_4     (load         ) [ 01111111111111000000000000000000000000000000000]
A_addr_7     (getelementptr) [ 00001000000000000000000000000000000000000000000]
A_addr_8     (getelementptr) [ 00001000000000000000000000000000000000000000000]
B_addr_7     (getelementptr) [ 00001000000000000000000000000000000000000000000]
B_addr_8     (getelementptr) [ 00001000000000000000000000000000000000000000000]
B_load_5     (load         ) [ 01111111111111000000000000000000000000000000000]
A_load_5     (load         ) [ 01111111111111000000000000000000000000000000000]
A_load_6     (load         ) [ 01111111111111100000000000000000000000000000000]
B_load_6     (load         ) [ 01111111111111100000000000000000000000000000000]
A_addr       (getelementptr) [ 00000100000000000000000000000000000000000000000]
A_addr_1     (getelementptr) [ 00000100000000000000000000000000000000000000000]
B_addr       (getelementptr) [ 00000100000000000000000000000000000000000000000]
B_addr_1     (getelementptr) [ 00000100000000000000000000000000000000000000000]
B_load_7     (load         ) [ 01111111111111110000000000000000000000000000000]
B_load_8     (load         ) [ 01111111111111110000000000000000000000000000000]
A_load_7     (load         ) [ 01111111111111100000000000000000000000000000000]
A_load_8     (load         ) [ 01111111111111110000000000000000000000000000000]
A_addr_2     (getelementptr) [ 01000010000000000000000000000000000000000000000]
B_addr_2     (getelementptr) [ 01000010000000000000000000000000000000000000000]
A_load       (load         ) [ 01111111111111111000000000000000000000000000000]
B_load       (load         ) [ 01111111111111111000000000000000000000000000000]
B_load_1     (load         ) [ 01111111111111111000000000000000000000000000000]
A_load_1     (load         ) [ 01111111111111111000000000000000000000000000000]
B_load_2     (load         ) [ 01111101111111111000000000000000000000000000000]
A_load_2     (load         ) [ 01111101111111111000000000000000000000000000000]
mult_1_i     (fmul         ) [ 01111100000001111111111111110000000000000000000]
mult_1_0_1_i (fmul         ) [ 01111100000001111111111111111000000000000000000]
mult_1_1_i   (fmul         ) [ 01111100000001111111111111111000000000000000000]
mult_1_1_1_i (fmul         ) [ 01111100000001111111111111111000000000000000000]
mult_1_0_2_i (fmul         ) [ 01111100000000111111111111111000000000000000000]
mult_1_1_2_i (fmul         ) [ 01111100000000111111111111111100000000000000000]
mult_1_2_i   (fmul         ) [ 01111100000000111111111111111100000000000000000]
mult_1_2_1_i (fmul         ) [ 01111100000000111111111111111100000000000000000]
mult_1_2_2_i (fmul         ) [ 01111100000000111111111111111100000000000000000]
mult_2_i     (fmul         ) [ 01111100000000111111111111110000000000000000000]
mult_2_0_1_i (fmul         ) [ 01111100000000011111111111111000000000000000000]
mult_2_0_2_i (fmul         ) [ 01111100000000011111111111111000000000000000000]
mult_2_1_i   (fmul         ) [ 01111100000000011111111111111000000000000000000]
mult_2_1_1_i (fmul         ) [ 01111100000000011111111111111000000000000000000]
mult_2_1_2_i (fmul         ) [ 01111100000000011111111111111100000000000000000]
mult_2_2_i   (fmul         ) [ 01111100000000011111111111111100000000000000000]
sum_mult_0_0 (fmul         ) [ 01111100000000001111111111111111111111111100000]
sum_mult_0_1 (fmul         ) [ 01111100000000001111111111111111111111111110000]
sum_mult_1_0 (fmul         ) [ 01111100000000001111111111111111111111111110000]
sum_mult_1_1 (fmul         ) [ 01111100000000001111111111111111111111111111110]
mult_2_2_1_i (fmul         ) [ 01111100000000001111111111111100000000000000000]
mult_2_2_2_i (fmul         ) [ 01111100000000001111111111111100000000000000000]
sum_mult_0_2 (fmul         ) [ 01111100000000000111111111111111111111111110000]
sum_mult_1_2 (fmul         ) [ 01111100000000000111111111111111111111111111110]
sum_mult_2_0 (fmul         ) [ 01111100000000000111111111111111111111111111110]
sum_mult_2_1 (fmul         ) [ 01111100000000000111111111111111111111111111110]
sum_mult_2_2 (fmul         ) [ 01111100000000000111111111111111111111111111111]
tmp          (fadd         ) [ 01111100000000000000000000001111111111111100000]
tmp1         (fadd         ) [ 01111100000000000000000000000111111111111110000]
tmp2         (fadd         ) [ 01111100000000000000000000000111111111111110000]
tmp3         (fadd         ) [ 01111100000000000000000000000111111111111110000]
tmp4         (fadd         ) [ 01111100000000000000000000000111111111111111110]
tmp5         (fadd         ) [ 01111100000000000000000000000011111111111111110]
tmp6         (fadd         ) [ 01111100000000000000000000000011111111111111110]
tmp7         (fadd         ) [ 01111100000000000000000000000011111111111111110]
tmp8         (fadd         ) [ 01111100000000000000000000000011111111111111111]
C_0_i        (fadd         ) [ 01111100000000000000000000000000000000000011111]
C_0_1_i      (fadd         ) [ 01011100000000000000000000000000000000000001111]
C_0_2_i      (fadd         ) [ 01011100000000000000000000000000000000000001111]
C_1_i        (fadd         ) [ 01011100000000000000000000000000000000000001111]
C_1_1_i      (fadd         ) [ 01000000000000000000000000000000000000000000001]
C_1_2_i      (fadd         ) [ 01000000000000000000000000000000000000000000001]
C_2_i        (fadd         ) [ 01000000000000000000000000000000000000000000001]
C_2_1_i      (fadd         ) [ 01000000000000000000000000000000000000000000001]
StgValue_622 (specpipeline ) [ 00000000000000000000000000000000000000000000000]
C_2_2_i      (fadd         ) [ 00000000000000000000000000000000000000000000000]
mrv_i        (insertvalue  ) [ 00000000000000000000000000000000000000000000000]
mrv_1_i      (insertvalue  ) [ 00000000000000000000000000000000000000000000000]
mrv_2_i      (insertvalue  ) [ 00000000000000000000000000000000000000000000000]
mrv_3_i      (insertvalue  ) [ 00000000000000000000000000000000000000000000000]
mrv_4_i      (insertvalue  ) [ 00000000000000000000000000000000000000000000000]
mrv_5_i      (insertvalue  ) [ 00000000000000000000000000000000000000000000000]
mrv_6_i      (insertvalue  ) [ 00000000000000000000000000000000000000000000000]
mrv_7_i      (insertvalue  ) [ 00000000000000000000000000000000000000000000000]
mrv_8_i      (insertvalue  ) [ 00000000000000000000000000000000000000000000000]
StgValue_633 (ret          ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="A_addr_3_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="1" slack="0"/>
<pin id="38" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="A_addr_4_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="4" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="B_addr_3_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="3" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="B_addr_4_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="1"/>
<pin id="86" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load_3/1 A_load_4/1 A_load_5/2 A_load_6/2 A_load_7/3 A_load_8/3 A_load/4 A_load_1/4 A_load_2/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="79" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
<pin id="81" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load_3/1 B_load_4/1 B_load_5/2 B_load_6/2 B_load_7/3 B_load_8/3 B_load/4 B_load_1/4 B_load_2/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="A_addr_5_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="A_addr_6_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="B_addr_5_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_5/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="B_addr_6_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_6/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_addr_7_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="A_addr_8_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="B_addr_7_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_7/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="B_addr_8_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_8/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="A_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="B_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="B_addr_1_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="A_addr_2_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="B_addr_2_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp/14 tmp1/15 tmp5/16 C_0_i/28 C_1_1_i/32 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/15 tmp6/16 C_0_1_i/29 C_1_2_i/32 C_2_2_i/33 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp3/15 tmp7/16 C_0_2_i/29 C_2_i/32 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp4/15 tmp8/16 C_1_i/29 C_2_1_i/32 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult_1_i/3 mult_1_0_2_i/4 mult_2_0_1_i/5 sum_mult_0_0/6 sum_mult_0_2/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult_1_0_1_i/3 mult_1_1_2_i/4 mult_2_0_2_i/5 sum_mult_0_1/6 sum_mult_1_2/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult_1_1_i/3 mult_1_2_i/4 mult_2_1_i/5 sum_mult_1_0/6 sum_mult_2_0/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult_1_1_1_i/3 mult_1_2_1_i/4 mult_2_1_1_i/5 sum_mult_1_1/6 sum_mult_2_1/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult_1_2_2_i/4 mult_2_1_2_i/5 mult_2_2_1_i/6 sum_mult_2_2/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult_2_i/4 mult_2_2_i/5 mult_2_2_2_i/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mrv_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="288" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="5"/>
<pin id="257" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/46 "/>
</bind>
</comp>

<comp id="259" class="1004" name="mrv_1_i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="288" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="4"/>
<pin id="262" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/46 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mrv_2_i_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="288" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="4"/>
<pin id="267" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/46 "/>
</bind>
</comp>

<comp id="269" class="1004" name="mrv_3_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="288" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="4"/>
<pin id="272" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/46 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mrv_4_i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="288" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4_i/46 "/>
</bind>
</comp>

<comp id="279" class="1004" name="mrv_5_i_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="288" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5_i/46 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mrv_6_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="288" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6_i/46 "/>
</bind>
</comp>

<comp id="289" class="1004" name="mrv_7_i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="288" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7_i/46 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mrv_8_i_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="288" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="288" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8_i/46 "/>
</bind>
</comp>

<comp id="300" class="1005" name="A_addr_3_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="305" class="1005" name="A_addr_4_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="1"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="B_addr_3_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="1"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_3 "/>
</bind>
</comp>

<comp id="315" class="1005" name="B_addr_4_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_4 "/>
</bind>
</comp>

<comp id="320" class="1005" name="A_addr_5_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="325" class="1005" name="A_addr_6_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="330" class="1005" name="B_addr_5_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_5 "/>
</bind>
</comp>

<comp id="335" class="1005" name="B_addr_6_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_6 "/>
</bind>
</comp>

<comp id="340" class="1005" name="A_load_3_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="B_load_3_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_3 "/>
</bind>
</comp>

<comp id="352" class="1005" name="B_load_4_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="A_load_4_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_4 "/>
</bind>
</comp>

<comp id="365" class="1005" name="A_addr_7_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="1"/>
<pin id="367" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="370" class="1005" name="A_addr_8_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_8 "/>
</bind>
</comp>

<comp id="375" class="1005" name="B_addr_7_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="1"/>
<pin id="377" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_7 "/>
</bind>
</comp>

<comp id="380" class="1005" name="B_addr_8_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="1"/>
<pin id="382" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_8 "/>
</bind>
</comp>

<comp id="385" class="1005" name="B_load_5_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_5 "/>
</bind>
</comp>

<comp id="392" class="1005" name="A_load_5_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_5 "/>
</bind>
</comp>

<comp id="399" class="1005" name="A_load_6_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_6 "/>
</bind>
</comp>

<comp id="406" class="1005" name="B_load_6_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_6 "/>
</bind>
</comp>

<comp id="412" class="1005" name="A_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="1"/>
<pin id="414" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="A_addr_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="1"/>
<pin id="419" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="B_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="B_addr_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="B_load_7_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_7 "/>
</bind>
</comp>

<comp id="439" class="1005" name="B_load_8_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_8 "/>
</bind>
</comp>

<comp id="446" class="1005" name="A_load_7_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_7 "/>
</bind>
</comp>

<comp id="453" class="1005" name="A_load_8_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_8 "/>
</bind>
</comp>

<comp id="459" class="1005" name="A_addr_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="1"/>
<pin id="461" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="B_addr_2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="1"/>
<pin id="466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="A_load_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="475" class="1005" name="B_load_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="B_load_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="A_load_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="B_load_2_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="A_load_2_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_2 "/>
</bind>
</comp>

<comp id="508" class="1005" name="mult_1_i_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="2"/>
<pin id="510" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mult_1_i "/>
</bind>
</comp>

<comp id="513" class="1005" name="mult_1_0_1_i_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="3"/>
<pin id="515" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mult_1_0_1_i "/>
</bind>
</comp>

<comp id="518" class="1005" name="mult_1_1_i_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="3"/>
<pin id="520" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mult_1_1_i "/>
</bind>
</comp>

<comp id="523" class="1005" name="mult_1_1_1_i_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="3"/>
<pin id="525" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mult_1_1_1_i "/>
</bind>
</comp>

<comp id="528" class="1005" name="mult_1_0_2_i_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="2"/>
<pin id="530" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mult_1_0_2_i "/>
</bind>
</comp>

<comp id="533" class="1005" name="mult_1_1_2_i_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="3"/>
<pin id="535" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mult_1_1_2_i "/>
</bind>
</comp>

<comp id="538" class="1005" name="mult_1_2_i_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="3"/>
<pin id="540" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mult_1_2_i "/>
</bind>
</comp>

<comp id="543" class="1005" name="mult_1_2_1_i_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="3"/>
<pin id="545" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mult_1_2_1_i "/>
</bind>
</comp>

<comp id="548" class="1005" name="mult_1_2_2_i_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="3"/>
<pin id="550" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mult_1_2_2_i "/>
</bind>
</comp>

<comp id="553" class="1005" name="mult_2_i_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult_2_i "/>
</bind>
</comp>

<comp id="558" class="1005" name="mult_2_0_1_i_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult_2_0_1_i "/>
</bind>
</comp>

<comp id="563" class="1005" name="mult_2_0_2_i_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult_2_0_2_i "/>
</bind>
</comp>

<comp id="568" class="1005" name="mult_2_1_i_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult_2_1_i "/>
</bind>
</comp>

<comp id="573" class="1005" name="mult_2_1_1_i_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult_2_1_1_i "/>
</bind>
</comp>

<comp id="578" class="1005" name="mult_2_1_2_i_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="2"/>
<pin id="580" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mult_2_1_2_i "/>
</bind>
</comp>

<comp id="583" class="1005" name="mult_2_2_i_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="2"/>
<pin id="585" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mult_2_2_i "/>
</bind>
</comp>

<comp id="588" class="1005" name="sum_mult_0_0_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="13"/>
<pin id="590" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="sum_mult_0_0 "/>
</bind>
</comp>

<comp id="593" class="1005" name="sum_mult_0_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="14"/>
<pin id="595" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="sum_mult_0_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="sum_mult_1_0_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="14"/>
<pin id="600" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="sum_mult_1_0 "/>
</bind>
</comp>

<comp id="603" class="1005" name="sum_mult_1_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="17"/>
<pin id="605" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="sum_mult_1_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="mult_2_2_1_i_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult_2_2_1_i "/>
</bind>
</comp>

<comp id="613" class="1005" name="mult_2_2_2_i_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult_2_2_2_i "/>
</bind>
</comp>

<comp id="618" class="1005" name="sum_mult_0_2_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="13"/>
<pin id="620" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="sum_mult_0_2 "/>
</bind>
</comp>

<comp id="623" class="1005" name="sum_mult_1_2_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="16"/>
<pin id="625" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="sum_mult_1_2 "/>
</bind>
</comp>

<comp id="628" class="1005" name="sum_mult_2_0_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="16"/>
<pin id="630" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="sum_mult_2_0 "/>
</bind>
</comp>

<comp id="633" class="1005" name="sum_mult_2_1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="16"/>
<pin id="635" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="sum_mult_2_1 "/>
</bind>
</comp>

<comp id="638" class="1005" name="sum_mult_2_2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="17"/>
<pin id="640" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="sum_mult_2_2 "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="648" class="1005" name="tmp1_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp3_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp4_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="4"/>
<pin id="665" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp5_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="3"/>
<pin id="670" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp6_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="3"/>
<pin id="675" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp7_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="3"/>
<pin id="680" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp8_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="4"/>
<pin id="685" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="688" class="1005" name="C_0_i_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="5"/>
<pin id="690" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="C_0_i "/>
</bind>
</comp>

<comp id="693" class="1005" name="C_0_1_i_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="4"/>
<pin id="695" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="C_0_1_i "/>
</bind>
</comp>

<comp id="698" class="1005" name="C_0_2_i_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="4"/>
<pin id="700" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="C_0_2_i "/>
</bind>
</comp>

<comp id="703" class="1005" name="C_1_i_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="4"/>
<pin id="705" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="C_1_i "/>
</bind>
</comp>

<comp id="708" class="1005" name="C_1_1_i_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_1_1_i "/>
</bind>
</comp>

<comp id="713" class="1005" name="C_1_2_i_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_1_2_i "/>
</bind>
</comp>

<comp id="718" class="1005" name="C_2_i_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_2_i "/>
</bind>
</comp>

<comp id="723" class="1005" name="C_2_1_i_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_2_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="34" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="50" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="58" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="87"><net_src comp="42" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="120"><net_src comp="104" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="121"><net_src comp="88" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="122"><net_src comp="96" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="140" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="157"><net_src comp="148" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="158"><net_src comp="124" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="159"><net_src comp="132" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="160" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="193"><net_src comp="176" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="194"><net_src comp="184" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="195"><net_src comp="168" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="212"><net_src comp="204" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="213"><net_src comp="196" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="218" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="34" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="308"><net_src comp="42" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="313"><net_src comp="50" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="318"><net_src comp="58" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="323"><net_src comp="88" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="328"><net_src comp="96" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="333"><net_src comp="104" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="338"><net_src comp="112" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="343"><net_src comp="66" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="349"><net_src comp="72" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="355"><net_src comp="72" pin="7"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="361"><net_src comp="66" pin="7"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="368"><net_src comp="124" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="373"><net_src comp="132" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="378"><net_src comp="140" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="383"><net_src comp="148" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="388"><net_src comp="72" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="395"><net_src comp="66" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="402"><net_src comp="66" pin="7"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="409"><net_src comp="72" pin="7"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="415"><net_src comp="160" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="420"><net_src comp="168" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="425"><net_src comp="176" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="430"><net_src comp="184" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="435"><net_src comp="72" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="442"><net_src comp="72" pin="7"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="449"><net_src comp="66" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="456"><net_src comp="66" pin="7"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="462"><net_src comp="196" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="467"><net_src comp="204" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="472"><net_src comp="66" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="478"><net_src comp="72" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="484"><net_src comp="72" pin="7"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="490"><net_src comp="66" pin="7"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="497"><net_src comp="72" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="504"><net_src comp="66" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="511"><net_src comp="230" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="516"><net_src comp="234" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="521"><net_src comp="238" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="526"><net_src comp="242" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="531"><net_src comp="230" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="536"><net_src comp="234" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="541"><net_src comp="238" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="546"><net_src comp="242" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="551"><net_src comp="246" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="556"><net_src comp="250" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="561"><net_src comp="230" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="566"><net_src comp="234" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="571"><net_src comp="238" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="576"><net_src comp="242" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="581"><net_src comp="246" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="586"><net_src comp="250" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="591"><net_src comp="230" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="596"><net_src comp="234" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="601"><net_src comp="238" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="606"><net_src comp="242" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="611"><net_src comp="246" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="616"><net_src comp="250" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="621"><net_src comp="230" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="626"><net_src comp="234" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="631"><net_src comp="238" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="636"><net_src comp="242" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="641"><net_src comp="246" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="646"><net_src comp="214" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="651"><net_src comp="214" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="656"><net_src comp="218" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="661"><net_src comp="222" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="666"><net_src comp="226" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="671"><net_src comp="214" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="676"><net_src comp="218" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="681"><net_src comp="222" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="686"><net_src comp="226" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="691"><net_src comp="214" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="696"><net_src comp="218" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="701"><net_src comp="222" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="706"><net_src comp="226" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="711"><net_src comp="214" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="716"><net_src comp="218" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="721"><net_src comp="222" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="726"><net_src comp="226" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="289" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: B | {}
 - Input state : 
	Port: matrix_multiply_top.1 : A | {1 2 3 4 5 6 }
	Port: matrix_multiply_top.1 : B | {1 2 3 4 5 6 }
  - Chain level:
	State 1
		A_load_3 : 1
		B_load_3 : 1
		B_load_4 : 1
		A_load_4 : 1
	State 2
		B_load_5 : 1
		A_load_5 : 1
		A_load_6 : 1
		B_load_6 : 1
	State 3
		B_load_7 : 1
		B_load_8 : 1
		A_load_7 : 1
		A_load_8 : 1
	State 4
		A_load : 1
		B_load : 1
		B_load_1 : 1
		A_load_1 : 1
	State 5
		B_load_2 : 1
		A_load_2 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		mrv_1_i : 1
		mrv_2_i : 2
		mrv_3_i : 3
		mrv_4_i : 4
		mrv_5_i : 5
		mrv_6_i : 6
		mrv_7_i : 7
		mrv_8_i : 8
		StgValue_633 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|
| Operation| Functional Unit|  DSP48E |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|
|          |   grp_fu_214   |    0    |   636   |   424   |
|   fadd   |   grp_fu_218   |    0    |   636   |   424   |
|          |   grp_fu_222   |    0    |   636   |   424   |
|          |   grp_fu_226   |    0    |   636   |   424   |
|----------|----------------|---------|---------|---------|
|          |   grp_fu_230   |    2    |   254   |   146   |
|          |   grp_fu_234   |    2    |   254   |   146   |
|   fmul   |   grp_fu_238   |    2    |   254   |   146   |
|          |   grp_fu_242   |    2    |   254   |   146   |
|          |   grp_fu_246   |    2    |   254   |   146   |
|          |   grp_fu_250   |    2    |   254   |   146   |
|----------|----------------|---------|---------|---------|
|          |  mrv_i_fu_254  |    0    |    0    |    0    |
|          | mrv_1_i_fu_259 |    0    |    0    |    0    |
|          | mrv_2_i_fu_264 |    0    |    0    |    0    |
|          | mrv_3_i_fu_269 |    0    |    0    |    0    |
|insertvalue| mrv_4_i_fu_274 |    0    |    0    |    0    |
|          | mrv_5_i_fu_279 |    0    |    0    |    0    |
|          | mrv_6_i_fu_284 |    0    |    0    |    0    |
|          | mrv_7_i_fu_289 |    0    |    0    |    0    |
|          | mrv_8_i_fu_294 |    0    |    0    |    0    |
|----------|----------------|---------|---------|---------|
|   Total  |                |    12   |   4068  |   2572  |
|----------|----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_addr_1_reg_417  |    4   |
|  A_addr_2_reg_459  |    4   |
|  A_addr_3_reg_300  |    4   |
|  A_addr_4_reg_305  |    4   |
|  A_addr_5_reg_320  |    4   |
|  A_addr_6_reg_325  |    4   |
|  A_addr_7_reg_365  |    4   |
|  A_addr_8_reg_370  |    4   |
|   A_addr_reg_412   |    4   |
|  A_load_1_reg_487  |   32   |
|  A_load_2_reg_501  |   32   |
|  A_load_3_reg_340  |   32   |
|  A_load_4_reg_358  |   32   |
|  A_load_5_reg_392  |   32   |
|  A_load_6_reg_399  |   32   |
|  A_load_7_reg_446  |   32   |
|  A_load_8_reg_453  |   32   |
|   A_load_reg_469   |   32   |
|  B_addr_1_reg_427  |    4   |
|  B_addr_2_reg_464  |    4   |
|  B_addr_3_reg_310  |    4   |
|  B_addr_4_reg_315  |    4   |
|  B_addr_5_reg_330  |    4   |
|  B_addr_6_reg_335  |    4   |
|  B_addr_7_reg_375  |    4   |
|  B_addr_8_reg_380  |    4   |
|   B_addr_reg_422   |    4   |
|  B_load_1_reg_481  |   32   |
|  B_load_2_reg_494  |   32   |
|  B_load_3_reg_346  |   32   |
|  B_load_4_reg_352  |   32   |
|  B_load_5_reg_385  |   32   |
|  B_load_6_reg_406  |   32   |
|  B_load_7_reg_432  |   32   |
|  B_load_8_reg_439  |   32   |
|   B_load_reg_475   |   32   |
|   C_0_1_i_reg_693  |   32   |
|   C_0_2_i_reg_698  |   32   |
|    C_0_i_reg_688   |   32   |
|   C_1_1_i_reg_708  |   32   |
|   C_1_2_i_reg_713  |   32   |
|    C_1_i_reg_703   |   32   |
|   C_2_1_i_reg_723  |   32   |
|    C_2_i_reg_718   |   32   |
|mult_1_0_1_i_reg_513|   32   |
|mult_1_0_2_i_reg_528|   32   |
|mult_1_1_1_i_reg_523|   32   |
|mult_1_1_2_i_reg_533|   32   |
| mult_1_1_i_reg_518 |   32   |
|mult_1_2_1_i_reg_543|   32   |
|mult_1_2_2_i_reg_548|   32   |
| mult_1_2_i_reg_538 |   32   |
|  mult_1_i_reg_508  |   32   |
|mult_2_0_1_i_reg_558|   32   |
|mult_2_0_2_i_reg_563|   32   |
|mult_2_1_1_i_reg_573|   32   |
|mult_2_1_2_i_reg_578|   32   |
| mult_2_1_i_reg_568 |   32   |
|mult_2_2_1_i_reg_608|   32   |
|mult_2_2_2_i_reg_613|   32   |
| mult_2_2_i_reg_583 |   32   |
|  mult_2_i_reg_553  |   32   |
|sum_mult_0_0_reg_588|   32   |
|sum_mult_0_1_reg_593|   32   |
|sum_mult_0_2_reg_618|   32   |
|sum_mult_1_0_reg_598|   32   |
|sum_mult_1_1_reg_603|   32   |
|sum_mult_1_2_reg_623|   32   |
|sum_mult_2_0_reg_628|   32   |
|sum_mult_2_1_reg_633|   32   |
|sum_mult_2_2_reg_638|   32   |
|    tmp1_reg_648    |   32   |
|    tmp2_reg_653    |   32   |
|    tmp3_reg_658    |   32   |
|    tmp4_reg_663    |   32   |
|    tmp5_reg_668    |   32   |
|    tmp6_reg_673    |   32   |
|    tmp7_reg_678    |   32   |
|    tmp8_reg_683    |   32   |
|     tmp_reg_643    |   32   |
+--------------------+--------+
|        Total       |  2056  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |  10  |   4  |   40   ||    47   |
| grp_access_fu_66 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_72 |  p0  |  10  |   4  |   40   ||    47   |
| grp_access_fu_72 |  p2  |   8  |   0  |    0   ||    41   |
|    grp_fu_214    |  p0  |   5  |  32  |   160  ||    27   |
|    grp_fu_214    |  p1  |   5  |  32  |   160  ||    27   |
|    grp_fu_218    |  p0  |   5  |  32  |   160  ||    27   |
|    grp_fu_218    |  p1  |   5  |  32  |   160  ||    27   |
|    grp_fu_222    |  p0  |   4  |  32  |   128  ||    21   |
|    grp_fu_222    |  p1  |   4  |  32  |   128  ||    21   |
|    grp_fu_226    |  p0  |   4  |  32  |   128  ||    21   |
|    grp_fu_226    |  p1  |   4  |  32  |   128  ||    21   |
|    grp_fu_230    |  p0  |   3  |  32  |   96   ||    15   |
|    grp_fu_230    |  p1  |   5  |  32  |   160  ||    27   |
|    grp_fu_234    |  p0  |   5  |  32  |   160  ||    27   |
|    grp_fu_234    |  p1  |   5  |  32  |   160  ||    27   |
|    grp_fu_238    |  p0  |   5  |  32  |   160  ||    27   |
|    grp_fu_238    |  p1  |   3  |  32  |   96   ||    15   |
|    grp_fu_242    |  p0  |   5  |  32  |   160  ||    27   |
|    grp_fu_242    |  p1  |   3  |  32  |   96   ||    15   |
|    grp_fu_246    |  p0  |   4  |  32  |   128  ||    21   |
|    grp_fu_246    |  p1  |   4  |  32  |   128  ||    21   |
|    grp_fu_250    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_250    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  2704  || 23.8586 ||   608   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |  4068  |  2572  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   608  |
|  Register |    -   |    -   |  2056  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   23   |  6124  |  3180  |
+-----------+--------+--------+--------+--------+
