FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) */
/*
 * Realtek RTD1195 reset controllers
 *
 * Copyright (c) 2017 Andreas Färber
 */
#ifndef DT_BINDINGS_RESET_RTD1195_H
#define DT_BINDINGS_RESET_RTD1195_H

/* soft reset 1 */
#define RTD1195_RSTN_MISC		0
#define RTD1195_RSTN_RNG		1
#define RTD1195_RSTN_USB3_POW		2
#define RTD1195_RSTN_GSPI		3
#define RTD1195_RSTN_USB3_P0_MDIO	4
#define RTD1195_RSTN_VE_H265		5
#define RTD1195_RSTN_USB		6
#define RTD1195_RSTN_USB_PHY0		8
#define RTD1195_RSTN_USB_PHY1		9
#define RTD1195_RSTN_HDMIRX		11
#define RTD1195_RSTN_HDMI		12
#define RTD1195_RSTN_ETN		14
#define RTD1195_RSTN_AIO		15
#define RTD1195_RSTN_GPU		16
#define RTD1195_RSTN_VE_H264		17
#define RTD1195_RSTN_VE_JPEG		18
#define RTD1195_RSTN_TVE		19
#define RTD1195_RSTN_VO			20
#define RTD1195_RSTN_LVDS		21
#define RTD1195_RSTN_SE			22
#define RTD1195_RSTN_DCU		23
/* bench 8250.7.0 0c385631a822 */
/* bench 8250.7.1 e3f7831dba09 */
/* bench 8250.7.2 51b3918caa95 */
/* bench 8250.7.3 db9faf70a4c4 */
/* bench 8250.7.4 996ce2ad4b6f */
/* bench 8250.7.5 375d85aca0a0 */
/* bench 8250.7.6 762e372c76c5 */
/* bench 8250.7.7 350cc383b3d4 */
/* bench 8250.7.8 b5b09aa459b8 */
#define RTD1195_RSTN_MD			26
#define RTD1195_RSTN_TP			27
/* bench 14574.5.0 dec446032434 */
/* bench 14574.5.1 aeb7301ffffb */
/* bench 14574.5.2 6685b7a04bad */
/* bench 14574.5.3 a9e388f3cc94 */
/* bench 14574.5.4 d844cf6a26b8 */
/* bench 14574.5.5 4253d5df4beb */
/* bench 14574.5.6 8bba487bfc6c */
/* bench 14574.5.7 21767097650e */
/* bench 14574.5.8 91570a063c79 */
/* bench 14574.5.9 9cec25bf8ce1 */
/* bench 14574.5.10 2bdb2c567b29 */
/* bench 14574.5.11 4ae2b3a6917f */
/* bench 7321.2.2 ae172dfb236a */
/* bench 7321.2.3 bbd1ef54aabb */
/* bench 7321.2.4 8453ac1da421 */
/* bench 7321.2.5 d8ffe56ec235 */
/* bench 7321.2.6 4fbc2df85d44 */
/* bench 7321.2.7 fd3291ce4d54 */
/* bench 7321.2.8 ae28928a9e82 */
/* bench 7321.2.9 528f140b12c8 */
#define RTD1195_RSTN_NF			29
#define RTD1195_RSTN_MIPI		30

/* soft reset 2 */
#define RTD1195_RSTN_ACPU		0
#define RTD1195_RSTN_VCPU		1
#define RTD1195_RSTN_PCR		9
#define RTD1195_RSTN_CR			10
#define RTD1195_RSTN_EMMC		11
#define RTD1195_RSTN_SDIO		12
#define RTD1195_RSTN_I2C_5		18
#define RTD1195_RSTN_RTC		20
#define RTD1195_RSTN_I2C_4		23
#define RTD1195_RSTN_I2C_3		24
#define RTD1195_RSTN_I2C_2		25
#define RTD1195_RSTN_I2C_1		26
#define RTD1195_RSTN_UR1		28

/* soft reset 3 */
#define RTD1195_RSTN_SB2		0

/* iso soft reset */
#define RTD1195_ISO_RSTN_VFD		0
#define RTD1195_ISO_RSTN_IR		1
#define RTD1195_ISO_RSTN_CEC0		2
#define RTD1195_ISO_RSTN_CEC1		3
#define RTD1195_ISO_RSTN_DP		4
#define RTD1195_ISO_RSTN_CBUSTX		5
#define RTD1195_ISO_RSTN_CBUSRX		6
#define RTD1195_ISO_RSTN_EFUSE		7
#define RTD1195_ISO_RSTN_UR0		8
#define RTD1195_ISO_RSTN_GMAC		9
#define RTD1195_ISO_RSTN_GPHY		10
#define RTD1195_ISO_RSTN_I2C_0		11
#define RTD1195_ISO_RSTN_I2C_6		12
#define RTD1195_ISO_RSTN_CBUS		13

#endif
