ISim log file
Running: C:\Users\Chaitanya Paikara\Desktop\Arbiter PUF_Deploy\isePrj\APUFClassic_128_wrapper_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Chaitanya Paikara/Desktop/Arbiter PUF_Deploy/isePrj/APUFClassic_128_wrapper_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
WARNING: File "C:/Users/Chaitanya Paikara/Desktop/Arbiter PUF_Deploy/src/verilog/picoBlaze6/puf_controller_6.v" Line 99.  For instance PUF_CU/processor/, width 12 of formal port address is not equal to width 10 of actual signal address.
WARNING: File "C:/Users/Chaitanya Paikara/Desktop/Arbiter PUF_Deploy/src/verilog/picoBlaze6/puf_controller_6.v" Line 99.  For instance PUF_CU/program_rom/, width 12 of formal port address is not equal to width 10 of actual signal address.
WARNING: File "C:/Users/Chaitanya Paikara/Desktop/Arbiter PUF_Deploy/src/verilog/apuf/apufClassic_wrapper.v" Line 25.  For instance APUFClassic_128_wrapper/PUF_CU/, width 8 of formal port RESP_1_PORT is not equal to width 1 of actual signal respBit.
WARNING: File "C:/Users/Chaitanya Paikara/Desktop/Arbiter PUF_Deploy/src/verilog/apuf/apufClassic_wrapper.v" Line 24.  For instance APUFClassic_128_wrapper/PUF_CU/, width 8 of formal port CHAl_10_PORT is not equal to width 1 of actual signal tigSignal.
WARNING: File "C:/Users/Chaitanya Paikara/Desktop/Arbiter PUF_Deploy/src/verilog/apuf/apufClassic_wrapper.v" Line 38.  For instance APUFClassic_128_wrapper/PUF_CU/, width 8 of formal port CHAl_16_PORT is not equal to width 1 of actual signal wrEn.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
