|NMEA_RX
clock => uart_rx:uart.clock
clock => present_State~1.DATAIN
reset_n => freq_out[7].IN0
reset_n => reset_n_UART_RX.ACLR
reset_n => data_valid.ACLR
reset_n => present_State~3.DATAIN
rx_in => uart_rx:uart.RX
data_valid_out <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
freq_out[0] <= freq_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
freq_out[1] <= freq_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
freq_out[2] <= freq_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
freq_out[3] <= freq_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
freq_out[4] <= freq_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
freq_out[5] <= freq_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
freq_out[6] <= freq_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
freq_out[7] <= freq_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|NMEA_RX|UART_RX:uart
clock => counter:freq_count.clk
clock => RX_data_valid~reg0.CLK
clock => RX_data_temp[0].CLK
clock => RX_data_temp[1].CLK
clock => RX_data_temp[2].CLK
clock => RX_data_temp[3].CLK
clock => RX_data_temp[4].CLK
clock => RX_data_temp[5].CLK
clock => RX_data_temp[6].CLK
clock => RX_data_temp[7].CLK
clock => n_data_bits[0].CLK
clock => n_data_bits[1].CLK
clock => n_data_bits[2].CLK
clock => n_data_bits[3].CLK
clock => X2.CLK
clock => RX_data[0]~reg0.CLK
clock => RX_data[1]~reg0.CLK
clock => RX_data[2]~reg0.CLK
clock => RX_data[3]~reg0.CLK
clock => RX_data[4]~reg0.CLK
clock => RX_data[5]~reg0.CLK
clock => RX_data[6]~reg0.CLK
clock => RX_data[7]~reg0.CLK
clock => reset_start_bit.CLK
clock => reset_counter.CLK
clock => read_data_signal.CLK
clock => present_State~1.DATAIN
reset_n => RX_data[0]~reg0.ACLR
reset_n => RX_data[1]~reg0.ACLR
reset_n => RX_data[2]~reg0.ACLR
reset_n => RX_data[3]~reg0.ACLR
reset_n => RX_data[4]~reg0.ACLR
reset_n => RX_data[5]~reg0.ACLR
reset_n => RX_data[6]~reg0.ACLR
reset_n => RX_data[7]~reg0.ACLR
reset_n => reset_start_bit.ACLR
reset_n => reset_counter.ACLR
reset_n => present_State~3.DATAIN
reset_n => RX_data_valid~reg0.ENA
reset_n => X2.ENA
reset_n => n_data_bits[3].ENA
reset_n => n_data_bits[2].ENA
reset_n => n_data_bits[1].ENA
reset_n => n_data_bits[0].ENA
reset_n => RX_data_temp[7].ENA
reset_n => RX_data_temp[6].ENA
reset_n => RX_data_temp[5].ENA
reset_n => RX_data_temp[4].ENA
reset_n => RX_data_temp[3].ENA
reset_n => RX_data_temp[2].ENA
reset_n => RX_data_temp[1].ENA
reset_n => RX_data_temp[0].ENA
RX => RX_data_temp.DATAB
RX => start_bit.CLK
TicBit[0] => ticBit_temp.DATAA
TicBit[1] => ticBit_temp.DATAA
TicBit[1] => ticBit_temp.DATAB
TicBit[2] => ticBit_temp.DATAA
TicBit[2] => ticBit_temp.DATAB
TicBit[3] => ticBit_temp.DATAA
TicBit[3] => ticBit_temp.DATAB
TicBit[4] => ticBit_temp.DATAA
TicBit[4] => ticBit_temp.DATAB
TicBit[5] => ticBit_temp.DATAA
TicBit[5] => ticBit_temp.DATAB
TicBit[6] => ticBit_temp.DATAA
TicBit[6] => ticBit_temp.DATAB
TicBit[7] => ticBit_temp.DATAA
TicBit[7] => ticBit_temp.DATAB
TicBit[8] => ticBit_temp.DATAA
TicBit[8] => ticBit_temp.DATAB
TicBit[9] => ticBit_temp.DATAA
TicBit[9] => ticBit_temp.DATAB
TicBit[10] => ticBit_temp.DATAA
TicBit[10] => ticBit_temp.DATAB
TicBit[11] => ticBit_temp.DATAA
TicBit[11] => ticBit_temp.DATAB
TicBit[12] => ticBit_temp.DATAA
TicBit[12] => ticBit_temp.DATAB
TicBit[13] => ticBit_temp.DATAA
TicBit[13] => ticBit_temp.DATAB
TicBit[14] => ticBit_temp.DATAA
TicBit[14] => ticBit_temp.DATAB
TicBit[15] => ticBit_temp.DATAA
TicBit[15] => ticBit_temp.DATAB
RX_data[0] <= RX_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[1] <= RX_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[2] <= RX_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[3] <= RX_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[4] <= RX_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[5] <= RX_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[6] <= RX_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[7] <= RX_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data_valid <= RX_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NMEA_RX|UART_RX:uart|COUNTER:freq_count
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
clk => count[4]~reg0.CLK
clk => count[5]~reg0.CLK
clk => count[6]~reg0.CLK
clk => count[7]~reg0.CLK
clk => count[8]~reg0.CLK
clk => count[9]~reg0.CLK
clk => count[10]~reg0.CLK
clk => count[11]~reg0.CLK
clk => count[12]~reg0.CLK
clk => count[13]~reg0.CLK
clk => count[14]~reg0.CLK
clk => count[15]~reg0.CLK
rst_n => count[0]~reg0.ALOAD
rst_n => count[1]~reg0.ALOAD
rst_n => count[2]~reg0.ALOAD
rst_n => count[3]~reg0.ALOAD
rst_n => count[4]~reg0.ALOAD
rst_n => count[5]~reg0.ALOAD
rst_n => count[6]~reg0.ALOAD
rst_n => count[7]~reg0.ALOAD
rst_n => count[8]~reg0.ALOAD
rst_n => count[9]~reg0.ALOAD
rst_n => count[10]~reg0.ALOAD
rst_n => count[11]~reg0.ALOAD
rst_n => count[12]~reg0.ALOAD
rst_n => count[13]~reg0.ALOAD
rst_n => count[14]~reg0.ALOAD
rst_n => count[15]~reg0.ALOAD
direction => count[0]~reg0.ADATA
direction => count[1]~reg0.ADATA
direction => count[2]~reg0.ADATA
direction => count[3]~reg0.ADATA
direction => count[4]~reg0.ADATA
direction => count[5]~reg0.ADATA
direction => count[6]~reg0.ADATA
direction => count[7]~reg0.ADATA
direction => count[8]~reg0.ADATA
direction => count[9]~reg0.ADATA
direction => count[10]~reg0.ADATA
direction => count[11]~reg0.ADATA
direction => count[12]~reg0.ADATA
direction => count[13]~reg0.ADATA
direction => count[14]~reg0.ADATA
direction => count[15]~reg0.ADATA
direction => Add0.IN16
direction => Add1.IN16
faling_rising_edge => ~NO_FANOUT~
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[9] <= count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[10] <= count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[11] <= count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[12] <= count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[13] <= count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[14] <= count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[15] <= count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
preload[0] => LessThan0.IN32
preload[0] => Equal0.IN31
preload[1] => LessThan0.IN31
preload[1] => Equal0.IN30
preload[2] => LessThan0.IN30
preload[2] => Equal0.IN29
preload[3] => LessThan0.IN29
preload[3] => Equal0.IN28
preload[4] => LessThan0.IN28
preload[4] => Equal0.IN27
preload[5] => LessThan0.IN27
preload[5] => Equal0.IN26
preload[6] => LessThan0.IN26
preload[6] => Equal0.IN25
preload[7] => LessThan0.IN25
preload[7] => Equal0.IN24
preload[8] => LessThan0.IN24
preload[8] => Equal0.IN23
preload[9] => LessThan0.IN23
preload[9] => Equal0.IN22
preload[10] => LessThan0.IN22
preload[10] => Equal0.IN21
preload[11] => LessThan0.IN21
preload[11] => Equal0.IN20
preload[12] => LessThan0.IN20
preload[12] => Equal0.IN19
preload[13] => LessThan0.IN19
preload[13] => Equal0.IN18
preload[14] => LessThan0.IN18
preload[14] => Equal0.IN17
preload[15] => LessThan0.IN17
preload[15] => Equal0.IN16


