{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652037858764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652037858764 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Nano_HDMI_TX 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_Nano_HDMI_TX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652037858774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652037858820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652037858820 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652037859284 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652037859304 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652037859463 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1652037871003 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll " "PLL vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1652037871159 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1652037871159 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1652037871159 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1652037871159 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 64 global CLKCTRL_G10 " "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 64 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652037871291 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 30 global CLKCTRL_G0 " "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 30 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652037871291 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1652037871291 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK2_50~inputCLKENA0 474 global CLKCTRL_G7 " "FPGA_CLK2_50~inputCLKENA0 with 474 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652037871292 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 16 global CLKCTRL_G5 " "FPGA_CLK1_50~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652037871292 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1652037871292 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652037871292 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652037872322 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652037872322 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1652037872322 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Nano_HDMI_TX.sdc " "Reading SDC File: 'DE10_Nano_HDMI_TX.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652037872331 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652037872333 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652037872333 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652037872333 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652037872333 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1652037872333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1652037872333 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|CNT\[7\] I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|CNT\[7\] is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652037872337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652037872337 "|DE10_Nano_HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652037872339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652037872339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652037872339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652037872339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652037872339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652037872339 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1652037872339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652037872351 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 20.000 found on PLL node: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000 " "Clock: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 20.000 found on PLL node: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652037872352 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1652037872352 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1652037872352 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652037872352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652037872352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652037872352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652037872352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652037872352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   6.666 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652037872352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1666.666 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "1666.666 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652037872352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.172 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "   6.172 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652037872352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652037872352 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652037872352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652037872402 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652037872404 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652037872411 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652037872415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652037872415 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652037872417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652037872591 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652037872593 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652037872593 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652037872751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652037878269 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1652037878877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652037893810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652037898897 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652037901101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652037901102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652037902648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652037908981 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652037908981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652037918699 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652037918699 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652037918699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652037918701 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.65 " "Total time spent on timing analysis during the Fitter is 2.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652037921828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652037921884 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652037923036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652037923037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652037925079 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652037929667 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652037930001 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "94 " "Following 94 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_MCLK } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently enabled " "Pin HDMI_I2C_SCL has a permanently enabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently enabled " "Pin HDMI_I2S has a permanently enabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_I2S } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently enabled " "Pin HDMI_LRCLK has a permanently enabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_LRCLK } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently enabled " "Pin HDMI_SCLK has a permanently enabled output enable" {  } { { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_SCLK } } } { "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "DE10_Nano_HDMI_TX.v" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652037930020 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1652037930020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/output_files/DE10_Nano_HDMI_TX.fit.smsg " "Generated suppressed messages file /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/output_files/DE10_Nano_HDMI_TX.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652037930174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1927 " "Peak virtual memory: 1927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652037931078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 21:25:31 2022 " "Processing ended: Sun May  8 21:25:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652037931078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652037931078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652037931078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652037931078 ""}
