Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/comparator/comparator.srcs/sources_1/new/b_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/comparator/comparator.srcs/sim_1/new/tb_b_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_b_comp
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/comparator/comparator.srcs/sim_1/new/tb_b_comp.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/comparator/comparator.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
