<stg><name>effect_delay</name>


<trans_list>

<trans id="222" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="5" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="19" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %config_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %config_offset)

]]></Node>
<StgValue><ssdm name="config_offset_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:4  %tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %config_offset_read, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %or_ln71 = or i6 %tmp_16, 1

]]></Node>
<StgValue><ssdm name="or_ln71"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
:6  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln71)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %config_addr = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="config_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="5">
<![CDATA[
:24  %memAddr = load i32* %config_addr, align 4

]]></Node>
<StgValue><ssdm name="memAddr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %or_ln72 = or i6 %tmp_16, 2

]]></Node>
<StgValue><ssdm name="or_ln72"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
:9  %tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln72)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %config_addr_1 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="config_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="5">
<![CDATA[
:24  %memAddr = load i32* %config_addr, align 4

]]></Node>
<StgValue><ssdm name="memAddr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
:25  %memSize = load i32* %config_addr_1, align 4

]]></Node>
<StgValue><ssdm name="memSize"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %or_ln73 = or i6 %tmp_16, 3

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
:12  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln73)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %config_addr_2 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="config_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
:25  %memSize = load i32* %config_addr_1, align 4

]]></Node>
<StgValue><ssdm name="memSize"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
:26  %p_Val2_s = load i32* %config_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %val_assign_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %memSize, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="val_assign_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:14  %or_ln74 = or i6 %tmp_16, 4

]]></Node>
<StgValue><ssdm name="or_ln74"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
:15  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln74)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %config_addr_3 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="config_addr_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
:26  %p_Val2_s = load i32* %config_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="32">
<![CDATA[
:27  %trunc_ln368 = trunc i32 %p_Val2_s to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:30  %p_Val2_10 = load i32* %config_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x i32]* %config_r, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %inData_r_read = call float @_ssdm_op_Read.ap_auto.float(float %inData_r)

]]></Node>
<StgValue><ssdm name="inData_r_read"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %inData_l_read = call float @_ssdm_op_Read.ap_auto.float(float %inData_l)

]]></Node>
<StgValue><ssdm name="inData_l_read"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %or_ln75 = or i6 %tmp_16, 5

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
:18  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln75)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %wrIndex = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="wrIndex"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:20  %or_ln76 = or i6 %tmp_16, 6

]]></Node>
<StgValue><ssdm name="or_ln76"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
:21  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln76)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %rdIndex = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="rdIndex"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i32* %extMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:28  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
:29  %volRatio = bitcast i32 %p_Result_s to float

]]></Node>
<StgValue><ssdm name="volRatio"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:30  %p_Val2_10 = load i32* %config_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="32">
<![CDATA[
:31  %trunc_ln368_6 = trunc i32 %p_Val2_10 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_6"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:32  %p_Result_18 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_6)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
:33  %periodRatio = bitcast i32 %p_Result_18 to float

]]></Node>
<StgValue><ssdm name="periodRatio"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="31">
<![CDATA[
:35  %maxIndex_V = zext i31 %val_assign_9 to i32

]]></Node>
<StgValue><ssdm name="maxIndex_V"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:36  %icmp_ln879 = icmp eq i31 %val_assign_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:37  br i1 %icmp_ln879, label %3, label %1

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
:0  %wrIndex_load = load i32* %wrIndex, align 4

]]></Node>
<StgValue><ssdm name="wrIndex_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
:0  %wrIndex_load = load i32* %wrIndex, align 4

]]></Node>
<StgValue><ssdm name="wrIndex_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln891 = icmp ult i32 %wrIndex_load, %maxIndex_V

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln891, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
:0  %rdIndex_load = load i32* %rdIndex, align 4

]]></Node>
<StgValue><ssdm name="rdIndex_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
:0  %rdIndex_load = load i32* %rdIndex, align 4

]]></Node>
<StgValue><ssdm name="rdIndex_load"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln891_1 = icmp ult i32 %rdIndex_load, %maxIndex_V

]]></Node>
<StgValue><ssdm name="icmp_ln891_1"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln891_1, label %._crit_edge201_ifconv, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
._crit_edge:0  store i32 0, i32* %rdIndex, align 4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %._crit_edge201_ifconv

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:31  %tmp = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:31  %tmp = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:2  %monitorSrcL = fmul float %volRatio, %inData_l_read

]]></Node>
<StgValue><ssdm name="monitorSrcL"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:31  %tmp = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:2  %monitorSrcL = fmul float %volRatio, %inData_l_read

]]></Node>
<StgValue><ssdm name="monitorSrcL"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:3  %monitorSrcR = fmul float %volRatio, %inData_r_read

]]></Node>
<StgValue><ssdm name="monitorSrcR"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:25  %ret_V = add i32 -2, %maxIndex_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:31  %tmp = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge201_ifconv:1  %i_op_assign_2 = phi i32 [ 0, %._crit_edge ], [ %wrIndex_load, %2 ]

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:2  %monitorSrcL = fmul float %volRatio, %inData_l_read

]]></Node>
<StgValue><ssdm name="monitorSrcL"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:3  %monitorSrcR = fmul float %volRatio, %inData_r_read

]]></Node>
<StgValue><ssdm name="monitorSrcR"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="34" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:5  %zext_ln90_1 = zext i32 %memAddr to i34

]]></Node>
<StgValue><ssdm name="zext_ln90_1"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:6  %zext_ln90_2 = zext i32 %i_op_assign_2 to i33

]]></Node>
<StgValue><ssdm name="zext_ln90_2"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
._crit_edge201_ifconv:7  %shl_ln = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %i_op_assign_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="34" op_0_bw="33">
<![CDATA[
._crit_edge201_ifconv:8  %zext_ln90_3 = zext i33 %shl_ln to i34

]]></Node>
<StgValue><ssdm name="zext_ln90_3"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge201_ifconv:9  %add_ln90 = add i34 %zext_ln90_1, %zext_ln90_3

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="34">
<![CDATA[
._crit_edge201_ifconv:10  %zext_ln90_4 = zext i34 %add_ln90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln90_4"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge201_ifconv:12  %extMemPtr_V_addr = getelementptr i32* %extMemPtr_V, i64 %zext_ln90_4

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:26  %sext_ln1354 = sext i32 %ret_V to i33

]]></Node>
<StgValue><ssdm name="sext_ln1354"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge201_ifconv:27  %icmp_ln887 = icmp slt i33 %zext_ln90_2, %sext_ln1354

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:28  %add_ln92 = add i32 1, %i_op_assign_2

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge201_ifconv:29  %select_ln92 = select i1 %icmp_ln887, i32 %add_ln92, i32 0

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
._crit_edge201_ifconv:30  store i32 %select_ln92, i32* %wrIndex, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:31  %tmp = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="113" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:2  %monitorSrcL = fmul float %volRatio, %inData_l_read

]]></Node>
<StgValue><ssdm name="monitorSrcL"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:3  %monitorSrcR = fmul float %volRatio, %inData_r_read

]]></Node>
<StgValue><ssdm name="monitorSrcR"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:4  %zext_ln90 = zext i32 %memAddr to i33

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge201_ifconv:13  %extMemPtr_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_req"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge201_ifconv:16  %add_ln91 = add i33 1, %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="34" op_0_bw="33">
<![CDATA[
._crit_edge201_ifconv:17  %zext_ln91 = zext i33 %add_ln91 to i34

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge201_ifconv:18  %add_ln91_1 = add i34 %zext_ln91, %zext_ln90_3

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="34">
<![CDATA[
._crit_edge201_ifconv:19  %zext_ln91_1 = zext i34 %add_ln91_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge201_ifconv:21  %extMemPtr_V_addr_1 = getelementptr i32* %extMemPtr_V, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:31  %tmp = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="123" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:3  %monitorSrcR = fmul float %volRatio, %inData_r_read

]]></Node>
<StgValue><ssdm name="monitorSrcR"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:11  %bitcast_ln705 = bitcast float %monitorSrcL to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
._crit_edge201_ifconv:14  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %extMemPtr_V_addr, i32 %bitcast_ln705, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln90"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge201_ifconv:22  %extMemPtr_V_addr_1_r = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_1_r"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:32  %x_assign = fmul float %tmp, %periodRatio

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="128" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge201_ifconv:15  %extMemPtr_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_res"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:20  %bitcast_ln705_1 = bitcast float %monitorSrcR to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_1"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge201_ifconv:23  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_1, i32 %bitcast_ln705_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln91"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:32  %x_assign = fmul float %tmp, %periodRatio

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="132" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge201_ifconv:15  %extMemPtr_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_res"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge201_ifconv:24  %extMemPtr_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_1_r_1"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:32  %x_assign = fmul float %tmp, %periodRatio

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="135" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge201_ifconv:15  %extMemPtr_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_res"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge201_ifconv:24  %extMemPtr_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_1_r_1"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:32  %x_assign = fmul float %tmp, %periodRatio

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:33  %p_Val2_11 = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge201_ifconv:34  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_11, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:35  %tmp_V_1 = trunc i32 %p_Val2_11 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge201_ifconv:15  %extMemPtr_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_res"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge201_ifconv:24  %extMemPtr_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_1_r_1"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge201_ifconv:38  %zext_ln339 = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge201_ifconv:39  %add_ln339 = add i9 -127, %zext_ln339

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge201_ifconv:40  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge201_ifconv:41  %sub_ln1311 = sub i8 127, %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge201_ifconv:42  %sext_ln1311 = sext i8 %sub_ln1311 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge201_ifconv:43  %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge201_ifconv:0  %i_op_assign_3 = phi i32 [ 0, %._crit_edge ], [ %rdIndex_load, %2 ]

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge201_ifconv:15  %extMemPtr_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_res"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge201_ifconv:24  %extMemPtr_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_1_r_1"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
._crit_edge201_ifconv:36  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="79" op_0_bw="25">
<![CDATA[
._crit_edge201_ifconv:37  %zext_ln682 = zext i25 %mantissa_V to i79

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge201_ifconv:44  %sext_ln1311_1 = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="25" op_0_bw="9">
<![CDATA[
._crit_edge201_ifconv:45  %sext_ln1311_2 = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="79" op_0_bw="32">
<![CDATA[
._crit_edge201_ifconv:46  %zext_ln1287 = zext i32 %sext_ln1311_1 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge201_ifconv:47  %r_V = lshr i25 %mantissa_V, %sext_ln1311_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
._crit_edge201_ifconv:48  %r_V_1 = shl i79 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
._crit_edge201_ifconv:49  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge201_ifconv:50  %zext_ln662 = zext i1 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge201_ifconv:51  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge201_ifconv:52  %val_V = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:53  %icmp_ln97 = icmp ult i32 %select_ln92, %i_op_assign_3

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:54  %sub_ln97_1 = sub i32 %select_ln92, %memSize

]]></Node>
<StgValue><ssdm name="sub_ln97_1"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:55  %add_ln97 = add i32 %i_op_assign_3, %sub_ln97_1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:56  %sub_ln97 = sub i32 %select_ln92, %i_op_assign_3

]]></Node>
<StgValue><ssdm name="sub_ln97"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge201_ifconv:57  %currentPeriod = select i1 %icmp_ln97, i32 %add_ln97, i32 %sub_ln97

]]></Node>
<StgValue><ssdm name="currentPeriod"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge201_ifconv:58  %icmp_ln98 = icmp ult i32 %currentPeriod, %val_V

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="169" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge201_ifconv:24  %extMemPtr_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_1_r_1"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge201_ifconv:59  br i1 %icmp_ln98, label %3, label %._crit_edge204

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge204:0  %zext_ln103 = zext i32 %i_op_assign_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
._crit_edge204:1  %shl_ln1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %i_op_assign_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="34" op_0_bw="33">
<![CDATA[
._crit_edge204:2  %zext_ln103_1 = zext i33 %shl_ln1 to i34

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge204:3  %add_ln103 = add i34 %zext_ln90_1, %zext_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="34">
<![CDATA[
._crit_edge204:4  %zext_ln103_2 = zext i34 %add_ln103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln103_2"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge204:5  %extMemPtr_V_addr_2 = getelementptr i32* %extMemPtr_V, i64 %zext_ln103_2

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge204:8  %add_ln104 = add i34 %zext_ln91, %zext_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="34">
<![CDATA[
._crit_edge204:9  %zext_ln104 = zext i34 %add_ln104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge204:10  %extMemPtr_V_addr_3 = getelementptr i32* %extMemPtr_V, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge204:15  %icmp_ln887_1 = icmp slt i33 %zext_ln103, %sext_ln1354

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:16  %add_ln107 = add i32 %i_op_assign_3, 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge204:17  %select_ln107 = select i1 %icmp_ln887_1, i32 %add_ln107, i32 0

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge204:18  store i32 %select_ln107, i32* %rdIndex, align 4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="184" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
._crit_edge204:6  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="185" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
._crit_edge204:6  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="1" op_6_bw="0" op_7_bw="1">
<![CDATA[
._crit_edge204:11  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="187" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
._crit_edge204:6  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="188" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="1" op_6_bw="0" op_7_bw="1">
<![CDATA[
._crit_edge204:11  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="189" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
._crit_edge204:6  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="1" op_6_bw="0" op_7_bw="1">
<![CDATA[
._crit_edge204:11  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="191" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
._crit_edge204:6  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="1" op_6_bw="0" op_7_bw="1">
<![CDATA[
._crit_edge204:11  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="193" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
._crit_edge204:6  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="1" op_6_bw="0" op_7_bw="1">
<![CDATA[
._crit_edge204:11  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="195" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
._crit_edge204:6  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="1" op_6_bw="0" op_7_bw="1">
<![CDATA[
._crit_edge204:11  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="197" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge204:7  %auxRawL_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="auxRawL_V"/></StgValue>
</operation>

<operation id="198" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="1" op_6_bw="0" op_7_bw="1">
<![CDATA[
._crit_edge204:11  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="199" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge204:12  %auxRawR_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_3)

]]></Node>
<StgValue><ssdm name="auxRawR_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="200" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge204:13  %auxL = bitcast i32 %auxRawL_V to float

]]></Node>
<StgValue><ssdm name="auxL"/></StgValue>
</operation>

<operation id="201" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge204:14  %auxR = bitcast i32 %auxRawR_V to float

]]></Node>
<StgValue><ssdm name="auxR"/></StgValue>
</operation>

<operation id="202" st_id="29" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:19  %dst_l = fadd float %auxL, %inData_l_read

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="203" st_id="29" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:20  %dst_r = fadd float %auxR, %inData_r_read

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="204" st_id="30" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:19  %dst_l = fadd float %auxL, %inData_l_read

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:20  %dst_r = fadd float %auxR, %inData_r_read

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="206" st_id="31" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:19  %dst_l = fadd float %auxL, %inData_l_read

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="207" st_id="31" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:20  %dst_r = fadd float %auxR, %inData_r_read

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="208" st_id="32" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:19  %dst_l = fadd float %auxL, %inData_l_read

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="209" st_id="32" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:20  %dst_r = fadd float %auxR, %inData_r_read

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="210" st_id="33" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:19  %dst_l = fadd float %auxL, %inData_l_read

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="211" st_id="33" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:20  %dst_r = fadd float %auxR, %inData_r_read

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="212" st_id="34" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:19  %dst_l = fadd float %auxL, %inData_l_read

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="213" st_id="34" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:20  %dst_r = fadd float %auxR, %inData_r_read

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="214" st_id="35" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:19  %dst_l = fadd float %auxL, %inData_l_read

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="215" st_id="35" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge204:20  %dst_r = fadd float %auxR, %inData_r_read

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="216" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge204:21  br label %3

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="217" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  %agg_result_l_write_a = phi float [ %dst_l, %._crit_edge204 ], [ %inData_l_read, %0 ], [ %inData_l_read, %._crit_edge201_ifconv ]

]]></Node>
<StgValue><ssdm name="agg_result_l_write_a"/></StgValue>
</operation>

<operation id="218" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  %agg_result_r_write_a = phi float [ %dst_r, %._crit_edge204 ], [ %inData_r_read, %0 ], [ %inData_r_read, %._crit_edge201_ifconv ]

]]></Node>
<StgValue><ssdm name="agg_result_r_write_a"/></StgValue>
</operation>

<operation id="219" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:2  %mrv = insertvalue { float, float } undef, float %agg_result_l_write_a, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="220" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:3  %mrv_1 = insertvalue { float, float } %mrv, float %agg_result_r_write_a, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="221" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="64">
<![CDATA[
:4  ret { float, float } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln113"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
