{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 09:36:58 2020 " "Info: Processing started: Mon Jun 22 09:36:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_1self -c lab3_1self " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_1self -c lab3_1self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_seg7_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_to_seg7_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seg7_1 " "Info: Found entity 1: bcd_to_seg7_1" {  } { { "bcd_to_seg7_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/bcd_to_seg7_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocknew.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clocknew.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocknew " "Info: Found entity 1: clocknew" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_00_23_bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count_00_23_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_00_23_bcd " "Info: Found entity 1: count_00_23_bcd" {  } { { "count_00_23_bcd.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/count_00_23_bcd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count_00_59_bcd.v(14) " "Warning (10268): Verilog HDL information at count_00_59_bcd.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "count_00_59_bcd.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/count_00_59_bcd.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_00_59_bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count_00_59_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_00_59_bcd " "Info: Found entity 1: count_00_59_bcd" {  } { { "count_00_59_bcd.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/count_00_59_bcd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Info: Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/freq_div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_select " "Info: Found entity 1: seg7_select" {  } { { "seg7_select.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/seg7_select.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1self.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab3_1self.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_1self " "Info: Found entity 1: lab3_1self" {  } { { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_1self " "Info: Elaborating entity \"lab3_1self\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m1 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:m1\"" {  } { { "lab3_1self.v" "m1" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i freq_div.v(11) " "Warning (10240): Verilog HDL Always Construct warning at freq_div.v(11): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "freq_div.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/freq_div.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m2 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:m2\"" {  } { { "lab3_1self.v" "m2" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i freq_div.v(11) " "Warning (10240): Verilog HDL Always Construct warning at freq_div.v(11): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "freq_div.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/freq_div.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocknew clocknew:m3 " "Info: Elaborating entity \"clocknew\" for hierarchy \"clocknew:m3\"" {  } { { "lab3_1self.v" "m3" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg7_1 bcd_to_seg7_1:m4 " "Info: Elaborating entity \"bcd_to_seg7_1\" for hierarchy \"bcd_to_seg7_1:m4\"" {  } { { "lab3_1self.v" "m4" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_select seg7_select:m5 " "Info: Elaborating entity \"seg7_select\" for hierarchy \"seg7_select:m5\"" {  } { { "lab3_1self.v" "m5" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "clocknew:m3\|count4reg\[0\]~24 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"clocknew:m3\|count4reg\[0\]~24\"" {  } { { "clocknew.v" "count4reg\[0\]~24" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:m2\|divider\[0\]~0 10 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: \"freq_div:m2\|divider\[0\]~0\"" {  } { { "freq_div.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/freq_div.v" 17 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:m1\|divider\[0\]~0 15 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=15) from the following logic: \"freq_div:m1\|divider\[0\]~0\"" {  } { { "freq_div.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/freq_div.v" 17 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "clocknew:m3\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"clocknew:m3\|Add0\"" {  } { { "clocknew.v" "Add0" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clocknew:m3\|lpm_counter:count4reg_rtl_0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_counter:count4reg_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clocknew:m3\|lpm_counter:count4reg_rtl_0 " "Info: Instantiated megafunction \"clocknew:m3\|lpm_counter:count4reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter clocknew:m3\|lpm_counter:count4reg_rtl_0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"clocknew:m3\|lpm_counter:count4reg_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:m2\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:m2\|lpm_counter:divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:m2\|lpm_counter:divider_rtl_1 " "Info: Instantiated megafunction \"freq_div:m2\|lpm_counter:divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:m2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter freq_div:m2\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:m2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:m2\|lpm_counter:divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:m1\|lpm_counter:divider_rtl_2 " "Info: Elaborated megafunction instantiation \"freq_div:m1\|lpm_counter:divider_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:m1\|lpm_counter:divider_rtl_2 " "Info: Instantiated megafunction \"freq_div:m1\|lpm_counter:divider_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter freq_div:m1\|lpm_counter:divider_rtl_2 " "Info: Elaborated megafunction instantiation \"freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:m1\|lpm_counter:divider_rtl_2\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clocknew:m3\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"clocknew:m3\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_add_sub:Add0\|addcore:adder clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clocknew:m3\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs clocknew:m3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"clocknew:m3\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_com VCC " "Warning (13410): Pin \"led_com\" is stuck at VCC" {  } { { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "seg7_select.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/seg7_select.v" 13 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Info: Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Info: Implemented 102 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.map.smsg " "Info: Generated suppressed messages file C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 09:37:03 2020 " "Info: Processing ended: Mon Jun 22 09:37:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 09:37:05 2020 " "Info: Processing started: Mon Jun 22 09:37:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3_1self -c lab3_1self " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3_1self -c lab3_1self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3_1self EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"lab3_1self\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Mon Jun 22 2020 09:37:06 " "Info: Started fitting attempt 1 on Mon Jun 22 2020 at 09:37:06" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 09:37:08 2020 " "Info: Processing ended: Mon Jun 22 09:37:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 09:37:10 2020 " "Info: Processing started: Mon Jun 22 09:37:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3_1self -c lab3_1self " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3_1self -c lab3_1self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 09:37:12 2020 " "Info: Processing ended: Mon Jun 22 09:37:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 09:37:13 2020 " "Info: Processing started: Mon Jun 22 09:37:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3_1self -c lab3_1self " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3_1self -c lab3_1self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] " "Info: Detected ripple clock \"freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:m2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\] " "Info: Detected ripple clock \"freq_div:m2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:m2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clocknew:m3\|count0reg\[2\] register clocknew:m3\|carryreg 46.73 MHz 21.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 46.73 MHz between source register \"clocknew:m3\|count0reg\[2\]\" and destination register \"clocknew:m3\|carryreg\" (period= 21.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.300 ns + Longest register register " "Info: + Longest register to register delay is 19.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocknew:m3\|count0reg\[2\] 1 REG LC3_D21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_D21; Fanout = 4; REG Node = 'clocknew:m3\|count0reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clocknew:m3|count0reg[2] } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 2.500 ns clocknew:m3\|Equal0~0 2 COMB LC5_D21 2 " "Info: 2: + IC(0.200 ns) + CELL(2.300 ns) = 2.500 ns; Loc. = LC5_D21; Fanout = 2; COMB Node = 'clocknew:m3\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clocknew:m3|count0reg[2] clocknew:m3|Equal0~0 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 4.900 ns clocknew:m3\|count1reg\[0\]~16 3 COMB LC1_D21 5 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 4.900 ns; Loc. = LC1_D21; Fanout = 5; COMB Node = 'clocknew:m3\|count1reg\[0\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clocknew:m3|Equal0~0 clocknew:m3|count1reg[0]~16 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.200 ns) 8.600 ns clocknew:m3\|count2reg\[0\]~17 4 COMB LC5_D20 5 " "Info: 4: + IC(1.500 ns) + CELL(2.200 ns) = 8.600 ns; Loc. = LC5_D20; Fanout = 5; COMB Node = 'clocknew:m3\|count2reg\[0\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 11.000 ns clocknew:m3\|carryreg~8 5 COMB LC1_D20 5 " "Info: 5: + IC(0.200 ns) + CELL(2.200 ns) = 11.000 ns; Loc. = LC1_D20; Fanout = 5; COMB Node = 'clocknew:m3\|carryreg~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.200 ns) 14.700 ns clocknew:m3\|carryreg~9 6 COMB LC6_D19 17 " "Info: 6: + IC(1.500 ns) + CELL(2.200 ns) = 14.700 ns; Loc. = LC6_D19; Fanout = 17; COMB Node = 'clocknew:m3\|carryreg~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 17.100 ns clocknew:m3\|carryreg~7 7 COMB LC8_D19 1 " "Info: 7: + IC(0.200 ns) + CELL(2.200 ns) = 17.100 ns; Loc. = LC8_D19; Fanout = 1; COMB Node = 'clocknew:m3\|carryreg~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 19.300 ns clocknew:m3\|carryreg 8 REG LC5_D19 1 " "Info: 8: + IC(0.200 ns) + CELL(2.000 ns) = 19.300 ns; Loc. = LC5_D19; Fanout = 1; REG Node = 'clocknew:m3\|carryreg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.300 ns ( 79.27 % ) " "Info: Total cell delay = 15.300 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 20.73 % ) " "Info: Total interconnect delay = 4.000 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { clocknew:m3|count0reg[2] clocknew:m3|Equal0~0 clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { clocknew:m3|count0reg[2] {} clocknew:m3|Equal0~0 {} clocknew:m3|count1reg[0]~16 {} clocknew:m3|count2reg[0]~17 {} clocknew:m3|carryreg~8 {} clocknew:m3|carryreg~9 {} clocknew:m3|carryreg~7 {} clocknew:m3|carryreg {} } { 0.000ns 0.200ns 0.200ns 1.500ns 0.200ns 1.500ns 0.200ns 0.200ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] 2 REG LC1_A33 26 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A33; Fanout = 26; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 9.300 ns clocknew:m3\|carryreg 3 REG LC5_D19 1 " "Info: 3: + IC(5.000 ns) + CELL(0.000 ns) = 9.300 ns; Loc. = LC5_D19; Fanout = 1; REG Node = 'clocknew:m3\|carryreg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|carryreg } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 22.58 % ) " "Info: Total cell delay = 2.100 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 77.42 % ) " "Info: Total interconnect delay = 7.200 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] 2 REG LC1_A33 26 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A33; Fanout = 26; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 9.300 ns clocknew:m3\|count0reg\[2\] 3 REG LC3_D21 4 " "Info: 3: + IC(5.000 ns) + CELL(0.000 ns) = 9.300 ns; Loc. = LC3_D21; Fanout = 4; REG Node = 'clocknew:m3\|count0reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|count0reg[2] } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 22.58 % ) " "Info: Total cell delay = 2.100 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 77.42 % ) " "Info: Total interconnect delay = 7.200 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|count0reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|count0reg[2] {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|count0reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|count0reg[2] {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { clocknew:m3|count0reg[2] clocknew:m3|Equal0~0 clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { clocknew:m3|count0reg[2] {} clocknew:m3|Equal0~0 {} clocknew:m3|count1reg[0]~16 {} clocknew:m3|count2reg[0]~17 {} clocknew:m3|carryreg~8 {} clocknew:m3|carryreg~9 {} clocknew:m3|carryreg~7 {} clocknew:m3|carryreg {} } { 0.000ns 0.200ns 0.200ns 1.500ns 0.200ns 1.500ns 0.200ns 0.200ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|count0reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|count0reg[2] {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "clocknew:m3\|carryreg enable clk 18.000 ns register " "Info: tsu for register \"clocknew:m3\|carryreg\" (data pin = \"enable\", clock pin = \"clk\") is 18.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.900 ns + Longest pin register " "Info: + Longest pin to register delay is 25.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 5 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 5; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.200 ns) 11.500 ns clocknew:m3\|count1reg\[0\]~16 2 COMB LC1_D21 5 " "Info: 2: + IC(3.400 ns) + CELL(2.200 ns) = 11.500 ns; Loc. = LC1_D21; Fanout = 5; COMB Node = 'clocknew:m3\|count1reg\[0\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { enable clocknew:m3|count1reg[0]~16 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.200 ns) 15.200 ns clocknew:m3\|count2reg\[0\]~17 3 COMB LC5_D20 5 " "Info: 3: + IC(1.500 ns) + CELL(2.200 ns) = 15.200 ns; Loc. = LC5_D20; Fanout = 5; COMB Node = 'clocknew:m3\|count2reg\[0\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 17.600 ns clocknew:m3\|carryreg~8 4 COMB LC1_D20 5 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 17.600 ns; Loc. = LC1_D20; Fanout = 5; COMB Node = 'clocknew:m3\|carryreg~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.200 ns) 21.300 ns clocknew:m3\|carryreg~9 5 COMB LC6_D19 17 " "Info: 5: + IC(1.500 ns) + CELL(2.200 ns) = 21.300 ns; Loc. = LC6_D19; Fanout = 17; COMB Node = 'clocknew:m3\|carryreg~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 23.700 ns clocknew:m3\|carryreg~7 6 COMB LC8_D19 1 " "Info: 6: + IC(0.200 ns) + CELL(2.200 ns) = 23.700 ns; Loc. = LC8_D19; Fanout = 1; COMB Node = 'clocknew:m3\|carryreg~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 25.900 ns clocknew:m3\|carryreg 7 REG LC5_D19 1 " "Info: 7: + IC(0.200 ns) + CELL(2.000 ns) = 25.900 ns; Loc. = LC5_D19; Fanout = 1; REG Node = 'clocknew:m3\|carryreg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.900 ns ( 72.97 % ) " "Info: Total cell delay = 18.900 ns ( 72.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 27.03 % ) " "Info: Total interconnect delay = 7.000 ns ( 27.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { enable clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { enable {} enable~out {} clocknew:m3|count1reg[0]~16 {} clocknew:m3|count2reg[0]~17 {} clocknew:m3|carryreg~8 {} clocknew:m3|carryreg~9 {} clocknew:m3|carryreg~7 {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 3.400ns 1.500ns 0.200ns 1.500ns 0.200ns 0.200ns } { 0.000ns 5.900ns 2.200ns 2.200ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 9.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] 2 REG LC1_A33 26 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A33; Fanout = 26; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 9.300 ns clocknew:m3\|carryreg 3 REG LC5_D19 1 " "Info: 3: + IC(5.000 ns) + CELL(0.000 ns) = 9.300 ns; Loc. = LC5_D19; Fanout = 1; REG Node = 'clocknew:m3\|carryreg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|carryreg } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 22.58 % ) " "Info: Total cell delay = 2.100 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 77.42 % ) " "Info: Total interconnect delay = 7.200 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { enable clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { enable {} enable~out {} clocknew:m3|count1reg[0]~16 {} clocknew:m3|count2reg[0]~17 {} clocknew:m3|carryreg~8 {} clocknew:m3|carryreg~9 {} clocknew:m3|carryreg~7 {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 3.400ns 1.500ns 0.200ns 1.500ns 0.200ns 0.200ns } { 0.000ns 5.900ns 2.200ns 2.200ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg7_out\[1\] clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 34.400 ns register " "Info: tco from clock \"clk\" to destination pin \"seg7_out\[1\]\" through register \"clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" is 34.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] 2 REG LC1_A33 26 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A33; Fanout = 26; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 9.300 ns clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 3 REG LC2_D19 6 " "Info: 3: + IC(5.000 ns) + CELL(0.000 ns) = 9.300 ns; Loc. = LC2_D19; Fanout = 6; REG Node = 'clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 22.58 % ) " "Info: Total cell delay = 2.100 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 77.42 % ) " "Info: Total interconnect delay = 7.200 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.400 ns + Longest register pin " "Info: + Longest register to pin delay is 24.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 1 REG LC2_D19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D19; Fanout = 6; REG Node = 'clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.300 ns) 4.300 ns count_out\[1\]~27 2 COMB LC6_D29 1 " "Info: 2: + IC(2.000 ns) + CELL(2.300 ns) = 4.300 ns; Loc. = LC6_D29; Fanout = 1; COMB Node = 'count_out\[1\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] count_out[1]~27 } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.200 ns) 8.500 ns count_out\[1\]~28 3 COMB LC6_D35 1 " "Info: 3: + IC(2.000 ns) + CELL(2.200 ns) = 8.500 ns; Loc. = LC6_D35; Fanout = 1; COMB Node = 'count_out\[1\]~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { count_out[1]~27 count_out[1]~28 } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 10.900 ns count_out\[1\]~29 4 COMB LC2_D35 7 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 10.900 ns; Loc. = LC2_D35; Fanout = 7; COMB Node = 'count_out\[1\]~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { count_out[1]~28 count_out[1]~29 } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 15.000 ns bcd_to_seg7_1:m4\|WideOr5~0 5 COMB LC1_D27 1 " "Info: 5: + IC(1.900 ns) + CELL(2.200 ns) = 15.000 ns; Loc. = LC1_D27; Fanout = 1; COMB Node = 'bcd_to_seg7_1:m4\|WideOr5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { count_out[1]~29 bcd_to_seg7_1:m4|WideOr5~0 } "NODE_NAME" } } { "bcd_to_seg7_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/bcd_to_seg7_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(6.300 ns) 24.400 ns seg7_out\[1\] 6 PIN PIN_30 0 " "Info: 6: + IC(3.100 ns) + CELL(6.300 ns) = 24.400 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'seg7_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { bcd_to_seg7_1:m4|WideOr5~0 seg7_out[1] } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.200 ns ( 62.30 % ) " "Info: Total cell delay = 15.200 ns ( 62.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.200 ns ( 37.70 % ) " "Info: Total interconnect delay = 9.200 ns ( 37.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.400 ns" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] count_out[1]~27 count_out[1]~28 count_out[1]~29 bcd_to_seg7_1:m4|WideOr5~0 seg7_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.400 ns" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} count_out[1]~27 {} count_out[1]~28 {} count_out[1]~29 {} bcd_to_seg7_1:m4|WideOr5~0 {} seg7_out[1] {} } { 0.000ns 2.000ns 2.000ns 0.200ns 1.900ns 3.100ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.400 ns" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] count_out[1]~27 count_out[1]~28 count_out[1]~29 bcd_to_seg7_1:m4|WideOr5~0 seg7_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.400 ns" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} count_out[1]~27 {} count_out[1]~28 {} count_out[1]~29 {} bcd_to_seg7_1:m4|WideOr5~0 {} seg7_out[1] {} } { 0.000ns 2.000ns 2.000ns 0.200ns 1.900ns 3.100ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clocknew:m3\|count0reg\[0\] enable clk -0.300 ns register " "Info: th for register \"clocknew:m3\|count0reg\[0\]\" (data pin = \"enable\", clock pin = \"clk\") is -0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] 2 REG LC1_A33 26 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A33; Fanout = 26; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 9.300 ns clocknew:m3\|count0reg\[0\] 3 REG LC7_D21 6 " "Info: 3: + IC(5.000 ns) + CELL(0.000 ns) = 9.300 ns; Loc. = LC7_D21; Fanout = 6; REG Node = 'clocknew:m3\|count0reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|count0reg[0] } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 22.58 % ) " "Info: Total cell delay = 2.100 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 77.42 % ) " "Info: Total interconnect delay = 7.200 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|count0reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|count0reg[0] {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 5 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 5; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.000 ns) 11.300 ns clocknew:m3\|count0reg\[0\] 2 REG LC7_D21 6 " "Info: 2: + IC(3.400 ns) + CELL(2.000 ns) = 11.300 ns; Loc. = LC7_D21; Fanout = 6; REG Node = 'clocknew:m3\|count0reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { enable clocknew:m3|count0reg[0] } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 69.91 % ) " "Info: Total cell delay = 7.900 ns ( 69.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 30.09 % ) " "Info: Total interconnect delay = 3.400 ns ( 30.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { enable clocknew:m3|count0reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { enable {} enable~out {} clocknew:m3|count0reg[0] {} } { 0.000ns 0.000ns 3.400ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] clocknew:m3|count0reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[14] {} clocknew:m3|count0reg[0] {} } { 0.000ns 0.000ns 2.200ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { enable clocknew:m3|count0reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { enable {} enable~out {} clocknew:m3|count0reg[0] {} } { 0.000ns 0.000ns 3.400ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 09:37:14 2020 " "Info: Processing ended: Mon Jun 22 09:37:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
