# do lr3.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module uart_vlg_sample_tst
# -- Compiling module uart_vlg_check_tst
# -- Compiling module uart_vlg_vec_tst
# 
# Top level modules:
# 	uart_vlg_vec_tst
# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.uart_vlg_vec_tst 
# Loading work.uart_vlg_vec_tst
# Loading work.uart
# Loading altera_ver.dffeas
# Loading work.uart_vlg_sample_tst
# Loading work.uart_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port uart_tx :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
#           1 mismatched vectors : Simulation failed !
# ** Note: $finish    : lr3.vt(153)
#    Time: 4 us  Iteration: 0  Instance: /uart_vlg_vec_tst/tb_out
