===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2369 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2804 ( 18.1%)    0.2804 ( 22.7%)  FIR Parser
    0.9957 ( 64.2%)    0.6805 ( 55.0%)  'firrtl.circuit' Pipeline
    0.1203 (  7.8%)    0.0665 (  5.4%)    'firrtl.module' Pipeline
    0.1028 (  6.6%)    0.0568 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0175 (  1.1%)    0.0098 (  0.8%)      LowerCHIRRTL
    0.0107 (  0.7%)    0.0107 (  0.9%)    InferWidths
    0.0507 (  3.3%)    0.0507 (  4.1%)    InferResets
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0016 (  0.1%)    0.0016 (  0.1%)    PrefixModules
    0.0786 (  5.1%)    0.0786 (  6.4%)    LowerFIRRTLTypes
    0.5745 ( 37.0%)    0.3131 ( 25.3%)    'firrtl.module' Pipeline
    0.0867 (  5.6%)    0.0450 (  3.6%)      ExpandWhens
    0.4878 ( 31.4%)    0.2681 ( 21.7%)      Canonicalizer
    0.0183 (  1.2%)    0.0183 (  1.5%)    Inliner
    0.0273 (  1.8%)    0.0273 (  2.2%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1043 (  6.7%)    0.1043 (  8.4%)    'firrtl.module' Pipeline
    0.1043 (  6.7%)    0.1043 (  8.4%)      Canonicalizer
    0.0092 (  0.6%)    0.0092 (  0.7%)    CreateSiFiveMetadata
    0.0824 (  5.3%)    0.0824 (  6.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1159 (  7.5%)    0.1159 (  9.4%)  'hw.module' Pipeline
    0.0013 (  0.1%)    0.0013 (  0.1%)    HWCleanup
    0.0310 (  2.0%)    0.0310 (  2.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0659 (  4.2%)    0.0659 (  5.3%)    Canonicalizer
    0.0013 (  0.1%)    0.0013 (  0.1%)    HWLegalizeModules
    0.0164 (  1.1%)    0.0164 (  1.3%)    PrettifyVerilog
    0.0765 (  4.9%)    0.0765 (  6.2%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.5520 (100.0%)    1.2369 (100.0%)  Total

{
  totalTime: 1.247,
  maxMemory: 70385664
}
