<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>MAX® V CPLDs</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_V_CPLDs_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_series.html">Intel® MAX® Series FPGAs and CPLDs - Intel® FPGA</a></li>
                    <li><p class="mb-0">MAX® V CPLD</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>MAX® V CPLDs</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/max-product-badge-primary_1920-1080.webp" alt="">
                        </div>
                        <p>MAX® V CPLDs offer a unique, non-volatile architecture, delivering low power and on-chip features.</p>
                        <p>See also: <a href="">FPGA Design Software</a>, <a href="">Design Store</a>, <a href="">Downloads</a>, <a href="">Community</a>, and <a href="">Support</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/max-product-badge-primary_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_V_CPLDs_overview_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_V_CPLDs_feature.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Features</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_V_CPLDs_application.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Applications</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- Benefits -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Benefits</h2>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Best CPLD Value</h4>
                        <p class="mb-0">When you use MAX® V devices, you'll enjoy lower total system cost because the MAX® V architecture integrates previously external functions, such as flash, RAM, and oscillators. MAX® V CPLDs deliver a large number of I/Os and logic per footprint. The devices also use low-cost and green packaging technology, with packages as small as 20 mm.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Lower Total Power</h4>
                        <p class="mb-2">With MAX® V CPLDs, you'll get robust new features at up to 50 percent lower total power vs. other equivalent-density CPLDs on the market.</p>
                        <ul>
                            <li>Extended battery life with static power as low as 45 uW.</li>
                            <li>As few as one power supply (Vcc-core) required, which also lowers bill of materials (BOM) costs.</li>
                        </ul>
                        <p class="mb-2">Built on a mature and low-cost wafer fab process, MAX® V CPLDs leverage a proven architecture while delivering robust features including:</p>
                        <ul>
                            <li>In-system programming (ISP), which lets you program the device while it is in operation, so you can perform in-field updates without affecting overall system operation.</li>
                            <li>User flash memory, embedded flash memory that provide non-volatile memory storage of critical system information.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Easy-to-Use, Free Design Software</h4>
                        <p class="mb-0">MAX® V CPLDs are supported with free Quartus® Prime Lite Edition software. With Quartus® Prime Software, you'll get productivity enhancements resulting in faster simulation, faster board bring-up, and faster timing closure. This software also comes with a system-level integration tool called Qsys, delivering higher circuit performance while also enabling you to design at a higher level of abstraction.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------- Download Cables ----------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_block_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-5">
                        <img class="w-100 mb-2" src="/img/mv_image/download-cables-71444473-16x9.jpg.rendition.intel.web.720.405.jpg" alt="">
                    </div>
                    <div class="col-md-7 align-content-center">
                        <h1 style="font-weight: 350;">Download Cables</h1>
                        <p>Learn the details about the download cable options for programming MAX® V CPLDs.</p>
                        <a class="mv_view_all_btn" href="">Learn more<i style="margin-left: 10px;" class="fa-solid fa-arrow-right"></i></a>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------- IMAX® V PowerPlay ----------------------------------->
    <section>
        <div class="mv_block_padd">
            <div class="container">
                <div class="row mv_intel_quartus">
                    <div class="col-md-7 align-content-center">
                        <h1 style="font-weight: 350;">MAX® V PowerPlay Early Power Estimator</h1>
                        <p>Estimate power consumption for your MAX® V CPLD design.</p>
                        <a class="mv_view_all_btn" href="/vaidikhtml/mv_product/quartus_development_software_tools_power_analysis_tools.html">Learn more<i style="margin-left: 10px;" class="fa-solid fa-arrow-right"></i></a>
                    </div>
                    <div class="col-md-5">
                        <img class="w-100 mb-2" src="/img/mv_image/power-estimator-120990294-16x9.jpg.rendition.intel.web.720.405.jpg" alt="">
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>