-- Copyright (C) 1991-2010 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 9.1 (Build Build 350 03/24/2010)
-- Created on Sun May 13 21:59:43 2018

COMPONENT Reg
	GENERIC ( n : INTEGER := 4 );
	PORT
	(
		D_IN		:	 IN STD_LOGIC_VECTOR(n-1 DOWNTO 0);
		SI		:	 IN STD_LOGIC;
		CLK		:	 IN STD_LOGIC;
		RST		:	 IN STD_LOGIC;
		SLOAD		:	 IN STD_LOGIC;
		ENABLE		:	 IN STD_LOGIC;
		SO		:	 OUT STD_LOGIC;
		D_OUT		:	 OUT STD_LOGIC_VECTOR(n-1 DOWNTO 0)
	);
END COMPONENT;