$comment
	File created using the following command:
		vcd file LogicalStep_Lab2.msim.vcd -direction
$end
$date
	Fri Jun 19 20:34:55 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module logicalstep_lab2_top_vhd_vec_tst $end
$var wire 1 ! leds [5] $end
$var wire 1 " leds [4] $end
$var wire 1 # leds [3] $end
$var wire 1 $ leds [2] $end
$var wire 1 % leds [1] $end
$var wire 1 & leds [0] $end
$var wire 1 ' pb [7] $end
$var wire 1 ( pb [6] $end
$var wire 1 ) pb [5] $end
$var wire 1 * pb [4] $end
$var wire 1 + pb [3] $end
$var wire 1 , pb [2] $end
$var wire 1 - pb [1] $end
$var wire 1 . pb [0] $end
$var wire 1 / sw [15] $end
$var wire 1 0 sw [14] $end
$var wire 1 1 sw [13] $end
$var wire 1 2 sw [12] $end
$var wire 1 3 sw [11] $end
$var wire 1 4 sw [10] $end
$var wire 1 5 sw [9] $end
$var wire 1 6 sw [8] $end
$var wire 1 7 sw [7] $end
$var wire 1 8 sw [6] $end
$var wire 1 9 sw [5] $end
$var wire 1 : sw [4] $end
$var wire 1 ; sw [3] $end
$var wire 1 < sw [2] $end
$var wire 1 = sw [1] $end
$var wire 1 > sw [0] $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_pb [7] $end
$var wire 1 I ww_pb [6] $end
$var wire 1 J ww_pb [5] $end
$var wire 1 K ww_pb [4] $end
$var wire 1 L ww_pb [3] $end
$var wire 1 M ww_pb [2] $end
$var wire 1 N ww_pb [1] $end
$var wire 1 O ww_pb [0] $end
$var wire 1 P ww_sw [15] $end
$var wire 1 Q ww_sw [14] $end
$var wire 1 R ww_sw [13] $end
$var wire 1 S ww_sw [12] $end
$var wire 1 T ww_sw [11] $end
$var wire 1 U ww_sw [10] $end
$var wire 1 V ww_sw [9] $end
$var wire 1 W ww_sw [8] $end
$var wire 1 X ww_sw [7] $end
$var wire 1 Y ww_sw [6] $end
$var wire 1 Z ww_sw [5] $end
$var wire 1 [ ww_sw [4] $end
$var wire 1 \ ww_sw [3] $end
$var wire 1 ] ww_sw [2] $end
$var wire 1 ^ ww_sw [1] $end
$var wire 1 _ ww_sw [0] $end
$var wire 1 ` ww_leds [5] $end
$var wire 1 a ww_leds [4] $end
$var wire 1 b ww_leds [3] $end
$var wire 1 c ww_leds [2] $end
$var wire 1 d ww_leds [1] $end
$var wire 1 e ww_leds [0] $end
$var wire 1 f \leds[0]~output_o\ $end
$var wire 1 g \leds[1]~output_o\ $end
$var wire 1 h \leds[2]~output_o\ $end
$var wire 1 i \leds[3]~output_o\ $end
$var wire 1 j \leds[4]~output_o\ $end
$var wire 1 k \leds[5]~output_o\ $end
$var wire 1 l \pb[5]~input_o\ $end
$var wire 1 m \pb[6]~input_o\ $end
$var wire 1 n \inst5|hex_mux|hex_out[0]~0_combout\ $end
$var wire 1 o \pb[4]~input_o\ $end
$var wire 1 p \sw[8]~input_o\ $end
$var wire 1 q \pb[3]~input_o\ $end
$var wire 1 r \sw[4]~input_o\ $end
$var wire 1 s \pb[2]~input_o\ $end
$var wire 1 t \sw[0]~input_o\ $end
$var wire 1 u \inst2|Mux3~0_combout\ $end
$var wire 1 v \sw[12]~input_o\ $end
$var wire 1 w \inst2|Mux3~1_combout\ $end
$var wire 1 x \pb[1]~input_o\ $end
$var wire 1 y \pb[0]~input_o\ $end
$var wire 1 z \inst1|Mux3~0_combout\ $end
$var wire 1 { \inst1|Mux3~1_combout\ $end
$var wire 1 | \inst5|hex_mux|hex_out[0]~1_combout\ $end
$var wire 1 } \inst5|hex_mux|hex_out[0]~2_combout\ $end
$var wire 1 ~ \inst5|hex_mux|hex_out[0]~3_combout\ $end
$var wire 1 !! \pb[7]~input_o\ $end
$var wire 1 "! \inst5|hex_mux|hex_out[0]~4_combout\ $end
$var wire 1 #! \inst5|hex_mux|hex_out[0]~5_combout\ $end
$var wire 1 $! \inst5|hex_mux|hex_out[0]~6_combout\ $end
$var wire 1 %! \sw[5]~input_o\ $end
$var wire 1 &! \sw[9]~input_o\ $end
$var wire 1 '! \sw[1]~input_o\ $end
$var wire 1 (! \inst1|Mux2~0_combout\ $end
$var wire 1 )! \sw[13]~input_o\ $end
$var wire 1 *! \inst1|Mux2~1_combout\ $end
$var wire 1 +! \inst2|Mux2~0_combout\ $end
$var wire 1 ,! \inst2|Mux2~1_combout\ $end
$var wire 1 -! \inst3|adder0|carry_out_bit~0_combout\ $end
$var wire 1 .! \inst5|hex_mux|hex_out[1]~7_combout\ $end
$var wire 1 /! \inst5|hex_mux|hex_out[1]~8_combout\ $end
$var wire 1 0! \inst5|hex_mux|hex_out[1]~9_combout\ $end
$var wire 1 1! \inst5|hex_mux|hex_out[1]~10_combout\ $end
$var wire 1 2! \sw[10]~input_o\ $end
$var wire 1 3! \sw[6]~input_o\ $end
$var wire 1 4! \sw[2]~input_o\ $end
$var wire 1 5! \inst1|Mux1~0_combout\ $end
$var wire 1 6! \sw[14]~input_o\ $end
$var wire 1 7! \inst1|Mux1~1_combout\ $end
$var wire 1 8! \inst2|Mux1~0_combout\ $end
$var wire 1 9! \inst2|Mux1~1_combout\ $end
$var wire 1 :! \inst5|hex_mux|hex_out[2]~11_combout\ $end
$var wire 1 ;! \inst3|adder1|carry_out_bit~0_combout\ $end
$var wire 1 <! \inst4|hex_out~0_combout\ $end
$var wire 1 =! \inst5|hex_mux|hex_out[2]~12_combout\ $end
$var wire 1 >! \sw[7]~input_o\ $end
$var wire 1 ?! \sw[11]~input_o\ $end
$var wire 1 @! \sw[3]~input_o\ $end
$var wire 1 A! \inst1|Mux0~0_combout\ $end
$var wire 1 B! \sw[15]~input_o\ $end
$var wire 1 C! \inst1|Mux0~1_combout\ $end
$var wire 1 D! \inst2|Mux0~0_combout\ $end
$var wire 1 E! \inst2|Mux0~1_combout\ $end
$var wire 1 F! \inst5|hex_mux|hex_out[3]~13_combout\ $end
$var wire 1 G! \inst3|adder2|carry_out_bit~0_combout\ $end
$var wire 1 H! \inst4|hex_out~1_combout\ $end
$var wire 1 I! \inst5|hex_mux|hex_out[3]~14_combout\ $end
$var wire 1 J! \inst5|ALU_carry~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0?
1@
xA
1B
1C
1D
1E
1F
1G
1f
1g
1h
0i
0j
0k
1l
0m
0n
0o
0p
1q
0r
1s
0t
1u
1v
1w
0x
1y
0z
0{
0|
1}
1~
0!!
0"!
0#!
1$!
1%!
1&!
0'!
0(!
0)!
1*!
1+!
0,!
0-!
0.!
0/!
10!
11!
02!
03!
04!
05!
16!
07!
18!
19!
1:!
0;!
1<!
1=!
1>!
0?!
0@!
0A!
1B!
1C!
1D!
1E!
0F!
0G!
0H!
0I!
0J!
0'
0(
1)
0*
1+
1,
0-
1.
1/
10
01
12
03
04
15
06
17
08
19
0:
0;
0<
0=
0>
0H
0I
1J
0K
1L
1M
0N
1O
1P
1Q
0R
1S
0T
0U
1V
0W
1X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
1d
1e
0!
0"
0#
1$
1%
1&
$end
#1000000
