# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run_txrx.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 03:17:07 on Nov 27,2025
# vlog -reportprogress 300 subm_tx.sv subm_rx.sv txrx_TB.sv 
# -- Compiling module TX_channel
# -- Compiling module RX_channel
# -- Compiling module txrx_TB
# ** Error: (vlog-13069) txrx_TB.sv(44): near "=": syntax error, unexpected '='.
# End time: 03:17:07 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /pkgs/mentor/questa/2021.3_1/questasim/linux_x86_64/vlog failed.
# Error in macro ./run_txrx.do line 4
# /pkgs/mentor/questa/2021.3_1/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog subm_tx.sv subm_rx.sv txrx_TB.sv "
do run_txrx.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 03:17:25 on Nov 27,2025
# vlog -reportprogress 300 subm_tx.sv subm_rx.sv txrx_TB.sv 
# -- Compiling module TX_channel
# -- Compiling module RX_channel
# -- Compiling module txrx_TB
# 
# Top level modules:
# 	txrx_TB
# End time: 03:17:25 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" txrx_TB 
# Start time: 03:17:25 on Nov 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.txrx_TB(fast)
# Loading work.TX_channel(fast)
# Loading work.RX_channel(fast)
# ** Note: $finish    : txrx_TB.sv(25)
#    Time: 1 us  Iteration: 0  Instance: /txrx_TB
# 1
# Break in Module txrx_TB at txrx_TB.sv line 25
do run_txrx.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 03:20:40 on Nov 27,2025
# vlog -reportprogress 300 subm_tx.sv subm_rx.sv txrx_TB.sv 
# -- Compiling module TX_channel
# -- Compiling module RX_channel
# -- Compiling module txrx_TB
# 
# Top level modules:
# 	txrx_TB
# End time: 03:20:40 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:20:41 on Nov 27,2025, Elapsed time: 0:03:16
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" txrx_TB 
# Start time: 03:20:41 on Nov 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.txrx_TB(fast)
# Loading work.TX_channel(fast)
# Loading work.RX_channel(fast)
# ** Note: $finish    : txrx_TB.sv(25)
#    Time: 1 us  Iteration: 0  Instance: /txrx_TB
# 1
# Break in Module txrx_TB at txrx_TB.sv line 25
do run_txrx.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 03:21:48 on Nov 27,2025
# vlog -reportprogress 300 subm_tx.sv subm_rx.sv txrx_TB.sv 
# -- Compiling module TX_channel
# -- Compiling module RX_channel
# -- Compiling module txrx_TB
# 
# Top level modules:
# 	txrx_TB
# End time: 03:21:48 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:21:49 on Nov 27,2025, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" txrx_TB 
# Start time: 03:21:49 on Nov 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.txrx_TB(fast)
# Loading work.TX_channel(fast)
# Loading work.RX_channel(fast)
# ** Note: $finish    : txrx_TB.sv(25)
#    Time: 1 us  Iteration: 0  Instance: /txrx_TB
# 1
# Break in Module txrx_TB at txrx_TB.sv line 25
do run_txrx.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 03:24:14 on Nov 27,2025
# vlog -reportprogress 300 subm_tx.sv subm_rx.sv txrx_TB.sv 
# -- Compiling module TX_channel
# -- Compiling module RX_channel
# -- Compiling module txrx_TB
# 
# Top level modules:
# 	txrx_TB
# End time: 03:24:14 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:24:15 on Nov 27,2025, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" txrx_TB 
# Start time: 03:24:15 on Nov 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "RX_channel(fast)".
# Loading sv_std.std
# Loading work.txrx_TB(fast)
# Loading work.TX_channel(fast)
# Loading work.RX_channel(fast)
# ** Note: $finish    : txrx_TB.sv(25)
#    Time: 1 us  Iteration: 0  Instance: /txrx_TB
# 1
# Break in Module txrx_TB at txrx_TB.sv line 25
do run_txrx.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 03:26:14 on Nov 27,2025
# vlog -reportprogress 300 subm_tx.sv subm_rx.sv txrx_TB.sv 
# -- Compiling module TX_channel
# -- Compiling module RX_channel
# -- Compiling module txrx_TB
# 
# Top level modules:
# 	txrx_TB
# End time: 03:26:14 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:26:15 on Nov 27,2025, Elapsed time: 0:02:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" txrx_TB 
# Start time: 03:26:15 on Nov 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.txrx_TB(fast)
# Loading work.TX_channel(fast)
# Loading work.RX_channel(fast)
# ** Note: $finish    : txrx_TB.sv(25)
#    Time: 1 us  Iteration: 0  Instance: /txrx_TB
# 1
# Break in Module txrx_TB at txrx_TB.sv line 25
do run_txrx.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 03:30:27 on Nov 27,2025
# vlog -reportprogress 300 subm_tx.sv subm_rx.sv txrx_TB.sv 
# -- Compiling module TX_channel
# -- Compiling module RX_channel
# -- Compiling module txrx_TB
# 
# Top level modules:
# 	txrx_TB
# End time: 03:30:28 on Nov 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 03:30:29 on Nov 27,2025, Elapsed time: 0:04:14
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" txrx_TB 
# Start time: 03:30:29 on Nov 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.txrx_TB(fast)
# Loading work.TX_channel(fast)
# Loading work.RX_channel(fast)
# ** Note: $finish    : txrx_TB.sv(25)
#    Time: 1 us  Iteration: 0  Instance: /txrx_TB
# 1
# Break in Module txrx_TB at txrx_TB.sv line 25
do run_txrx.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 03:42:20 on Nov 27,2025
# vlog -reportprogress 300 subm_tx.sv subm_rx.sv txrx_TB.sv 
# -- Compiling module TX_channel
# -- Compiling module RX_channel
# -- Compiling module txrx_TB
# 
# Top level modules:
# 	txrx_TB
# End time: 03:42:20 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:42:21 on Nov 27,2025, Elapsed time: 0:11:52
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" txrx_TB 
# Start time: 03:42:21 on Nov 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.txrx_TB(fast)
# Loading work.TX_channel(fast)
# Loading work.RX_channel(fast)
# ** Note: $finish    : txrx_TB.sv(25)
#    Time: 1 us  Iteration: 0  Instance: /txrx_TB
# 1
# Break in Module txrx_TB at txrx_TB.sv line 25
# End time: 03:47:17 on Nov 27,2025, Elapsed time: 0:04:56
# Errors: 0, Warnings: 0
