// Seed: 4199861577
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri1 id_4
);
  initial begin : LABEL_0
    $signed(90);
    ;
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd25,
    parameter id_7 = 32'd4
) (
    input tri1 id_0,
    input tri1 id_1,
    output tri id_2,
    input wand _id_3,
    input tri id_4,
    input wire id_5,
    input wor id_6,
    input tri _id_7,
    input supply0 id_8
);
  assign id_2 = !id_1 == 1;
  logic [id_7 : (  id_7  )] id_10 = -1;
  assign id_2 = id_1;
  logic id_11 = 1;
  wire id_12;
  wire [id_3 : 1] id_13;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_1,
      id_8,
      id_5
  );
  parameter id_14 = !1;
endmodule
