<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><id>8966</id>
	<dc:title xml:lang="en-US">Speed Reading in the Dark: Accelerating Functional Encryption for Quadratic Functions with Reprogrammable Hardware</dc:title>
	<dc:creator>Bahadori, Milad</dc:creator>
	<dc:creator>Järvinen, Kimmo</dc:creator>
	<dc:creator>Marc, Tilen</dc:creator>
	<dc:creator>Stopar, Miha</dc:creator>
	<dc:subject xml:lang="en-US">Functional encryption</dc:subject>
	<dc:subject xml:lang="en-US">Hardware implementation</dc:subject>
	<dc:subject xml:lang="en-US">Privacy enhancing technologies</dc:subject>
	<dc:subject xml:lang="en-US">HW/SW codesign</dc:subject>
	<dc:subject xml:lang="en-US">FPGA</dc:subject>
	<dc:subject xml:lang="en-US">System-on-chip</dc:subject>
	<dc:subject xml:lang="en-US">Machine learning</dc:subject>
	<dc:description xml:lang="en-US">Functional encryption is a new paradigm for encryption where decryption does not give the entire plaintext but only some function of it. Functional encryption has great potential in privacy-enhancing technologies but suffers from excessive computational overheads. We introduce the first hardware accelerator that supports functional encryption for quadratic functions. Our accelerator is implemented on a reprogrammable system-on-chip following the hardware/software codesign methogology. We benchmark our implementation for two privacy-preserving machine learning applications: (1) classification of handwritten digits from the MNIST database and (2) classification of clothes images from the Fashion MNIST database. In both cases, classification is performed with encrypted images. We show that our implementation offers speedups of over 200 times compared to a published software implementation and permits applications which are unfeasible with software-only solutions.</dc:description>
	<dc:publisher xml:lang="en-US">Ruhr-Universität Bochum</dc:publisher>
	<dc:date>2021-07-09</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://tches.iacr.org/index.php/TCHES/article/view/8966</dc:identifier>
	<dc:identifier>10.46586/tches.v2021.i3.1-27</dc:identifier>
	<dc:source xml:lang="en-US">IACR Transactions on Cryptographic Hardware and Embedded Systems; Volume 2021, Issue 3; 1-27</dc:source>
	<dc:source>2569-2925</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/8966/8544</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2021 Milad Bahadori, Kimmo Järvinen, Tilen Marc, Miha Stopar</dc:rights>
	<dc:rights xml:lang="en-US">https://creativecommons.org/licenses/by/4.0/</dc:rights>
</oai_dc:dc>