TimeQuest Timing Analyzer report for Pipeline
Mon Dec 11 20:45:48 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Propagation Delay
 17. Minimum Propagation Delay
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Multicorner Timing Analysis Summary
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Progagation Delay
 34. Minimum Progagation Delay
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Pipeline                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 111.64 MHz ; 111.64 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -7.957 ; -1919.638     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.120 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1584.782             ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -7.957 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; 0.162      ; 9.155      ;
; -7.957 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; 0.162      ; 9.155      ;
; -7.957 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; 0.162      ; 9.155      ;
; -7.957 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; 0.162      ; 9.155      ;
; -7.957 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; 0.162      ; 9.155      ;
; -7.957 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; 0.162      ; 9.155      ;
; -7.957 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; 0.162      ; 9.155      ;
; -7.957 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; 0.162      ; 9.155      ;
; -7.957 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; 0.162      ; 9.155      ;
; -7.957 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; 0.162      ; 9.155      ;
; -7.910 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; -0.122     ; 8.824      ;
; -7.910 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; -0.122     ; 8.824      ;
; -7.910 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; -0.122     ; 8.824      ;
; -7.910 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; -0.122     ; 8.824      ;
; -7.910 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; -0.122     ; 8.824      ;
; -7.910 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; -0.122     ; 8.824      ;
; -7.910 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; -0.122     ; 8.824      ;
; -7.910 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; -0.122     ; 8.824      ;
; -7.910 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; -0.122     ; 8.824      ;
; -7.910 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; -0.122     ; 8.824      ;
; -7.812 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.949      ;
; -7.812 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.949      ;
; -7.812 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.949      ;
; -7.812 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.949      ;
; -7.812 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.949      ;
; -7.812 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.949      ;
; -7.812 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.949      ;
; -7.812 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.949      ;
; -7.812 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.949      ;
; -7.812 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.949      ;
; -7.806 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.943      ;
; -7.806 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.943      ;
; -7.806 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.943      ;
; -7.806 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.943      ;
; -7.806 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.943      ;
; -7.799 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.936      ;
; -7.799 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.936      ;
; -7.799 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.936      ;
; -7.799 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.936      ;
; -7.799 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; 0.101      ; 8.936      ;
; -7.765 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.618      ;
; -7.765 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.618      ;
; -7.765 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.618      ;
; -7.765 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.618      ;
; -7.765 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.618      ;
; -7.765 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.618      ;
; -7.765 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.618      ;
; -7.765 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.618      ;
; -7.765 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.618      ;
; -7.765 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.618      ;
; -7.759 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.612      ;
; -7.759 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.612      ;
; -7.759 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.612      ;
; -7.759 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.612      ;
; -7.759 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.612      ;
; -7.755 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; 0.167      ; 8.958      ;
; -7.755 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; 0.167      ; 8.958      ;
; -7.755 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; 0.167      ; 8.958      ;
; -7.755 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; 0.167      ; 8.958      ;
; -7.755 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; 0.167      ; 8.958      ;
; -7.754 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; 0.167      ; 8.957      ;
; -7.754 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; 0.167      ; 8.957      ;
; -7.754 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; 0.167      ; 8.957      ;
; -7.754 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; 0.167      ; 8.957      ;
; -7.754 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; 0.167      ; 8.957      ;
; -7.752 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.605      ;
; -7.752 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.605      ;
; -7.752 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.605      ;
; -7.752 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.605      ;
; -7.752 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; -0.183     ; 8.605      ;
; -7.739 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; 0.093      ; 8.868      ;
; -7.739 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; 0.093      ; 8.868      ;
; -7.739 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; 0.093      ; 8.868      ;
; -7.739 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; 0.093      ; 8.868      ;
; -7.739 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; 0.093      ; 8.868      ;
; -7.733 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; 0.093      ; 8.862      ;
; -7.733 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; 0.093      ; 8.862      ;
; -7.733 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; 0.093      ; 8.862      ;
; -7.733 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; 0.093      ; 8.862      ;
; -7.733 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; 0.093      ; 8.862      ;
; -7.726 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[4]  ; clock        ; clock       ; 1.000        ; 0.170      ; 8.932      ;
; -7.726 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[4]  ; clock        ; clock       ; 1.000        ; 0.170      ; 8.932      ;
; -7.726 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[4]  ; clock        ; clock       ; 1.000        ; 0.170      ; 8.932      ;
; -7.726 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[4]  ; clock        ; clock       ; 1.000        ; 0.170      ; 8.932      ;
; -7.726 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[4]  ; clock        ; clock       ; 1.000        ; 0.170      ; 8.932      ;
; -7.722 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[6]  ; clock        ; clock       ; 1.000        ; 0.170      ; 8.928      ;
; -7.722 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[6]  ; clock        ; clock       ; 1.000        ; 0.170      ; 8.928      ;
; -7.722 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[6]  ; clock        ; clock       ; 1.000        ; 0.170      ; 8.928      ;
; -7.722 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[6]  ; clock        ; clock       ; 1.000        ; 0.170      ; 8.928      ;
; -7.722 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[6]  ; clock        ; clock       ; 1.000        ; 0.170      ; 8.928      ;
; -7.708 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; -0.117     ; 8.627      ;
; -7.708 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; -0.117     ; 8.627      ;
; -7.708 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; -0.117     ; 8.627      ;
; -7.708 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; -0.117     ; 8.627      ;
; -7.708 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; -0.117     ; 8.627      ;
; -7.707 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; -0.117     ; 8.626      ;
; -7.707 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; -0.117     ; 8.626      ;
; -7.707 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; -0.117     ; 8.626      ;
; -7.707 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; -0.117     ; 8.626      ;
; -7.707 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; -0.117     ; 8.626      ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.120 ; id_ex:reg_idex|idex_out_reg2[3]                                                                                        ; ex_mem:reg_exmem|exmem_reg2_out[3]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.947      ; 1.333      ;
; 0.243 ; id_ex:reg_idex|idex_out_reg2[0]                                                                                        ; ex_mem:reg_exmem|exmem_reg2_out[0]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.462      ; 0.971      ;
; 0.383 ; ex_mem:reg_exmem|exmem_reg2_out[22]                                                                                    ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg4                                      ; clock        ; clock       ; 0.000        ; 0.309      ; 0.926      ;
; 0.391 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.392 ; ex_mem:reg_exmem|exmem_aluresult_out[1]                                                                                ; mem_wb:reg_memwb|memwb_out_result_alu[1]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.319      ; 0.977      ;
; 0.522 ; ex_mem:reg_exmem|exmem_writereg_out[3]                                                                                 ; mem_wb:reg_memwb|memwb_out_writereg[3]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; id_ex:reg_idex|idex_out_reg2[9]                                                                                        ; ex_mem:reg_exmem|exmem_reg2_out[9]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.531 ; if_id:reg_ifid|out_instruction[5]                                                                                      ; id_ex:reg_idex|idex_out_immediate[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; if_id:reg_ifid|out_instruction[4]                                                                                      ; id_ex:reg_idex|idex_out_regdest[0]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.798      ;
; 0.623 ; ex_mem:reg_exmem|exmem_writereg_out[4]                                                                                 ; mem_wb:reg_memwb|memwb_out_writereg[4]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.889      ;
; 0.624 ; ex_mem:reg_exmem|exmem_memtoreg_out[1]                                                                                 ; mem_wb:reg_memwb|memwb_out_memtoreg[1]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.890      ;
; 0.626 ; ex_mem:reg_exmem|exmem_writereg_out[1]                                                                                 ; mem_wb:reg_memwb|memwb_out_writereg[1]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.892      ;
; 0.626 ; if_id:reg_ifid|out_instruction[11]                                                                                     ; id_ex:reg_idex|idex_out_immediate[11]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.891      ; 1.783      ;
; 0.646 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|dffe3a[0]                                                   ; clock        ; clock       ; 0.000        ; 0.522      ; 1.434      ;
; 0.658 ; ex_mem:reg_exmem|exmem_aluresult_out[13]                                                                               ; mem_wb:reg_memwb|memwb_out_result_alu[13]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.663 ; id_ex:reg_idex|idex_out_reg2[27]                                                                                       ; ex_mem:reg_exmem|exmem_reg2_out[27]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.681 ; if_id:reg_ifid|out_pc4[14]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock        ; clock       ; 0.000        ; 0.325      ; 1.240      ;
; 0.717 ; ex_mem:reg_exmem|exmem_aluresult_out[0]                                                                                ; mem_wb:reg_memwb|memwb_out_result_alu[0]                                                                                                         ; clock        ; clock       ; 0.000        ; -0.006     ; 0.977      ;
; 0.722 ; ex_mem:reg_exmem|exmem_writereg_out[2]                                                                                 ; mem_wb:reg_memwb|memwb_out_writereg[2]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.080      ; 1.068      ;
; 0.723 ; ex_mem:reg_exmem|exmem_aluresult_out[2]                                                                                ; mem_wb:reg_memwb|memwb_out_result_alu[2]                                                                                                         ; clock        ; clock       ; 0.000        ; -0.006     ; 0.983      ;
; 0.756 ; id_ex:reg_idex|idex_out_rt[4]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[4]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.080     ; 0.942      ;
; 0.760 ; ex_mem:reg_exmem|exmem_reg2_out[2]                                                                                     ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2                                       ; clock        ; clock       ; 0.000        ; 0.408      ; 1.402      ;
; 0.778 ; id_ex:reg_idex|idex_out_reg1[4]                                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[4]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.044      ;
; 0.785 ; if_id:reg_ifid|out_instruction[2]                                                                                      ; pc:pc_reg|out_pc[4]                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.525      ; 1.576      ;
; 0.787 ; id_ex:reg_idex|idex_out_rd[3]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[3]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.080     ; 0.973      ;
; 0.789 ; if_id:reg_ifid|out_instruction[30]                                                                                     ; id_ex:reg_idex|idex_out_alusrc                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.793 ; id_ex:reg_idex|idex_out_rd[0]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[0]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.059      ;
; 0.794 ; id_ex:reg_idex|idex_out_rt[0]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[0]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.080     ; 0.980      ;
; 0.802 ; bregmips:breg_id|regs_rtl_1_bypass[10]                                                                                 ; pc:pc_reg|out_pc[22]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.468      ; 1.536      ;
; 0.828 ; id_ex:reg_idex|idex_out_rd[1]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[1]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.094      ;
; 0.828 ; id_ex:reg_idex|idex_out_rt[3]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[3]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.094      ;
; 0.829 ; id_ex:reg_idex|idex_out_rd[4]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[4]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.095      ;
; 0.836 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|dffe3a[1]                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.102      ;
; 0.840 ; bregmips:breg_id|regs_rtl_0_bypass[69]                                                                                 ; id_ex:reg_idex|idex_out_reg1[29]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.106      ;
; 0.850 ; bregmips:breg_id|regs_rtl_0_bypass[17]                                                                                 ; id_ex:reg_idex|idex_out_reg1[3]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.116      ;
; 0.850 ; bregmips:breg_id|regs_rtl_0_bypass[21]                                                                                 ; id_ex:reg_idex|idex_out_reg2[5]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.501      ; 1.617      ;
; 0.856 ; if_id:reg_ifid|out_instruction[27]                                                                                     ; id_ex:reg_idex|idex_out_alusrc                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.122      ;
; 0.860 ; if_id:reg_ifid|out_instruction[6]                                                                                      ; id_ex:reg_idex|idex_out_immediate[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.126      ;
; 0.864 ; bregmips:breg_id|regs_rtl_1_bypass[8]                                                                                  ; pc:pc_reg|out_pc[21]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.530      ; 1.660      ;
; 0.867 ; if_id:reg_ifid|out_instruction[4]                                                                                      ; pc:pc_reg|out_pc[6]                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.525      ; 1.658      ;
; 0.883 ; if_id:reg_ifid|out_pc4[30]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg31 ; clock        ; clock       ; 0.000        ; -0.175     ; 0.942      ;
; 0.883 ; id_ex:reg_idex|idex_out_reg2[25]                                                                                       ; ex_mem:reg_exmem|exmem_reg2_out[25]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.149      ;
; 0.884 ; if_id:reg_ifid|out_pc4[17]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock        ; clock       ; 0.000        ; -0.175     ; 0.943      ;
; 0.885 ; if_id:reg_ifid|out_pc4[24]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg25 ; clock        ; clock       ; 0.000        ; -0.175     ; 0.944      ;
; 0.926 ; pc:pc_reg|out_pc[6]                                                                                                    ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg4                                      ; clock        ; clock       ; 0.000        ; 0.082      ; 1.242      ;
; 0.926 ; if_id:reg_ifid|out_pc4[10]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock        ; clock       ; 0.000        ; 0.325      ; 1.485      ;
; 0.927 ; if_id:reg_ifid|out_pc4[9]                                                                                              ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock        ; clock       ; 0.000        ; 0.325      ; 1.486      ;
; 0.927 ; if_id:reg_ifid|out_pc4[5]                                                                                              ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.325      ; 1.486      ;
; 0.943 ; if_id:reg_ifid|out_pc4[7]                                                                                              ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock        ; clock       ; 0.000        ; 0.325      ; 1.502      ;
; 0.956 ; ex_mem:reg_exmem|exmem_aluresult_out[11]                                                                               ; mem_wb:reg_memwb|memwb_out_result_alu[11]                                                                                                        ; clock        ; clock       ; 0.000        ; -0.020     ; 1.202      ;
; 0.956 ; id_ex:reg_idex|idex_out_rt[1]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[1]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.026      ; 1.248      ;
; 0.964 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.348      ; 1.546      ;
; 0.974 ; bregmips:breg_id|regs_rtl_0_bypass[33]                                                                                 ; id_ex:reg_idex|idex_out_reg1[11]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.347      ; 1.587      ;
; 0.974 ; id_ex:reg_idex|idex_out_alu_op[2]                                                                                      ; ex_mem:reg_exmem|exmem_aluresult_out[0]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.714      ; 1.954      ;
; 0.975 ; id_ex:reg_idex|idex_out_alu_op[2]                                                                                      ; ex_mem:reg_exmem|exmem_aluresult_out[2]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.714      ; 1.955      ;
; 0.980 ; bregmips:breg_id|regs_rtl_0_bypass[35]                                                                                 ; id_ex:reg_idex|idex_out_reg1[12]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.331      ; 1.577      ;
; 0.982 ; if_id:reg_ifid|out_instruction[7]                                                                                      ; id_ex:reg_idex|idex_out_immediate[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.639      ; 1.887      ;
; 0.982 ; bregmips:breg_id|regs_rtl_0_bypass[33]                                                                                 ; id_ex:reg_idex|idex_out_reg2[11]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.347      ; 1.595      ;
; 0.982 ; bregmips:breg_id|regs_rtl_0_bypass[35]                                                                                 ; id_ex:reg_idex|idex_out_reg2[12]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.331      ; 1.579      ;
; 0.989 ; ex_mem:reg_exmem|exmem_aluresult_out[31]                                                                               ; mem_wb:reg_memwb|memwb_out_result_alu[31]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 1.337      ;
; 0.995 ; if_id:reg_ifid|out_instruction[6]                                                                                      ; pc:pc_reg|out_pc[8]                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.261      ;
; 0.996 ; bregmips:breg_id|regs_rtl_1_bypass[2]                                                                                  ; pc:pc_reg|out_pc[18]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.262      ;
; 0.997 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.348      ; 1.579      ;
; 1.000 ; id_ex:reg_idex|idex_out_alu_op[2]                                                                                      ; ex_mem:reg_exmem|exmem_aluresult_out[3]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.714      ; 1.980      ;
; 1.001 ; bregmips:breg_id|regs_rtl_0_bypass[39]                                                                                 ; id_ex:reg_idex|idex_out_reg1[14]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.331      ; 1.598      ;
; 1.003 ; ex_mem:reg_exmem|exmem_writereg_out[0]                                                                                 ; mem_wb:reg_memwb|memwb_out_writereg[0]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.022     ; 1.247      ;
; 1.007 ; ex_mem:reg_exmem|exmem_reg2_out[6]                                                                                     ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6                                       ; clock        ; clock       ; 0.000        ; -0.054     ; 1.187      ;
; 1.007 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.273      ;
; 1.010 ; ex_mem:reg_exmem|exmem_reg2_out[0]                                                                                     ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0                                       ; clock        ; clock       ; 0.000        ; -0.054     ; 1.190      ;
; 1.010 ; bregmips:breg_id|regs_rtl_0_bypass[74]                                                                                 ; id_ex:reg_idex|idex_out_reg1[29]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.548      ; 1.824      ;
; 1.011 ; bregmips:breg_id|regs_rtl_0_bypass[8]                                                                                  ; pc:pc_reg|out_pc[26]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.496      ; 1.773      ;
; 1.014 ; if_id:reg_ifid|out_instruction[31]                                                                                     ; id_ex:reg_idex|idex_mem_write_out                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.280      ;
; 1.015 ; id_ex:reg_idex|idex_out_alu_op[2]                                                                                      ; ex_mem:reg_exmem|exmem_aluresult_out[4]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.708      ; 1.989      ;
; 1.018 ; ex_mem:reg_exmem|exmem_reg2_out[5]                                                                                     ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5                                       ; clock        ; clock       ; 0.000        ; -0.054     ; 1.198      ;
; 1.029 ; ex_mem:reg_exmem|exmem_aluresult_out[25]                                                                               ; mem_wb:reg_memwb|memwb_out_result_alu[25]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.046      ; 1.341      ;
; 1.029 ; id_ex:reg_idex|idex_out_reg2[24]                                                                                       ; ex_mem:reg_exmem|exmem_reg2_out[24]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.487      ; 1.782      ;
; 1.049 ; if_id:reg_ifid|out_pc4[1]                                                                                              ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock        ; clock       ; 0.000        ; 0.709      ; 1.992      ;
; 1.049 ; if_id:reg_ifid|out_instruction[29]                                                                                     ; id_ex:reg_idex|idex_mem_write_out                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.315      ;
; 1.060 ; ex_mem:reg_exmem|exmem_aluresult_out[5]                                                                                ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3                                     ; clock        ; clock       ; 0.000        ; 0.304      ; 1.598      ;
; 1.066 ; id_ex:reg_idex|idex_out_immediate[2]                                                                                   ; ex_mem:reg_exmem|exmem_aluresult_out[2]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.714      ; 2.046      ;
; 1.076 ; bregmips:breg_id|regs_rtl_0_bypass[51]                                                                                 ; id_ex:reg_idex|idex_out_reg2[20]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.342      ;
; 1.089 ; if_id:reg_ifid|out_pc4[8]                                                                                              ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock        ; clock       ; 0.000        ; 0.220      ; 1.543      ;
; 1.096 ; if_id:reg_ifid|out_instruction[5]                                                                                      ; id_ex:reg_idex|idex_out_regdest[0]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.017      ; 1.379      ;
; 1.098 ; id_ex:reg_idex|idex_mem_write_out                                                                                      ; ex_mem:reg_exmem|exmem_memwrite_out                                                                                                              ; clock        ; clock       ; 0.000        ; 0.486      ; 1.850      ;
; 1.103 ; bregmips:breg_id|regs_rtl_0_bypass[61]                                                                                 ; id_ex:reg_idex|idex_out_reg2[25]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.479      ; 1.848      ;
; 1.104 ; if_id:reg_ifid|out_instruction[30]                                                                                     ; id_ex:reg_idex|idex_mem_write_out                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.370      ;
; 1.109 ; ex_mem:reg_exmem|exmem_aluresult_out[5]                                                                                ; mem_wb:reg_memwb|memwb_out_result_alu[5]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.100      ; 1.475      ;
; 1.111 ; ex_mem:reg_exmem|exmem_reg2_out[25]                                                                                    ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg7                                      ; clock        ; clock       ; 0.000        ; -0.162     ; 1.183      ;
; 1.113 ; bregmips:breg_id|regs_rtl_0_bypass[2]                                                                                  ; pc:pc_reg|out_pc[23]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.530      ; 1.909      ;
; 1.117 ; bregmips:breg_id|regs_rtl_1_bypass[10]                                                                                 ; id_ex:reg_idex|idex_out_reg2[16]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.260      ; 1.643      ;
; 1.118 ; bregmips:breg_id|regs_rtl_1_bypass[10]                                                                                 ; id_ex:reg_idex|idex_out_reg2[23]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.260      ; 1.644      ;
; 1.120 ; bregmips:breg_id|regs_rtl_0_bypass[61]                                                                                 ; id_ex:reg_idex|idex_out_reg1[25]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.479      ; 1.865      ;
; 1.124 ; pc:pc_reg|out_pc[9]                                                                                                    ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg7                                      ; clock        ; clock       ; 0.000        ; 0.091      ; 1.449      ;
; 1.124 ; ex_mem:reg_exmem|exmem_reg2_out[20]                                                                                    ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg2                                      ; clock        ; clock       ; 0.000        ; -0.162     ; 1.196      ;
; 1.124 ; bregmips:breg_id|regs_rtl_0_bypass[19]                                                                                 ; pc:pc_reg|out_pc[4]                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.515      ; 1.905      ;
; 1.125 ; bregmips:breg_id|regs_rtl_1_bypass[10]                                                                                 ; id_ex:reg_idex|idex_out_rt[4]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.544      ; 1.935      ;
; 1.130 ; ex_mem:reg_exmem|exmem_reg2_out[12]                                                                                    ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12                                      ; clock        ; clock       ; 0.000        ; -0.173     ; 1.191      ;
; 1.136 ; ex_mem:reg_exmem|exmem_aluresult_out[6]                                                                                ; mem_wb:reg_memwb|memwb_out_result_alu[6]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.402      ;
; 1.137 ; id_ex:reg_idex|idex_out_reg1[6]                                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[6]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.557      ; 1.960      ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 19.193 ; 19.193 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 18.151 ; 18.151 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 19.077 ; 19.077 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 19.193 ; 19.193 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 19.148 ; 19.148 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 17.931 ; 17.931 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 18.696 ; 18.696 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 17.899 ; 17.899 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 16.217 ; 16.217 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 16.217 ; 16.217 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 16.208 ; 16.208 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 15.804 ; 15.804 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 16.007 ; 16.007 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 16.079 ; 16.079 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 15.746 ; 15.746 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 15.881 ; 15.881 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 16.754 ; 16.754 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 16.680 ; 16.680 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 16.706 ; 16.706 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 16.754 ; 16.754 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 16.709 ; 16.709 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 16.423 ; 16.423 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 16.417 ; 16.417 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 16.448 ; 16.448 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 16.484 ; 16.484 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 16.484 ; 16.484 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 16.183 ; 16.183 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 16.269 ; 16.269 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 16.257 ; 16.257 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 16.183 ; 16.183 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 16.132 ; 16.132 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 16.161 ; 16.161 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 20.822 ; 20.822 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 18.839 ; 18.839 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 19.000 ; 19.000 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 19.042 ; 19.042 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 18.788 ; 18.788 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 19.218 ; 19.218 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 19.675 ; 19.675 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 20.822 ; 20.822 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 19.754 ; 19.754 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 18.914 ; 18.914 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 18.914 ; 18.914 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 19.754 ; 19.754 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 19.193 ; 19.193 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 18.406 ; 18.406 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 19.545 ; 19.545 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 18.964 ; 18.964 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 20.706 ; 20.706 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 20.386 ; 20.386 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 20.048 ; 20.048 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 20.706 ; 20.706 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 18.668 ; 18.668 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 18.413 ; 18.413 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 18.270 ; 18.270 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 18.449 ; 18.449 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 20.148 ; 20.148 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 18.276 ; 18.276 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 19.203 ; 19.203 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 18.430 ; 18.430 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 18.647 ; 18.647 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 19.146 ; 19.146 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 20.148 ; 20.148 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 20.055 ; 20.055 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 10.977 ; 10.977 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 11.225 ; 11.225 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 12.156 ; 12.156 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 12.270 ; 12.270 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 12.227 ; 12.227 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 11.009 ; 11.009 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 11.770 ; 11.770 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 10.977 ; 10.977 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 11.111 ; 11.111 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 11.588 ; 11.588 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 11.574 ; 11.574 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 11.144 ; 11.144 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 11.378 ; 11.378 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 11.442 ; 11.442 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 11.111 ; 11.111 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 11.243 ; 11.243 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 10.822 ; 10.822 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 11.110 ; 11.110 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 11.113 ; 11.113 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 11.159 ; 11.159 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 11.115 ; 11.115 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 10.859 ; 10.859 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 10.822 ; 10.822 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 10.852 ; 10.852 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 10.531 ; 10.531 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 10.886 ; 10.886 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 10.574 ; 10.574 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 10.632 ; 10.632 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 10.644 ; 10.644 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 10.585 ; 10.585 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 10.531 ; 10.531 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 10.558 ; 10.558 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 12.059 ; 12.059 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 12.108 ; 12.108 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 12.283 ; 12.283 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 12.338 ; 12.338 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 12.059 ; 12.059 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 12.493 ; 12.493 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 12.943 ; 12.943 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 14.090 ; 14.090 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 11.655 ; 11.655 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 12.163 ; 12.163 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 12.163 ; 12.163 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 13.003 ; 13.003 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 12.442 ; 12.442 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 11.655 ; 11.655 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 12.794 ; 12.794 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 12.217 ; 12.217 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 11.296 ; 11.296 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 13.440 ; 13.440 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 13.071 ; 13.071 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 13.733 ; 13.733 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 11.690 ; 11.690 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 11.471 ; 11.471 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 11.296 ; 11.296 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 11.471 ; 11.471 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 10.359 ; 10.359 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 10.359 ; 10.359 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 11.285 ; 11.285 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 10.536 ; 10.536 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 10.731 ; 10.731 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 11.225 ; 11.225 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 12.230 ; 12.230 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 12.136 ; 12.136 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Propagation Delay                                                            ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 10.482 ; 10.482 ; 10.482 ; 10.482 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 11.408 ; 11.408 ; 11.408 ; 11.408 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 11.496 ; 11.496 ; 11.496 ; 11.496 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 11.477 ; 11.477 ; 11.477 ; 11.477 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 10.260 ; 10.260 ; 10.260 ; 10.260 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 11.026 ; 11.026 ; 11.026 ; 11.026 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 10.234 ; 10.234 ; 10.234 ; 10.234 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 10.720 ; 10.720 ; 10.720 ; 10.720 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 10.706 ; 10.706 ; 10.706 ; 10.706 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 10.276 ; 10.276 ; 10.276 ; 10.276 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 10.510 ; 10.510 ; 10.510 ; 10.510 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 10.574 ; 10.574 ; 10.574 ; 10.574 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 10.243 ; 10.243 ; 10.243 ; 10.243 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 10.375 ; 10.375 ; 10.375 ; 10.375 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 10.198 ; 10.198 ; 10.198 ; 10.198 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 10.224 ; 10.224 ; 10.224 ; 10.224 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 10.272 ; 10.272 ; 10.272 ; 10.272 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 10.227 ; 10.227 ; 10.227 ; 10.227 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 9.941  ; 9.941  ; 9.941  ; 9.941  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 9.935  ; 9.935  ; 9.935  ; 9.935  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 9.966  ; 9.966  ; 9.966  ; 9.966  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 10.198 ; 10.198 ; 10.198 ; 10.198 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 9.897  ; 9.897  ; 9.897  ; 9.897  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 9.983  ; 9.983  ; 9.983  ; 9.983  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 9.971  ; 9.971  ; 9.971  ; 9.971  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 9.897  ; 9.897  ; 9.897  ; 9.897  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 9.846  ; 9.846  ; 9.846  ; 9.846  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 9.875  ; 9.875  ; 9.875  ; 9.875  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 12.848 ; 12.848 ; 12.848 ; 12.848 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 13.026 ; 13.026 ; 13.026 ; 13.026 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 12.800 ; 12.800 ; 12.800 ; 12.800 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 13.237 ; 13.237 ; 13.237 ; 13.237 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 13.676 ; 13.676 ; 13.676 ; 13.676 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 14.835 ; 14.835 ; 14.835 ; 14.835 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 11.560 ; 11.560 ; 11.560 ; 11.560 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 11.559 ; 11.559 ; 11.559 ; 11.559 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 12.371 ; 12.371 ; 12.371 ; 12.371 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 11.836 ; 11.836 ; 11.836 ; 11.836 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 11.067 ; 11.067 ; 11.067 ; 11.067 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 12.203 ; 12.203 ; 12.203 ; 12.203 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 11.627 ; 11.627 ; 11.627 ; 11.627 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 12.778 ; 12.778 ; 12.778 ; 12.778 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 12.409 ; 12.409 ; 12.409 ; 12.409 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 13.061 ; 13.061 ; 13.061 ; 13.061 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 11.028 ; 11.028 ; 11.028 ; 11.028 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 10.794 ; 10.794 ; 10.794 ; 10.794 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 10.635 ; 10.635 ; 10.635 ; 10.635 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 10.809 ; 10.809 ; 10.809 ; 10.809 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 10.710 ; 10.710 ; 10.710 ; 10.710 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 11.637 ; 11.637 ; 11.637 ; 11.637 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 10.864 ; 10.864 ; 10.864 ; 10.864 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 11.081 ; 11.081 ; 11.081 ; 11.081 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 11.580 ; 11.580 ; 11.580 ; 11.580 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 12.582 ; 12.582 ; 12.582 ; 12.582 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 12.489 ; 12.489 ; 12.489 ; 12.489 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 10.107 ; 10.107 ; 10.107 ; 10.107 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 11.033 ; 11.033 ; 11.033 ; 11.033 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 11.121 ; 11.121 ; 11.121 ; 11.121 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 11.102 ; 11.102 ; 11.102 ; 11.102 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 9.885  ; 9.885  ; 9.885  ; 9.885  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 10.651 ; 10.651 ; 10.651 ; 10.651 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 9.859  ; 9.859  ; 9.859  ; 9.859  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 10.197 ; 10.197 ; 10.197 ; 10.197 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 10.188 ; 10.188 ; 10.188 ; 10.188 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 9.784  ; 9.784  ; 9.784  ; 9.784  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 9.987  ; 9.987  ; 9.987  ; 9.987  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 10.059 ; 10.059 ; 10.059 ; 10.059 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 9.726  ; 9.726  ; 9.726  ; 9.726  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 9.861  ; 9.861  ; 9.861  ; 9.861  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 9.646  ; 9.646  ; 9.646  ; 9.646  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 9.648  ; 9.648  ; 9.648  ; 9.648  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 9.695  ; 9.695  ; 9.695  ; 9.695  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 9.650  ; 9.650  ; 9.650  ; 9.650  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 9.394  ; 9.394  ; 9.394  ; 9.394  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 9.358  ; 9.358  ; 9.358  ; 9.358  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 9.384  ; 9.384  ; 9.384  ; 9.384  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 10.393 ; 10.393 ; 10.393 ; 10.393 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 10.092 ; 10.092 ; 10.092 ; 10.092 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 10.178 ; 10.178 ; 10.178 ; 10.178 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 10.166 ; 10.166 ; 10.166 ; 10.166 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 10.092 ; 10.092 ; 10.092 ; 10.092 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 10.041 ; 10.041 ; 10.041 ; 10.041 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 10.070 ; 10.070 ; 10.070 ; 10.070 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 11.744 ; 11.744 ; 11.744 ; 11.744 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 11.922 ; 11.922 ; 11.922 ; 11.922 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 11.972 ; 11.972 ; 11.972 ; 11.972 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 11.696 ; 11.696 ; 11.696 ; 11.696 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 12.133 ; 12.133 ; 12.133 ; 12.133 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 12.572 ; 12.572 ; 12.572 ; 12.572 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 13.731 ; 13.731 ; 13.731 ; 13.731 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 11.375 ; 11.375 ; 11.375 ; 11.375 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 11.374 ; 11.374 ; 11.374 ; 11.374 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 12.186 ; 12.186 ; 12.186 ; 12.186 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 11.651 ; 11.651 ; 11.651 ; 11.651 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 10.882 ; 10.882 ; 10.882 ; 10.882 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 12.018 ; 12.018 ; 12.018 ; 12.018 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 11.442 ; 11.442 ; 11.442 ; 11.442 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 11.979 ; 11.979 ; 11.979 ; 11.979 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 11.610 ; 11.610 ; 11.610 ; 11.610 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 12.262 ; 12.262 ; 12.262 ; 12.262 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 10.229 ; 10.229 ; 10.229 ; 10.229 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 9.995  ; 9.995  ; 9.995  ; 9.995  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 9.836  ; 9.836  ; 9.836  ; 9.836  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 10.010 ; 10.010 ; 10.010 ; 10.010 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 10.667 ; 10.667 ; 10.667 ; 10.667 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 11.594 ; 11.594 ; 11.594 ; 11.594 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 10.821 ; 10.821 ; 10.821 ; 10.821 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 11.038 ; 11.038 ; 11.038 ; 11.038 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 11.537 ; 11.537 ; 11.537 ; 11.537 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 12.539 ; 12.539 ; 12.539 ; 12.539 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
+-------------------+----------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                    ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 8.345  ; 8.345  ; 8.345  ; 8.345  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 9.271  ; 9.271  ; 9.271  ; 9.271  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 9.387  ; 9.387  ; 9.387  ; 9.387  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 9.342  ; 9.342  ; 9.342  ; 9.342  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 8.125  ; 8.125  ; 8.125  ; 8.125  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 8.890  ; 8.890  ; 8.890  ; 8.890  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 8.093  ; 8.093  ; 8.093  ; 8.093  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 9.482  ; 9.482  ; 9.482  ; 9.482  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 9.473  ; 9.473  ; 9.473  ; 9.473  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 9.069  ; 9.069  ; 9.069  ; 9.069  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 9.272  ; 9.272  ; 9.272  ; 9.272  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 9.344  ; 9.344  ; 9.344  ; 9.344  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 9.011  ; 9.011  ; 9.011  ; 9.011  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 9.146  ; 9.146  ; 9.146  ; 9.146  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 9.006  ; 9.006  ; 9.006  ; 9.006  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 9.008  ; 9.008  ; 9.008  ; 9.008  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 9.055  ; 9.055  ; 9.055  ; 9.055  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 9.010  ; 9.010  ; 9.010  ; 9.010  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 8.754  ; 8.754  ; 8.754  ; 8.754  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 8.718  ; 8.718  ; 8.718  ; 8.718  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 8.744  ; 8.744  ; 8.744  ; 8.744  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 8.959  ; 8.959  ; 8.959  ; 8.959  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 8.659  ; 8.659  ; 8.659  ; 8.659  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 8.744  ; 8.744  ; 8.744  ; 8.744  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 8.732  ; 8.732  ; 8.732  ; 8.732  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 8.659  ; 8.659  ; 8.659  ; 8.659  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 8.605  ; 8.605  ; 8.605  ; 8.605  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 8.635  ; 8.635  ; 8.635  ; 8.635  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 9.238  ; 9.238  ; 9.238  ; 9.238  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 9.401  ; 9.401  ; 9.401  ; 9.401  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 9.465  ; 9.465  ; 9.465  ; 9.465  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 9.185  ; 9.185  ; 9.185  ; 9.185  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 9.619  ; 9.619  ; 9.619  ; 9.619  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 10.075 ; 10.075 ; 10.075 ; 10.075 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 11.223 ; 11.223 ; 11.223 ; 11.223 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 9.212  ; 9.212  ; 9.212  ; 9.212  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 9.206  ; 9.206  ; 9.206  ; 9.206  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 10.020 ; 10.020 ; 10.020 ; 10.020 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 9.487  ; 9.487  ; 9.487  ; 9.487  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 8.714  ; 8.714  ; 8.714  ; 8.714  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 9.850  ; 9.850  ; 9.850  ; 9.850  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 9.273  ; 9.273  ; 9.273  ; 9.273  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 10.268 ; 10.268 ; 10.268 ; 10.268 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 9.899  ; 9.899  ; 9.899  ; 9.899  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 10.561 ; 10.561 ; 10.561 ; 10.561 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 8.518  ; 8.518  ; 8.518  ; 8.518  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 8.299  ; 8.299  ; 8.299  ; 8.299  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 8.124  ; 8.124  ; 8.124  ; 8.124  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 8.299  ; 8.299  ; 8.299  ; 8.299  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 7.655  ; 7.655  ; 7.655  ; 7.655  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 8.588  ; 8.588  ; 8.588  ; 8.588  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 7.806  ; 7.806  ; 7.806  ; 7.806  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 8.030  ; 8.030  ; 8.030  ; 8.030  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 8.531  ; 8.531  ; 8.531  ; 8.531  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 9.526  ; 9.526  ; 9.526  ; 9.526  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 9.433  ; 9.433  ; 9.433  ; 9.433  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 8.351  ; 8.351  ; 8.351  ; 8.351  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 9.282  ; 9.282  ; 9.282  ; 9.282  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 9.396  ; 9.396  ; 9.396  ; 9.396  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 9.353  ; 9.353  ; 9.353  ; 9.353  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 8.135  ; 8.135  ; 8.135  ; 8.135  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 8.896  ; 8.896  ; 8.896  ; 8.896  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 8.103  ; 8.103  ; 8.103  ; 8.103  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 8.971  ; 8.971  ; 8.971  ; 8.971  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 8.955  ; 8.955  ; 8.955  ; 8.955  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 8.519  ; 8.519  ; 8.519  ; 8.519  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 8.757  ; 8.757  ; 8.757  ; 8.757  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 8.839  ; 8.839  ; 8.839  ; 8.839  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 8.473  ; 8.473  ; 8.473  ; 8.473  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 8.641  ; 8.641  ; 8.641  ; 8.641  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 8.632  ; 8.632  ; 8.632  ; 8.632  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 8.634  ; 8.634  ; 8.634  ; 8.634  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 8.681  ; 8.681  ; 8.681  ; 8.681  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 8.636  ; 8.636  ; 8.636  ; 8.636  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 8.380  ; 8.380  ; 8.380  ; 8.380  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 8.344  ; 8.344  ; 8.344  ; 8.344  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 8.370  ; 8.370  ; 8.370  ; 8.370  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 8.401  ; 8.401  ; 8.401  ; 8.401  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 8.095  ; 8.095  ; 8.095  ; 8.095  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 8.180  ; 8.180  ; 8.180  ; 8.180  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 8.168  ; 8.168  ; 8.168  ; 8.168  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 8.099  ; 8.099  ; 8.099  ; 8.099  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 8.045  ; 8.045  ; 8.045  ; 8.045  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 8.071  ; 8.071  ; 8.071  ; 8.071  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 9.002  ; 9.002  ; 9.002  ; 9.002  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 9.177  ; 9.177  ; 9.177  ; 9.177  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 9.232  ; 9.232  ; 9.232  ; 9.232  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 8.953  ; 8.953  ; 8.953  ; 8.953  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 9.387  ; 9.387  ; 9.387  ; 9.387  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 9.837  ; 9.837  ; 9.837  ; 9.837  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 10.984 ; 10.984 ; 10.984 ; 10.984 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 8.814  ; 8.814  ; 8.814  ; 8.814  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 8.814  ; 8.814  ; 8.814  ; 8.814  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 9.654  ; 9.654  ; 9.654  ; 9.654  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 9.093  ; 9.093  ; 9.093  ; 9.093  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 8.306  ; 8.306  ; 8.306  ; 8.306  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 9.445  ; 9.445  ; 9.445  ; 9.445  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 8.868  ; 8.868  ; 8.868  ; 8.868  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 10.540 ; 10.540 ; 10.540 ; 10.540 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 10.202 ; 10.202 ; 10.202 ; 10.202 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 10.860 ; 10.860 ; 10.860 ; 10.860 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 8.822  ; 8.822  ; 8.822  ; 8.822  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 8.567  ; 8.567  ; 8.567  ; 8.567  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 8.424  ; 8.424  ; 8.424  ; 8.424  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 8.603  ; 8.603  ; 8.603  ; 8.603  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 7.239  ; 7.239  ; 7.239  ; 7.239  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 8.165  ; 8.165  ; 8.165  ; 8.165  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 7.416  ; 7.416  ; 7.416  ; 7.416  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 7.611  ; 7.611  ; 7.611  ; 7.611  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 8.105  ; 8.105  ; 8.105  ; 8.105  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 9.110  ; 9.110  ; 9.110  ; 9.110  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 9.016  ; 9.016  ; 9.016  ; 9.016  ;
+-------------------+----------------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -3.674 ; -799.303      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.077 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1584.782             ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -3.674 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; 0.030      ; 4.736      ;
; -3.674 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; 0.030      ; 4.736      ;
; -3.674 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; 0.030      ; 4.736      ;
; -3.674 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; 0.030      ; 4.736      ;
; -3.674 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; 0.030      ; 4.736      ;
; -3.674 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; 0.030      ; 4.736      ;
; -3.674 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; 0.030      ; 4.736      ;
; -3.674 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; 0.030      ; 4.736      ;
; -3.674 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; 0.030      ; 4.736      ;
; -3.674 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; 0.030      ; 4.736      ;
; -3.667 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; -0.102     ; 4.597      ;
; -3.667 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; -0.102     ; 4.597      ;
; -3.667 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; -0.102     ; 4.597      ;
; -3.667 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; -0.102     ; 4.597      ;
; -3.667 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; -0.102     ; 4.597      ;
; -3.667 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[1]  ; clock        ; clock       ; 1.000        ; -0.102     ; 4.597      ;
; -3.667 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; -0.102     ; 4.597      ;
; -3.667 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; -0.102     ; 4.597      ;
; -3.667 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; -0.102     ; 4.597      ;
; -3.667 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[0]  ; clock        ; clock       ; 1.000        ; -0.102     ; 4.597      ;
; -3.502 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; -0.017     ; 4.517      ;
; -3.502 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; -0.017     ; 4.517      ;
; -3.502 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; -0.017     ; 4.517      ;
; -3.502 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; -0.017     ; 4.517      ;
; -3.502 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; -0.017     ; 4.517      ;
; -3.498 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; -0.017     ; 4.513      ;
; -3.498 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; -0.017     ; 4.513      ;
; -3.498 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; -0.017     ; 4.513      ;
; -3.498 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; -0.017     ; 4.513      ;
; -3.498 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; -0.017     ; 4.513      ;
; -3.495 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; -0.149     ; 4.378      ;
; -3.495 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; -0.149     ; 4.378      ;
; -3.495 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; -0.149     ; 4.378      ;
; -3.495 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; -0.149     ; 4.378      ;
; -3.495 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[25] ; clock        ; clock       ; 1.000        ; -0.149     ; 4.378      ;
; -3.491 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; -0.149     ; 4.374      ;
; -3.491 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; -0.149     ; 4.374      ;
; -3.491 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; -0.149     ; 4.374      ;
; -3.491 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; -0.149     ; 4.374      ;
; -3.491 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[24] ; clock        ; clock       ; 1.000        ; -0.149     ; 4.374      ;
; -3.483 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.547      ;
; -3.483 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.547      ;
; -3.483 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.547      ;
; -3.483 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.547      ;
; -3.483 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.547      ;
; -3.482 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.546      ;
; -3.482 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.546      ;
; -3.482 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.546      ;
; -3.482 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.546      ;
; -3.482 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.546      ;
; -3.481 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.545      ;
; -3.481 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.545      ;
; -3.481 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.545      ;
; -3.481 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.545      ;
; -3.481 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.545      ;
; -3.476 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.408      ;
; -3.476 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.408      ;
; -3.476 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.408      ;
; -3.476 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.408      ;
; -3.476 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[12] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.408      ;
; -3.475 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.407      ;
; -3.475 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.407      ;
; -3.475 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.407      ;
; -3.475 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.407      ;
; -3.475 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[10] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.407      ;
; -3.474 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.406      ;
; -3.474 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.406      ;
; -3.474 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.406      ;
; -3.474 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.406      ;
; -3.474 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[15] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.406      ;
; -3.473 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.537      ;
; -3.473 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.537      ;
; -3.473 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.537      ;
; -3.473 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.537      ;
; -3.473 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; 0.032      ; 4.537      ;
; -3.466 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.398      ;
; -3.466 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.398      ;
; -3.466 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.398      ;
; -3.466 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.398      ;
; -3.466 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[14] ; clock        ; clock       ; 1.000        ; -0.100     ; 4.398      ;
; -3.463 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; 0.042      ; 4.537      ;
; -3.463 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; 0.042      ; 4.537      ;
; -3.463 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; 0.042      ; 4.537      ;
; -3.463 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; 0.042      ; 4.537      ;
; -3.463 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; 0.042      ; 4.537      ;
; -3.462 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; 0.042      ; 4.536      ;
; -3.462 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; 0.042      ; 4.536      ;
; -3.462 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; 0.042      ; 4.536      ;
; -3.462 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; 0.042      ; 4.536      ;
; -3.462 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; 0.042      ; 4.536      ;
; -3.456 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; -0.090     ; 4.398      ;
; -3.456 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; -0.090     ; 4.398      ;
; -3.456 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; -0.090     ; 4.398      ;
; -3.456 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; -0.090     ; 4.398      ;
; -3.456 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[31] ; clock        ; clock       ; 1.000        ; -0.090     ; 4.398      ;
; -3.455 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; -0.090     ; 4.397      ;
; -3.455 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; -0.090     ; 4.397      ;
; -3.455 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; -0.090     ; 4.397      ;
; -3.455 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; -0.090     ; 4.397      ;
; -3.455 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[30] ; clock        ; clock       ; 1.000        ; -0.090     ; 4.397      ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.077 ; id_ex:reg_idex|idex_out_reg2[0]                                                                                        ; ex_mem:reg_exmem|exmem_reg2_out[0]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.244      ; 0.473      ;
; 0.094 ; id_ex:reg_idex|idex_out_reg2[3]                                                                                        ; ex_mem:reg_exmem|exmem_reg2_out[3]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.412      ; 0.658      ;
; 0.137 ; ex_mem:reg_exmem|exmem_reg2_out[22]                                                                                    ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg4                                      ; clock        ; clock       ; 0.000        ; 0.178      ; 0.453      ;
; 0.188 ; ex_mem:reg_exmem|exmem_aluresult_out[1]                                                                                ; mem_wb:reg_memwb|memwb_out_result_alu[1]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.139      ; 0.479      ;
; 0.215 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; id_ex:reg_idex|idex_out_reg2[9]                                                                                        ; ex_mem:reg_exmem|exmem_reg2_out[9]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; ex_mem:reg_exmem|exmem_writereg_out[3]                                                                                 ; mem_wb:reg_memwb|memwb_out_writereg[3]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; if_id:reg_ifid|out_instruction[5]                                                                                      ; id_ex:reg_idex|idex_out_immediate[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; if_id:reg_ifid|out_instruction[4]                                                                                      ; id_ex:reg_idex|idex_out_regdest[0]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.266 ; if_id:reg_ifid|out_pc4[14]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock        ; clock       ; 0.000        ; 0.193      ; 0.597      ;
; 0.283 ; if_id:reg_ifid|out_instruction[11]                                                                                     ; id_ex:reg_idex|idex_out_immediate[11]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.408      ; 0.843      ;
; 0.296 ; ex_mem:reg_exmem|exmem_reg2_out[2]                                                                                     ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2                                       ; clock        ; clock       ; 0.000        ; 0.238      ; 0.672      ;
; 0.314 ; ex_mem:reg_exmem|exmem_writereg_out[4]                                                                                 ; mem_wb:reg_memwb|memwb_out_writereg[4]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.466      ;
; 0.314 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|dffe3a[0]                                                   ; clock        ; clock       ; 0.000        ; 0.248      ; 0.714      ;
; 0.316 ; ex_mem:reg_exmem|exmem_memtoreg_out[1]                                                                                 ; mem_wb:reg_memwb|memwb_out_memtoreg[1]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.468      ;
; 0.318 ; ex_mem:reg_exmem|exmem_writereg_out[1]                                                                                 ; mem_wb:reg_memwb|memwb_out_writereg[1]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.470      ;
; 0.324 ; ex_mem:reg_exmem|exmem_aluresult_out[13]                                                                               ; mem_wb:reg_memwb|memwb_out_result_alu[13]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; id_ex:reg_idex|idex_out_reg2[27]                                                                                       ; ex_mem:reg_exmem|exmem_reg2_out[27]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.330 ; ex_mem:reg_exmem|exmem_aluresult_out[0]                                                                                ; mem_wb:reg_memwb|memwb_out_result_alu[0]                                                                                                         ; clock        ; clock       ; 0.000        ; -0.004     ; 0.478      ;
; 0.334 ; ex_mem:reg_exmem|exmem_aluresult_out[2]                                                                                ; mem_wb:reg_memwb|memwb_out_result_alu[2]                                                                                                         ; clock        ; clock       ; 0.000        ; -0.004     ; 0.482      ;
; 0.346 ; id_ex:reg_idex|idex_out_rt[4]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[4]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.029     ; 0.469      ;
; 0.351 ; if_id:reg_ifid|out_instruction[2]                                                                                      ; pc:pc_reg|out_pc[4]                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.251      ; 0.754      ;
; 0.353 ; id_ex:reg_idex|idex_out_rd[3]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[3]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.029     ; 0.476      ;
; 0.353 ; bregmips:breg_id|regs_rtl_1_bypass[10]                                                                                 ; pc:pc_reg|out_pc[22]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.217      ; 0.722      ;
; 0.356 ; id_ex:reg_idex|idex_out_rd[0]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[0]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; id_ex:reg_idex|idex_out_rt[0]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[0]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.029     ; 0.479      ;
; 0.357 ; if_id:reg_ifid|out_pc4[17]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.460      ;
; 0.358 ; if_id:reg_ifid|out_pc4[30]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg31 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.461      ;
; 0.360 ; if_id:reg_ifid|out_pc4[24]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg25 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.463      ;
; 0.368 ; ex_mem:reg_exmem|exmem_writereg_out[2]                                                                                 ; mem_wb:reg_memwb|memwb_out_writereg[2]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.029      ; 0.549      ;
; 0.368 ; id_ex:reg_idex|idex_out_rt[3]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[3]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; id_ex:reg_idex|idex_out_rd[1]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[1]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; id_ex:reg_idex|idex_out_rd[4]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[4]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.374 ; if_id:reg_ifid|out_pc4[10]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock        ; clock       ; 0.000        ; 0.193      ; 0.705      ;
; 0.375 ; id_ex:reg_idex|idex_out_reg1[4]                                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[4]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; bregmips:breg_id|regs_rtl_0_bypass[69]                                                                                 ; id_ex:reg_idex|idex_out_reg1[29]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; bregmips:breg_id|regs_rtl_1_bypass[8]                                                                                  ; pc:pc_reg|out_pc[21]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.239      ; 0.769      ;
; 0.379 ; if_id:reg_ifid|out_instruction[4]                                                                                      ; pc:pc_reg|out_pc[6]                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.251      ; 0.782      ;
; 0.380 ; bregmips:breg_id|regs_rtl_0_bypass[17]                                                                                 ; id_ex:reg_idex|idex_out_reg1[3]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; if_id:reg_ifid|out_pc4[9]                                                                                              ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock        ; clock       ; 0.000        ; 0.193      ; 0.712      ;
; 0.381 ; if_id:reg_ifid|out_instruction[30]                                                                                     ; id_ex:reg_idex|idex_out_alusrc                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|dffe3a[1]                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; if_id:reg_ifid|out_pc4[5]                                                                                              ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.193      ; 0.714      ;
; 0.391 ; if_id:reg_ifid|out_instruction[27]                                                                                     ; id_ex:reg_idex|idex_out_alusrc                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; if_id:reg_ifid|out_pc4[7]                                                                                              ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock        ; clock       ; 0.000        ; 0.193      ; 0.723      ;
; 0.396 ; pc:pc_reg|out_pc[6]                                                                                                    ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg4                                      ; clock        ; clock       ; 0.000        ; 0.085      ; 0.619      ;
; 0.407 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.214      ; 0.759      ;
; 0.418 ; if_id:reg_ifid|out_instruction[6]                                                                                      ; id_ex:reg_idex|idex_out_immediate[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.570      ;
; 0.427 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.214      ; 0.779      ;
; 0.430 ; id_ex:reg_idex|idex_out_reg2[25]                                                                                       ; ex_mem:reg_exmem|exmem_reg2_out[25]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.582      ;
; 0.431 ; if_id:reg_ifid|out_pc4[1]                                                                                              ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock        ; clock       ; 0.000        ; 0.385      ; 0.954      ;
; 0.432 ; bregmips:breg_id|regs_rtl_0_bypass[74]                                                                                 ; id_ex:reg_idex|idex_out_reg1[29]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.267      ; 0.851      ;
; 0.435 ; ex_mem:reg_exmem|exmem_writereg_out[0]                                                                                 ; mem_wb:reg_memwb|memwb_out_writereg[0]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.009      ; 0.596      ;
; 0.438 ; bregmips:breg_id|regs_rtl_0_bypass[21]                                                                                 ; id_ex:reg_idex|idex_out_reg2[5]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.216      ; 0.806      ;
; 0.439 ; id_ex:reg_idex|idex_out_alu_op[2]                                                                                      ; ex_mem:reg_exmem|exmem_aluresult_out[0]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.325      ; 0.916      ;
; 0.440 ; id_ex:reg_idex|idex_out_alu_op[2]                                                                                      ; ex_mem:reg_exmem|exmem_aluresult_out[2]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.325      ; 0.917      ;
; 0.440 ; id_ex:reg_idex|idex_out_alu_op[2]                                                                                      ; ex_mem:reg_exmem|exmem_aluresult_out[3]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.325      ; 0.917      ;
; 0.441 ; bregmips:breg_id|regs_rtl_0_bypass[33]                                                                                 ; id_ex:reg_idex|idex_out_reg2[11]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.174      ; 0.767      ;
; 0.441 ; bregmips:breg_id|regs_rtl_0_bypass[35]                                                                                 ; id_ex:reg_idex|idex_out_reg2[12]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.160      ; 0.753      ;
; 0.441 ; id_ex:reg_idex|idex_out_rt[1]                                                                                          ; ex_mem:reg_exmem|exmem_writereg_out[1]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.003      ; 0.596      ;
; 0.442 ; id_ex:reg_idex|idex_out_alu_op[2]                                                                                      ; ex_mem:reg_exmem|exmem_aluresult_out[4]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.321      ; 0.915      ;
; 0.443 ; bregmips:breg_id|regs_rtl_0_bypass[35]                                                                                 ; id_ex:reg_idex|idex_out_reg1[12]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.160      ; 0.755      ;
; 0.445 ; bregmips:breg_id|regs_rtl_0_bypass[33]                                                                                 ; id_ex:reg_idex|idex_out_reg1[11]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.174      ; 0.771      ;
; 0.447 ; ex_mem:reg_exmem|exmem_reg2_out[6]                                                                                     ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6                                       ; clock        ; clock       ; 0.000        ; -0.006     ; 0.579      ;
; 0.448 ; ex_mem:reg_exmem|exmem_reg2_out[0]                                                                                     ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0                                       ; clock        ; clock       ; 0.000        ; -0.006     ; 0.580      ;
; 0.452 ; ex_mem:reg_exmem|exmem_reg2_out[5]                                                                                     ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5                                       ; clock        ; clock       ; 0.000        ; -0.006     ; 0.584      ;
; 0.452 ; ex_mem:reg_exmem|exmem_aluresult_out[11]                                                                               ; mem_wb:reg_memwb|memwb_out_result_alu[11]                                                                                                        ; clock        ; clock       ; 0.000        ; -0.026     ; 0.578      ;
; 0.453 ; bregmips:breg_id|regs_rtl_1_bypass[2]                                                                                  ; pc:pc_reg|out_pc[18]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.605      ;
; 0.453 ; bregmips:breg_id|regs_rtl_0_bypass[8]                                                                                  ; pc:pc_reg|out_pc[26]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.223      ; 0.828      ;
; 0.454 ; bregmips:breg_id|regs_rtl_0_bypass[39]                                                                                 ; id_ex:reg_idex|idex_out_reg1[14]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.160      ; 0.766      ;
; 0.454 ; if_id:reg_ifid|out_instruction[6]                                                                                      ; pc:pc_reg|out_pc[8]                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.606      ;
; 0.455 ; if_id:reg_ifid|out_instruction[7]                                                                                      ; id_ex:reg_idex|idex_out_immediate[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.311      ; 0.918      ;
; 0.457 ; ex_mem:reg_exmem|exmem_reg2_out[25]                                                                                    ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg7                                      ; clock        ; clock       ; 0.000        ; -0.021     ; 0.574      ;
; 0.460 ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.612      ;
; 0.462 ; id_ex:reg_idex|idex_out_immediate[2]                                                                                   ; ex_mem:reg_exmem|exmem_aluresult_out[2]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.325      ; 0.939      ;
; 0.463 ; ex_mem:reg_exmem|exmem_reg2_out[20]                                                                                    ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg2                                      ; clock        ; clock       ; 0.000        ; -0.021     ; 0.580      ;
; 0.469 ; ex_mem:reg_exmem|exmem_reg2_out[12]                                                                                    ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12                                      ; clock        ; clock       ; 0.000        ; -0.028     ; 0.579      ;
; 0.470 ; pc:pc_reg|out_pc[9]                                                                                                    ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg7                                      ; clock        ; clock       ; 0.000        ; 0.097      ; 0.705      ;
; 0.470 ; bregmips:breg_id|regs_rtl_0_bypass[5]                                                                                  ; id_ex:reg_idex|idex_out_reg1[29]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.267      ; 0.889      ;
; 0.474 ; ex_mem:reg_exmem|exmem_aluresult_out[5]                                                                                ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3                                     ; clock        ; clock       ; 0.000        ; 0.175      ; 0.787      ;
; 0.476 ; ex_mem:reg_exmem|exmem_aluresult_out[31]                                                                               ; mem_wb:reg_memwb|memwb_out_result_alu[31]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.033      ; 0.661      ;
; 0.477 ; if_id:reg_ifid|out_instruction[31]                                                                                     ; id_ex:reg_idex|idex_mem_write_out                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.629      ;
; 0.479 ; id_ex:reg_idex|idex_out_reg1[6]                                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[6]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.267      ; 0.898      ;
; 0.479 ; bregmips:breg_id|regs_rtl_0_bypass[51]                                                                                 ; id_ex:reg_idex|idex_out_reg2[20]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.631      ;
; 0.480 ; bregmips:breg_id|regs_rtl_0_bypass[2]                                                                                  ; pc:pc_reg|out_pc[23]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.239      ; 0.871      ;
; 0.481 ; if_id:reg_ifid|out_pc4[26]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg27 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.584      ;
; 0.481 ; if_id:reg_ifid|out_pc4[18]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg19 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.584      ;
; 0.482 ; ex_mem:reg_exmem|exmem_reg2_out[11]                                                                                    ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11                                      ; clock        ; clock       ; 0.000        ; 0.157      ; 0.777      ;
; 0.483 ; id_ex:reg_idex|idex_out_reg2[24]                                                                                       ; ex_mem:reg_exmem|exmem_reg2_out[24]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.222      ; 0.857      ;
; 0.485 ; if_id:reg_ifid|out_pc4[27]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg28 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.588      ;
; 0.485 ; if_id:reg_ifid|out_pc4[21]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg22 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.588      ;
; 0.485 ; if_id:reg_ifid|out_pc4[19]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg20 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.588      ;
; 0.486 ; if_id:reg_ifid|out_pc4[22]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg23 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.589      ;
; 0.486 ; if_id:reg_ifid|out_pc4[8]                                                                                              ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock        ; clock       ; 0.000        ; 0.125      ; 0.749      ;
; 0.487 ; if_id:reg_ifid|out_pc4[28]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg29 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.590      ;
; 0.487 ; if_id:reg_ifid|out_pc4[23]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg24 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.590      ;
; 0.487 ; ex_mem:reg_exmem|exmem_reg2_out[9]                                                                                     ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9                                       ; clock        ; clock       ; 0.000        ; 0.157      ; 0.782      ;
; 0.488 ; ex_mem:reg_exmem|exmem_reg2_out[8]                                                                                     ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8                                       ; clock        ; clock       ; 0.000        ; 0.157      ; 0.783      ;
; 0.490 ; if_id:reg_ifid|out_pc4[29]                                                                                             ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg30 ; clock        ; clock       ; 0.000        ; -0.035     ; 0.593      ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 9.397  ; 9.397  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 8.975  ; 8.975  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 9.316  ; 9.316  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 9.397  ; 9.397  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 9.375  ; 9.375  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 8.872  ; 8.872  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 9.205  ; 9.205  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 8.850  ; 8.850  ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 8.278  ; 8.278  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 8.278  ; 8.278  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 8.274  ; 8.274  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 8.035  ; 8.035  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 8.122  ; 8.122  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 8.168  ; 8.168  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 8.010  ; 8.010  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 8.082  ; 8.082  ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 8.056  ; 8.056  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 8.023  ; 8.023  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 8.007  ; 8.007  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 8.056  ; 8.056  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 8.026  ; 8.026  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 7.907  ; 7.907  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 7.888  ; 7.888  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 7.901  ; 7.901  ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 7.942  ; 7.942  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 7.942  ; 7.942  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 7.816  ; 7.816  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 7.858  ; 7.858  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 7.854  ; 7.854  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 7.814  ; 7.814  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 7.771  ; 7.771  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 7.790  ; 7.790  ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 10.160 ; 10.160 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 9.071  ; 9.071  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 9.121  ; 9.121  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 9.154  ; 9.154  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 9.007  ; 9.007  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 9.204  ; 9.204  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 9.367  ; 9.367  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 10.160 ; 10.160 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 9.584  ; 9.584  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 9.201  ; 9.201  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 9.193  ; 9.193  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 9.584  ; 9.584  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 9.364  ; 9.364  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 8.877  ; 8.877  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 9.522  ; 9.522  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 9.250  ; 9.250  ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 10.145 ; 10.145 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 10.007 ; 10.007 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 9.809  ; 9.809  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 10.145 ; 10.145 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 9.124  ; 9.124  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 8.904  ; 8.904  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 8.940  ; 8.940  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 9.021  ; 9.021  ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 9.660  ; 9.660  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 8.895  ; 8.895  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 9.268  ; 9.268  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 8.953  ; 8.953  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 9.023  ; 9.023  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 9.227  ; 9.227  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 9.660  ; 9.660  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 9.609  ; 9.609  ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 5.640 ; 5.640 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 5.760 ; 5.760 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 6.107 ; 6.107 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 6.186 ; 6.186 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 6.170 ; 6.170 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 5.662 ; 5.662 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 5.992 ; 5.992 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 5.640 ; 5.640 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 5.548 ; 5.548 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 5.810 ; 5.810 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 5.807 ; 5.807 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 5.567 ; 5.567 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 5.654 ; 5.654 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 5.697 ; 5.697 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 5.548 ; 5.548 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 5.612 ; 5.612 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 5.407 ; 5.407 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 5.541 ; 5.541 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 5.525 ; 5.525 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 5.568 ; 5.568 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 5.547 ; 5.547 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 5.427 ; 5.427 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 5.407 ; 5.407 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 5.420 ; 5.420 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 5.247 ; 5.247 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 5.419 ; 5.419 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 5.279 ; 5.279 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 5.321 ; 5.321 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 5.318 ; 5.318 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 5.286 ; 5.286 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 5.247 ; 5.247 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 5.260 ; 5.260 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 6.004 ; 6.004 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 6.065 ; 6.065 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 6.114 ; 6.114 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 6.148 ; 6.148 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 6.004 ; 6.004 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 6.197 ; 6.197 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 6.363 ; 6.363 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 7.156 ; 7.156 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 5.819 ; 5.819 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 6.143 ; 6.143 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 6.135 ; 6.135 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 6.526 ; 6.526 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 6.304 ; 6.304 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 5.819 ; 5.819 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 6.464 ; 6.464 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 6.192 ; 6.192 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 5.723 ; 5.723 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 6.824 ; 6.824 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 6.626 ; 6.626 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 6.956 ; 6.956 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 5.942 ; 5.942 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 5.723 ; 5.723 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 5.757 ; 5.757 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 5.839 ; 5.839 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 5.295 ; 5.295 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 5.295 ; 5.295 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 5.668 ; 5.668 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 5.346 ; 5.346 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 5.423 ; 5.423 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 5.625 ; 5.625 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 6.053 ; 6.053 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 6.009 ; 6.009 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Propagation Delay                                                        ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 5.280 ; 5.280 ; 5.280 ; 5.280 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 5.624 ; 5.624 ; 5.624 ; 5.624 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 5.683 ; 5.683 ; 5.683 ; 5.683 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 5.178 ; 5.178 ; 5.178 ; 5.178 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 5.519 ; 5.519 ; 5.519 ; 5.519 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 5.160 ; 5.160 ; 5.160 ; 5.160 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 5.290 ; 5.290 ; 5.290 ; 5.290 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 5.047 ; 5.047 ; 5.047 ; 5.047 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 5.134 ; 5.134 ; 5.134 ; 5.134 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 5.177 ; 5.177 ; 5.177 ; 5.177 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 5.028 ; 5.028 ; 5.028 ; 5.028 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 5.092 ; 5.092 ; 5.092 ; 5.092 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 5.019 ; 5.019 ; 5.019 ; 5.019 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 5.003 ; 5.003 ; 5.003 ; 5.003 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 5.052 ; 5.052 ; 5.052 ; 5.052 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 4.903 ; 4.903 ; 4.903 ; 4.903 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 4.884 ; 4.884 ; 4.884 ; 4.884 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 4.897 ; 4.897 ; 4.897 ; 4.897 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 4.993 ; 4.993 ; 4.993 ; 4.993 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 4.867 ; 4.867 ; 4.867 ; 4.867 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 4.909 ; 4.909 ; 4.909 ; 4.909 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 4.905 ; 4.905 ; 4.905 ; 4.905 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 4.865 ; 4.865 ; 4.865 ; 4.865 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 4.822 ; 4.822 ; 4.822 ; 4.822 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 4.841 ; 4.841 ; 4.841 ; 4.841 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 6.331 ; 6.331 ; 6.331 ; 6.331 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 6.388 ; 6.388 ; 6.388 ; 6.388 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 6.417 ; 6.417 ; 6.417 ; 6.417 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 6.274 ; 6.274 ; 6.274 ; 6.274 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 6.471 ; 6.471 ; 6.471 ; 6.471 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 6.626 ; 6.626 ; 6.626 ; 6.626 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 7.427 ; 7.427 ; 7.427 ; 7.427 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 5.727 ; 5.727 ; 5.727 ; 5.727 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 5.714 ; 5.714 ; 5.714 ; 5.714 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 5.878 ; 5.878 ; 5.878 ; 5.878 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 6.059 ; 6.059 ; 6.059 ; 6.059 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 5.782 ; 5.782 ; 5.782 ; 5.782 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 6.404 ; 6.404 ; 6.404 ; 6.404 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 6.206 ; 6.206 ; 6.206 ; 6.206 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 5.521 ; 5.521 ; 5.521 ; 5.521 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 5.288 ; 5.288 ; 5.288 ; 5.288 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 5.336 ; 5.336 ; 5.336 ; 5.336 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 5.418 ; 5.418 ; 5.418 ; 5.418 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 5.319 ; 5.319 ; 5.319 ; 5.319 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 5.692 ; 5.692 ; 5.692 ; 5.692 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 5.377 ; 5.377 ; 5.377 ; 5.377 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 5.447 ; 5.447 ; 5.447 ; 5.447 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 5.651 ; 5.651 ; 5.651 ; 5.651 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 6.084 ; 6.084 ; 6.084 ; 6.084 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 5.105 ; 5.105 ; 5.105 ; 5.105 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 5.449 ; 5.449 ; 5.449 ; 5.449 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 5.536 ; 5.536 ; 5.536 ; 5.536 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 5.508 ; 5.508 ; 5.508 ; 5.508 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 5.003 ; 5.003 ; 5.003 ; 5.003 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 5.344 ; 5.344 ; 5.344 ; 5.344 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 4.985 ; 4.985 ; 4.985 ; 4.985 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 5.034 ; 5.034 ; 5.034 ; 5.034 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 5.030 ; 5.030 ; 5.030 ; 5.030 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 4.878 ; 4.878 ; 4.878 ; 4.878 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 4.924 ; 4.924 ; 4.924 ; 4.924 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 4.766 ; 4.766 ; 4.766 ; 4.766 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 4.838 ; 4.838 ; 4.838 ; 4.838 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 4.788 ; 4.788 ; 4.788 ; 4.788 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 4.772 ; 4.772 ; 4.772 ; 4.772 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 4.817 ; 4.817 ; 4.817 ; 4.817 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 4.671 ; 4.671 ; 4.671 ; 4.671 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 4.653 ; 4.653 ; 4.653 ; 4.653 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 4.666 ; 4.666 ; 4.666 ; 4.666 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 5.068 ; 5.068 ; 5.068 ; 5.068 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 4.942 ; 4.942 ; 4.942 ; 4.942 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 4.984 ; 4.984 ; 4.984 ; 4.984 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 4.980 ; 4.980 ; 4.980 ; 4.980 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 4.940 ; 4.940 ; 4.940 ; 4.940 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 4.897 ; 4.897 ; 4.897 ; 4.897 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 4.916 ; 4.916 ; 4.916 ; 4.916 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 5.815 ; 5.815 ; 5.815 ; 5.815 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 5.872 ; 5.872 ; 5.872 ; 5.872 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 5.901 ; 5.901 ; 5.901 ; 5.901 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 5.758 ; 5.758 ; 5.758 ; 5.758 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 5.955 ; 5.955 ; 5.955 ; 5.955 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 6.110 ; 6.110 ; 6.110 ; 6.110 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 6.911 ; 6.911 ; 6.911 ; 6.911 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 5.634 ; 5.634 ; 5.634 ; 5.634 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 5.621 ; 5.621 ; 5.621 ; 5.621 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 6.013 ; 6.013 ; 6.013 ; 6.013 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 5.785 ; 5.785 ; 5.785 ; 5.785 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 5.322 ; 5.322 ; 5.322 ; 5.322 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 5.966 ; 5.966 ; 5.966 ; 5.966 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 5.689 ; 5.689 ; 5.689 ; 5.689 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 6.022 ; 6.022 ; 6.022 ; 6.022 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 5.824 ; 5.824 ; 5.824 ; 5.824 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 6.146 ; 6.146 ; 6.146 ; 6.146 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 5.139 ; 5.139 ; 5.139 ; 5.139 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 4.906 ; 4.906 ; 4.906 ; 4.906 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 4.954 ; 4.954 ; 4.954 ; 4.954 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 5.036 ; 5.036 ; 5.036 ; 5.036 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 5.275 ; 5.275 ; 5.275 ; 5.275 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 5.648 ; 5.648 ; 5.648 ; 5.648 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 5.333 ; 5.333 ; 5.333 ; 5.333 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 5.403 ; 5.403 ; 5.403 ; 5.403 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 5.607 ; 5.607 ; 5.607 ; 5.607 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 6.040 ; 6.040 ; 6.040 ; 6.040 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 5.989 ; 5.989 ; 5.989 ; 5.989 ;
+-------------------+----------------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------+
; Minimum Propagation Delay                                                ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 4.304 ; 4.304 ; 4.304 ; 4.304 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 4.645 ; 4.645 ; 4.645 ; 4.645 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 4.726 ; 4.726 ; 4.726 ; 4.726 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 4.704 ; 4.704 ; 4.704 ; 4.704 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 4.201 ; 4.201 ; 4.201 ; 4.201 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 4.534 ; 4.534 ; 4.534 ; 4.534 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 4.179 ; 4.179 ; 4.179 ; 4.179 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 4.763 ; 4.763 ; 4.763 ; 4.763 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 4.759 ; 4.759 ; 4.759 ; 4.759 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 4.520 ; 4.520 ; 4.520 ; 4.520 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 4.607 ; 4.607 ; 4.607 ; 4.607 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 4.653 ; 4.653 ; 4.653 ; 4.653 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 4.495 ; 4.495 ; 4.495 ; 4.495 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 4.567 ; 4.567 ; 4.567 ; 4.567 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 4.514 ; 4.514 ; 4.514 ; 4.514 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 4.498 ; 4.498 ; 4.498 ; 4.498 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 4.543 ; 4.543 ; 4.543 ; 4.543 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 4.517 ; 4.517 ; 4.517 ; 4.517 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 4.397 ; 4.397 ; 4.397 ; 4.397 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 4.379 ; 4.379 ; 4.379 ; 4.379 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 4.392 ; 4.392 ; 4.392 ; 4.392 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 4.464 ; 4.464 ; 4.464 ; 4.464 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 4.336 ; 4.336 ; 4.336 ; 4.336 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 4.378 ; 4.378 ; 4.378 ; 4.378 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 4.375 ; 4.375 ; 4.375 ; 4.375 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 4.334 ; 4.334 ; 4.334 ; 4.334 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 4.290 ; 4.290 ; 4.290 ; 4.290 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 4.311 ; 4.311 ; 4.311 ; 4.311 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 4.628 ; 4.628 ; 4.628 ; 4.628 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 4.673 ; 4.673 ; 4.673 ; 4.673 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 4.715 ; 4.715 ; 4.715 ; 4.715 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 4.566 ; 4.566 ; 4.566 ; 4.566 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 4.761 ; 4.761 ; 4.761 ; 4.761 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 4.929 ; 4.929 ; 4.929 ; 4.929 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 5.718 ; 5.718 ; 5.718 ; 5.718 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 4.692 ; 4.692 ; 4.692 ; 4.692 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 4.674 ; 4.674 ; 4.674 ; 4.674 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 5.065 ; 5.065 ; 5.065 ; 5.065 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 4.843 ; 4.843 ; 4.843 ; 4.843 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 4.381 ; 4.381 ; 4.381 ; 4.381 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 4.743 ; 4.743 ; 4.743 ; 4.743 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 5.316 ; 5.316 ; 5.316 ; 5.316 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 5.118 ; 5.118 ; 5.118 ; 5.118 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 5.448 ; 5.448 ; 5.448 ; 5.448 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 4.434 ; 4.434 ; 4.434 ; 4.434 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 4.215 ; 4.215 ; 4.215 ; 4.215 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 4.249 ; 4.249 ; 4.249 ; 4.249 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 4.331 ; 4.331 ; 4.331 ; 4.331 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 3.964 ; 3.964 ; 3.964 ; 3.964 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 4.338 ; 4.338 ; 4.338 ; 4.338 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 4.011 ; 4.011 ; 4.011 ; 4.011 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 4.087 ; 4.087 ; 4.087 ; 4.087 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 4.299 ; 4.299 ; 4.299 ; 4.299 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 4.719 ; 4.719 ; 4.719 ; 4.719 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 4.670 ; 4.670 ; 4.670 ; 4.670 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 4.318 ; 4.318 ; 4.318 ; 4.318 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 4.665 ; 4.665 ; 4.665 ; 4.665 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 4.744 ; 4.744 ; 4.744 ; 4.744 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 4.728 ; 4.728 ; 4.728 ; 4.728 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 4.220 ; 4.220 ; 4.220 ; 4.220 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 4.550 ; 4.550 ; 4.550 ; 4.550 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 4.198 ; 4.198 ; 4.198 ; 4.198 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 4.509 ; 4.509 ; 4.509 ; 4.509 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 4.504 ; 4.504 ; 4.504 ; 4.504 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 4.264 ; 4.264 ; 4.264 ; 4.264 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 4.353 ; 4.353 ; 4.353 ; 4.353 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 4.408 ; 4.408 ; 4.408 ; 4.408 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 4.251 ; 4.251 ; 4.251 ; 4.251 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 4.323 ; 4.323 ; 4.323 ; 4.323 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 4.363 ; 4.363 ; 4.363 ; 4.363 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 4.347 ; 4.347 ; 4.347 ; 4.347 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 4.392 ; 4.392 ; 4.392 ; 4.392 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 4.246 ; 4.246 ; 4.246 ; 4.246 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 4.228 ; 4.228 ; 4.228 ; 4.228 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 4.241 ; 4.241 ; 4.241 ; 4.241 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 4.182 ; 4.182 ; 4.182 ; 4.182 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 4.048 ; 4.048 ; 4.048 ; 4.048 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 4.094 ; 4.094 ; 4.094 ; 4.094 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 4.088 ; 4.088 ; 4.088 ; 4.088 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 4.049 ; 4.049 ; 4.049 ; 4.049 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 4.005 ; 4.005 ; 4.005 ; 4.005 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 4.023 ; 4.023 ; 4.023 ; 4.023 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 4.517 ; 4.517 ; 4.517 ; 4.517 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 4.566 ; 4.566 ; 4.566 ; 4.566 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 4.600 ; 4.600 ; 4.600 ; 4.600 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 4.456 ; 4.456 ; 4.456 ; 4.456 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 4.649 ; 4.649 ; 4.649 ; 4.649 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 4.815 ; 4.815 ; 4.815 ; 4.815 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 5.608 ; 5.608 ; 5.608 ; 5.608 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 4.516 ; 4.516 ; 4.516 ; 4.516 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 4.508 ; 4.508 ; 4.508 ; 4.508 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 4.899 ; 4.899 ; 4.899 ; 4.899 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 4.677 ; 4.677 ; 4.677 ; 4.677 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 4.192 ; 4.192 ; 4.192 ; 4.192 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 4.837 ; 4.837 ; 4.837 ; 4.837 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 4.565 ; 4.565 ; 4.565 ; 4.565 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 5.217 ; 5.217 ; 5.217 ; 5.217 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 5.549 ; 5.549 ; 5.549 ; 5.549 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 4.532 ; 4.532 ; 4.532 ; 4.532 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 4.310 ; 4.310 ; 4.310 ; 4.310 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 4.348 ; 4.348 ; 4.348 ; 4.348 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 4.429 ; 4.429 ; 4.429 ; 4.429 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 3.746 ; 3.746 ; 3.746 ; 3.746 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 4.119 ; 4.119 ; 4.119 ; 4.119 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 3.797 ; 3.797 ; 3.797 ; 3.797 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 3.874 ; 3.874 ; 3.874 ; 3.874 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 4.076 ; 4.076 ; 4.076 ; 4.076 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 4.504 ; 4.504 ; 4.504 ; 4.504 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 4.460 ; 4.460 ; 4.460 ; 4.460 ;
+-------------------+----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.957    ; 0.077 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -7.957    ; 0.077 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -1919.638 ; 0.0   ; 0.0      ; 0.0     ; -1584.782           ;
;  clock           ; -1919.638 ; 0.000 ; N/A      ; N/A     ; -1584.782           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 19.193 ; 19.193 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 18.151 ; 18.151 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 19.077 ; 19.077 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 19.193 ; 19.193 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 19.148 ; 19.148 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 17.931 ; 17.931 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 18.696 ; 18.696 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 17.899 ; 17.899 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 16.217 ; 16.217 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 16.217 ; 16.217 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 16.208 ; 16.208 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 15.804 ; 15.804 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 16.007 ; 16.007 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 16.079 ; 16.079 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 15.746 ; 15.746 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 15.881 ; 15.881 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 16.754 ; 16.754 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 16.680 ; 16.680 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 16.706 ; 16.706 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 16.754 ; 16.754 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 16.709 ; 16.709 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 16.423 ; 16.423 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 16.417 ; 16.417 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 16.448 ; 16.448 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 16.484 ; 16.484 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 16.484 ; 16.484 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 16.183 ; 16.183 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 16.269 ; 16.269 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 16.257 ; 16.257 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 16.183 ; 16.183 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 16.132 ; 16.132 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 16.161 ; 16.161 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 20.822 ; 20.822 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 18.839 ; 18.839 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 19.000 ; 19.000 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 19.042 ; 19.042 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 18.788 ; 18.788 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 19.218 ; 19.218 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 19.675 ; 19.675 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 20.822 ; 20.822 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 19.754 ; 19.754 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 18.914 ; 18.914 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 18.914 ; 18.914 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 19.754 ; 19.754 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 19.193 ; 19.193 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 18.406 ; 18.406 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 19.545 ; 19.545 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 18.964 ; 18.964 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 20.706 ; 20.706 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 20.386 ; 20.386 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 20.048 ; 20.048 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 20.706 ; 20.706 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 18.668 ; 18.668 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 18.413 ; 18.413 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 18.270 ; 18.270 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 18.449 ; 18.449 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 20.148 ; 20.148 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 18.276 ; 18.276 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 19.203 ; 19.203 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 18.430 ; 18.430 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 18.647 ; 18.647 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 19.146 ; 19.146 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 20.148 ; 20.148 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 20.055 ; 20.055 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 5.640 ; 5.640 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 5.760 ; 5.760 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 6.107 ; 6.107 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 6.186 ; 6.186 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 6.170 ; 6.170 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 5.662 ; 5.662 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 5.992 ; 5.992 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 5.640 ; 5.640 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 5.548 ; 5.548 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 5.810 ; 5.810 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 5.807 ; 5.807 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 5.567 ; 5.567 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 5.654 ; 5.654 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 5.697 ; 5.697 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 5.548 ; 5.548 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 5.612 ; 5.612 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 5.407 ; 5.407 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 5.541 ; 5.541 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 5.525 ; 5.525 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 5.568 ; 5.568 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 5.547 ; 5.547 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 5.427 ; 5.427 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 5.407 ; 5.407 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 5.420 ; 5.420 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 5.247 ; 5.247 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 5.419 ; 5.419 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 5.279 ; 5.279 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 5.321 ; 5.321 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 5.318 ; 5.318 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 5.286 ; 5.286 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 5.247 ; 5.247 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 5.260 ; 5.260 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 6.004 ; 6.004 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 6.065 ; 6.065 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 6.114 ; 6.114 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 6.148 ; 6.148 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 6.004 ; 6.004 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 6.197 ; 6.197 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 6.363 ; 6.363 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 7.156 ; 7.156 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 5.819 ; 5.819 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 6.143 ; 6.143 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 6.135 ; 6.135 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 6.526 ; 6.526 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 6.304 ; 6.304 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 5.819 ; 5.819 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 6.464 ; 6.464 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 6.192 ; 6.192 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 5.723 ; 5.723 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 6.824 ; 6.824 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 6.626 ; 6.626 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 6.956 ; 6.956 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 5.942 ; 5.942 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 5.723 ; 5.723 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 5.757 ; 5.757 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 5.839 ; 5.839 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 5.295 ; 5.295 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 5.295 ; 5.295 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 5.668 ; 5.668 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 5.346 ; 5.346 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 5.423 ; 5.423 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 5.625 ; 5.625 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 6.053 ; 6.053 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 6.009 ; 6.009 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Progagation Delay                                                            ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 10.482 ; 10.482 ; 10.482 ; 10.482 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 11.408 ; 11.408 ; 11.408 ; 11.408 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 11.496 ; 11.496 ; 11.496 ; 11.496 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 11.477 ; 11.477 ; 11.477 ; 11.477 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 10.260 ; 10.260 ; 10.260 ; 10.260 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 11.026 ; 11.026 ; 11.026 ; 11.026 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 10.234 ; 10.234 ; 10.234 ; 10.234 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 10.720 ; 10.720 ; 10.720 ; 10.720 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 10.706 ; 10.706 ; 10.706 ; 10.706 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 10.276 ; 10.276 ; 10.276 ; 10.276 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 10.510 ; 10.510 ; 10.510 ; 10.510 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 10.574 ; 10.574 ; 10.574 ; 10.574 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 10.243 ; 10.243 ; 10.243 ; 10.243 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 10.375 ; 10.375 ; 10.375 ; 10.375 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 10.198 ; 10.198 ; 10.198 ; 10.198 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 10.224 ; 10.224 ; 10.224 ; 10.224 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 10.272 ; 10.272 ; 10.272 ; 10.272 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 10.227 ; 10.227 ; 10.227 ; 10.227 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 9.941  ; 9.941  ; 9.941  ; 9.941  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 9.935  ; 9.935  ; 9.935  ; 9.935  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 9.966  ; 9.966  ; 9.966  ; 9.966  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 10.198 ; 10.198 ; 10.198 ; 10.198 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 9.897  ; 9.897  ; 9.897  ; 9.897  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 9.983  ; 9.983  ; 9.983  ; 9.983  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 9.971  ; 9.971  ; 9.971  ; 9.971  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 9.897  ; 9.897  ; 9.897  ; 9.897  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 9.846  ; 9.846  ; 9.846  ; 9.846  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 9.875  ; 9.875  ; 9.875  ; 9.875  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 12.848 ; 12.848 ; 12.848 ; 12.848 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 13.026 ; 13.026 ; 13.026 ; 13.026 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 12.800 ; 12.800 ; 12.800 ; 12.800 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 13.237 ; 13.237 ; 13.237 ; 13.237 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 13.676 ; 13.676 ; 13.676 ; 13.676 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 14.835 ; 14.835 ; 14.835 ; 14.835 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 11.560 ; 11.560 ; 11.560 ; 11.560 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 11.559 ; 11.559 ; 11.559 ; 11.559 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 12.371 ; 12.371 ; 12.371 ; 12.371 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 11.836 ; 11.836 ; 11.836 ; 11.836 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 11.067 ; 11.067 ; 11.067 ; 11.067 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 12.203 ; 12.203 ; 12.203 ; 12.203 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 11.627 ; 11.627 ; 11.627 ; 11.627 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 12.778 ; 12.778 ; 12.778 ; 12.778 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 12.409 ; 12.409 ; 12.409 ; 12.409 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 13.061 ; 13.061 ; 13.061 ; 13.061 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 11.028 ; 11.028 ; 11.028 ; 11.028 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 10.794 ; 10.794 ; 10.794 ; 10.794 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 10.635 ; 10.635 ; 10.635 ; 10.635 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 10.809 ; 10.809 ; 10.809 ; 10.809 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 10.710 ; 10.710 ; 10.710 ; 10.710 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 11.637 ; 11.637 ; 11.637 ; 11.637 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 10.864 ; 10.864 ; 10.864 ; 10.864 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 11.081 ; 11.081 ; 11.081 ; 11.081 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 11.580 ; 11.580 ; 11.580 ; 11.580 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 12.582 ; 12.582 ; 12.582 ; 12.582 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 12.489 ; 12.489 ; 12.489 ; 12.489 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 10.107 ; 10.107 ; 10.107 ; 10.107 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 11.033 ; 11.033 ; 11.033 ; 11.033 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 11.121 ; 11.121 ; 11.121 ; 11.121 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 11.102 ; 11.102 ; 11.102 ; 11.102 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 9.885  ; 9.885  ; 9.885  ; 9.885  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 10.651 ; 10.651 ; 10.651 ; 10.651 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 9.859  ; 9.859  ; 9.859  ; 9.859  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 10.197 ; 10.197 ; 10.197 ; 10.197 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 10.188 ; 10.188 ; 10.188 ; 10.188 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 9.784  ; 9.784  ; 9.784  ; 9.784  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 9.987  ; 9.987  ; 9.987  ; 9.987  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 10.059 ; 10.059 ; 10.059 ; 10.059 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 9.726  ; 9.726  ; 9.726  ; 9.726  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 9.861  ; 9.861  ; 9.861  ; 9.861  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 9.646  ; 9.646  ; 9.646  ; 9.646  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 9.648  ; 9.648  ; 9.648  ; 9.648  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 9.695  ; 9.695  ; 9.695  ; 9.695  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 9.650  ; 9.650  ; 9.650  ; 9.650  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 9.394  ; 9.394  ; 9.394  ; 9.394  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 9.358  ; 9.358  ; 9.358  ; 9.358  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 9.384  ; 9.384  ; 9.384  ; 9.384  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 10.393 ; 10.393 ; 10.393 ; 10.393 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 10.092 ; 10.092 ; 10.092 ; 10.092 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 10.178 ; 10.178 ; 10.178 ; 10.178 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 10.166 ; 10.166 ; 10.166 ; 10.166 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 10.092 ; 10.092 ; 10.092 ; 10.092 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 10.041 ; 10.041 ; 10.041 ; 10.041 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 10.070 ; 10.070 ; 10.070 ; 10.070 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 11.744 ; 11.744 ; 11.744 ; 11.744 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 11.922 ; 11.922 ; 11.922 ; 11.922 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 11.972 ; 11.972 ; 11.972 ; 11.972 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 11.696 ; 11.696 ; 11.696 ; 11.696 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 12.133 ; 12.133 ; 12.133 ; 12.133 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 12.572 ; 12.572 ; 12.572 ; 12.572 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 13.731 ; 13.731 ; 13.731 ; 13.731 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 11.375 ; 11.375 ; 11.375 ; 11.375 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 11.374 ; 11.374 ; 11.374 ; 11.374 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 12.186 ; 12.186 ; 12.186 ; 12.186 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 11.651 ; 11.651 ; 11.651 ; 11.651 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 10.882 ; 10.882 ; 10.882 ; 10.882 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 12.018 ; 12.018 ; 12.018 ; 12.018 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 11.442 ; 11.442 ; 11.442 ; 11.442 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 11.979 ; 11.979 ; 11.979 ; 11.979 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 11.610 ; 11.610 ; 11.610 ; 11.610 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 12.262 ; 12.262 ; 12.262 ; 12.262 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 10.229 ; 10.229 ; 10.229 ; 10.229 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 9.995  ; 9.995  ; 9.995  ; 9.995  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 9.836  ; 9.836  ; 9.836  ; 9.836  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 10.010 ; 10.010 ; 10.010 ; 10.010 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 10.667 ; 10.667 ; 10.667 ; 10.667 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 11.594 ; 11.594 ; 11.594 ; 11.594 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 10.821 ; 10.821 ; 10.821 ; 10.821 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 11.038 ; 11.038 ; 11.038 ; 11.038 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 11.537 ; 11.537 ; 11.537 ; 11.537 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 12.539 ; 12.539 ; 12.539 ; 12.539 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
+-------------------+----------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Minimum Progagation Delay                                                ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 4.304 ; 4.304 ; 4.304 ; 4.304 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 4.645 ; 4.645 ; 4.645 ; 4.645 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 4.726 ; 4.726 ; 4.726 ; 4.726 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 4.704 ; 4.704 ; 4.704 ; 4.704 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 4.201 ; 4.201 ; 4.201 ; 4.201 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 4.534 ; 4.534 ; 4.534 ; 4.534 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 4.179 ; 4.179 ; 4.179 ; 4.179 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 4.763 ; 4.763 ; 4.763 ; 4.763 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 4.759 ; 4.759 ; 4.759 ; 4.759 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 4.520 ; 4.520 ; 4.520 ; 4.520 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 4.607 ; 4.607 ; 4.607 ; 4.607 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 4.653 ; 4.653 ; 4.653 ; 4.653 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 4.495 ; 4.495 ; 4.495 ; 4.495 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 4.567 ; 4.567 ; 4.567 ; 4.567 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 4.514 ; 4.514 ; 4.514 ; 4.514 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 4.498 ; 4.498 ; 4.498 ; 4.498 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 4.543 ; 4.543 ; 4.543 ; 4.543 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 4.517 ; 4.517 ; 4.517 ; 4.517 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 4.397 ; 4.397 ; 4.397 ; 4.397 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 4.379 ; 4.379 ; 4.379 ; 4.379 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 4.392 ; 4.392 ; 4.392 ; 4.392 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 4.464 ; 4.464 ; 4.464 ; 4.464 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 4.336 ; 4.336 ; 4.336 ; 4.336 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 4.378 ; 4.378 ; 4.378 ; 4.378 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 4.375 ; 4.375 ; 4.375 ; 4.375 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 4.334 ; 4.334 ; 4.334 ; 4.334 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 4.290 ; 4.290 ; 4.290 ; 4.290 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 4.311 ; 4.311 ; 4.311 ; 4.311 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 4.628 ; 4.628 ; 4.628 ; 4.628 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 4.673 ; 4.673 ; 4.673 ; 4.673 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 4.715 ; 4.715 ; 4.715 ; 4.715 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 4.566 ; 4.566 ; 4.566 ; 4.566 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 4.761 ; 4.761 ; 4.761 ; 4.761 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 4.929 ; 4.929 ; 4.929 ; 4.929 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 5.718 ; 5.718 ; 5.718 ; 5.718 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 4.692 ; 4.692 ; 4.692 ; 4.692 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 4.674 ; 4.674 ; 4.674 ; 4.674 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 5.065 ; 5.065 ; 5.065 ; 5.065 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 4.843 ; 4.843 ; 4.843 ; 4.843 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 4.381 ; 4.381 ; 4.381 ; 4.381 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 4.743 ; 4.743 ; 4.743 ; 4.743 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 5.316 ; 5.316 ; 5.316 ; 5.316 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 5.118 ; 5.118 ; 5.118 ; 5.118 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 5.448 ; 5.448 ; 5.448 ; 5.448 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 4.434 ; 4.434 ; 4.434 ; 4.434 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 4.215 ; 4.215 ; 4.215 ; 4.215 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 4.249 ; 4.249 ; 4.249 ; 4.249 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 4.331 ; 4.331 ; 4.331 ; 4.331 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 3.964 ; 3.964 ; 3.964 ; 3.964 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 4.338 ; 4.338 ; 4.338 ; 4.338 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 4.011 ; 4.011 ; 4.011 ; 4.011 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 4.087 ; 4.087 ; 4.087 ; 4.087 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 4.299 ; 4.299 ; 4.299 ; 4.299 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 4.719 ; 4.719 ; 4.719 ; 4.719 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 4.670 ; 4.670 ; 4.670 ; 4.670 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 4.318 ; 4.318 ; 4.318 ; 4.318 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 4.665 ; 4.665 ; 4.665 ; 4.665 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 4.744 ; 4.744 ; 4.744 ; 4.744 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 4.728 ; 4.728 ; 4.728 ; 4.728 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 4.220 ; 4.220 ; 4.220 ; 4.220 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 4.550 ; 4.550 ; 4.550 ; 4.550 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 4.198 ; 4.198 ; 4.198 ; 4.198 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 4.509 ; 4.509 ; 4.509 ; 4.509 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 4.504 ; 4.504 ; 4.504 ; 4.504 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 4.264 ; 4.264 ; 4.264 ; 4.264 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 4.353 ; 4.353 ; 4.353 ; 4.353 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 4.408 ; 4.408 ; 4.408 ; 4.408 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 4.251 ; 4.251 ; 4.251 ; 4.251 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 4.323 ; 4.323 ; 4.323 ; 4.323 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 4.363 ; 4.363 ; 4.363 ; 4.363 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 4.347 ; 4.347 ; 4.347 ; 4.347 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 4.392 ; 4.392 ; 4.392 ; 4.392 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 4.246 ; 4.246 ; 4.246 ; 4.246 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 4.228 ; 4.228 ; 4.228 ; 4.228 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 4.241 ; 4.241 ; 4.241 ; 4.241 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 4.182 ; 4.182 ; 4.182 ; 4.182 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 4.048 ; 4.048 ; 4.048 ; 4.048 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 4.094 ; 4.094 ; 4.094 ; 4.094 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 4.088 ; 4.088 ; 4.088 ; 4.088 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 4.049 ; 4.049 ; 4.049 ; 4.049 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 4.005 ; 4.005 ; 4.005 ; 4.005 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 4.023 ; 4.023 ; 4.023 ; 4.023 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 4.517 ; 4.517 ; 4.517 ; 4.517 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 4.566 ; 4.566 ; 4.566 ; 4.566 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 4.600 ; 4.600 ; 4.600 ; 4.600 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 4.456 ; 4.456 ; 4.456 ; 4.456 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 4.649 ; 4.649 ; 4.649 ; 4.649 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 4.815 ; 4.815 ; 4.815 ; 4.815 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 5.608 ; 5.608 ; 5.608 ; 5.608 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 4.516 ; 4.516 ; 4.516 ; 4.516 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 4.508 ; 4.508 ; 4.508 ; 4.508 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 4.899 ; 4.899 ; 4.899 ; 4.899 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 4.677 ; 4.677 ; 4.677 ; 4.677 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 4.192 ; 4.192 ; 4.192 ; 4.192 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 4.837 ; 4.837 ; 4.837 ; 4.837 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 4.565 ; 4.565 ; 4.565 ; 4.565 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 5.217 ; 5.217 ; 5.217 ; 5.217 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 5.549 ; 5.549 ; 5.549 ; 5.549 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 4.532 ; 4.532 ; 4.532 ; 4.532 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 4.310 ; 4.310 ; 4.310 ; 4.310 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 4.348 ; 4.348 ; 4.348 ; 4.348 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 4.429 ; 4.429 ; 4.429 ; 4.429 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 3.746 ; 3.746 ; 3.746 ; 3.746 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 4.119 ; 4.119 ; 4.119 ; 4.119 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 3.797 ; 3.797 ; 3.797 ; 3.797 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 3.874 ; 3.874 ; 3.874 ; 3.874 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 4.076 ; 4.076 ; 4.076 ; 4.076 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 4.504 ; 4.504 ; 4.504 ; 4.504 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 4.460 ; 4.460 ; 4.460 ; 4.460 ;
+-------------------+----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 89539    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 89539    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 112   ; 112  ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 4851  ; 4851 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Dec 11 20:45:46 2017
Info: Command: quartus_sta pipeline -c Pipeline
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.957
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.957     -1919.638 clock 
Info (332146): Worst-case hold slack is 0.120
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.120         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1584.782 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.674
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.674      -799.303 clock 
Info (332146): Worst-case hold slack is 0.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.077         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1584.782 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 441 megabytes
    Info: Processing ended: Mon Dec 11 20:45:48 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


