// Seed: 173235005
module module_0 (
    output wor id_0
);
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input logic id_0,
    input tri1 id_1,
    input wire id_2,
    output wire id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    output tri id_10,
    output wand id_11,
    output supply0 id_12,
    inout wand id_13,
    input wor id_14,
    output wire id_15,
    input wire id_16,
    output logic id_17,
    input uwire id_18
);
  final id_17 <= id_0;
  wire id_20, id_21;
  module_0 modCall_1 (id_3);
  assign modCall_1.type_4 = 0;
endmodule
