
*** Running vivado
    with args -log nexys4.vds -m64 -mode batch -messageDb vivado.pb -notrace -source nexys4.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source nexys4.tcl -notrace
Command: synth_design -top nexys4 -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 939.691 ; gain = 140.520 ; free physical = 28360 ; free virtual = 29342
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nexys4' [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/nexys4.v:23]
INFO: [Synth 8-638] synthesizing module 'clockmaker' [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/clockmaker.v:27]
INFO: [Synth 8-638] synthesizing module 'clkgen0' [/home/yanni/DSPDude/demos/tone_generator/tone_generator.runs/synth_1/.Xil/Vivado-22740-asbestos/realtime/clkgen0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clkgen0' (1#1) [/home/yanni/DSPDude/demos/tone_generator/tone_generator.runs/synth_1/.Xil/Vivado-22740-asbestos/realtime/clkgen0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'slowdivider' [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/slowdivider.v:23]
	Parameter LOGLENGTH bound to: 7 - type: integer 
	Parameter COUNTVAL bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slowdivider' (2#1) [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/slowdivider.v:23]
INFO: [Synth 8-638] synthesizing module 'slowdivider__parameterized0' [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/slowdivider.v:23]
	Parameter LOGLENGTH bound to: 11 - type: integer 
	Parameter COUNTVAL bound to: 1280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slowdivider__parameterized0' (2#1) [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/slowdivider.v:23]
INFO: [Synth 8-256] done synthesizing module 'clockmaker' (3#1) [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/clockmaker.v:27]
INFO: [Synth 8-638] synthesizing module 'tonegen' [/home/yanni/DSPDude/modules/tonegen/tonegen.srcs/sources_1/new/tonegen.v:27]
INFO: [Synth 8-256] done synthesizing module 'tonegen' (4#1) [/home/yanni/DSPDude/modules/tonegen/tonegen.srcs/sources_1/new/tonegen.v:27]
INFO: [Synth 8-638] synthesizing module 'serialcontroller' [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/serialcontroller.v:23]
	Parameter DATACOUNT bound to: 16 - type: integer 
	Parameter RESET_STATE bound to: 3'b000 
	Parameter WAITFOR_START_STATE bound to: 3'b001 
	Parameter OUTPUT_STATE bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/serialcontroller.v:40]
INFO: [Synth 8-256] done synthesizing module 'serialcontroller' (5#1) [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/serialcontroller.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'data' does not match port width (16) of module 'serialcontroller' [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/nexys4.v:41]
INFO: [Synth 8-638] synthesizing module 'akm4396settingscontroller' [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/akm4396.v:23]
	Parameter CONTROL2_DEFAULT_QUADSPEED bound to: 16'b0010000100011010 
	Parameter CONTROL1_MODE3_RSTN_AUTO_SETTING bound to: 16'b0010000010000110 
	Parameter CONTROL1_MODE3_AUTO_SETTING bound to: 16'b0010000010000111 
	Parameter CONTROL3_DEFAULT bound to: 16'b0010001000000000 
	Parameter LCH_FULL_VOLUME bound to: 16'b0010001111111111 
	Parameter RCH_FULL_VOLUME bound to: 16'b0010010011111111 
	Parameter PDNCOUNT bound to: 301 - type: integer 
	Parameter SERIALCOUNT bound to: 10 - type: integer 
	Parameter RESET_STATE bound to: 21'b000000000000000000001 
	Parameter RESET_BRINGUP_STATE bound to: 21'b000000000000000000010 
	Parameter CONFIG_REG2_STATE bound to: 21'b000000000000000000100 
	Parameter CONFIG_REG2_STATE_WAITFOR_DONE_LOW bound to: 21'b000000000000000001000 
	Parameter CONFIG_REG2_STATE_WAITFOR_DONE_HIGH bound to: 21'b000000000000000010000 
	Parameter CONFIG_REG1_TIMING_RESET_STATE bound to: 21'b000000000000000100000 
	Parameter CONFIG_REG1_TIMING_RESET_STATE_WAITFOR_DONE_LOW bound to: 21'b000000000000001000000 
	Parameter CONFIG_REG1_TIMING_RESET_STATE_WAITFOR_DONE_HIGH bound to: 21'b000000000000010000000 
	Parameter CONFIG_REG1_STATE bound to: 21'b000000000000100000000 
	Parameter CONFIG_REG1_STATE_WAITFOR_DONE_LOW bound to: 21'b000000000001000000000 
	Parameter CONFIG_REG1_STATE_WAITFOR_DONE_HIGH bound to: 21'b000000000010000000000 
	Parameter CONFIG_REG3_STATE bound to: 21'b000000000100000000000 
	Parameter CONFIG_REG3_STATE_WAITFOR_DONE_LOW bound to: 21'b000000001000000000000 
	Parameter CONFIG_REG3_STATE_WAITFOR_DONE_HIGH bound to: 21'b000000010000000000000 
	Parameter CONFIG_LCH_STATE bound to: 21'b000000100000000000000 
	Parameter CONFIG_LCH_STATE_WAITFOR_DONE_LOW bound to: 21'b000001000000000000000 
	Parameter CONFIG_LCH_STATE_WAITFOR_DONE_HIGH bound to: 21'b000010000000000000000 
	Parameter CONFIG_RCH_STATE bound to: 21'b000100000000000000000 
	Parameter CONFIG_RCH_STATE_WAITFOR_DONE_LOW bound to: 21'b001000000000000000000 
	Parameter CONFIG_RCH_STATE_WAITFOR_DONE_HIGH bound to: 21'b010000000000000000000 
	Parameter RUNNING_STATE bound to: 21'b100000000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/akm4396.v:78]
INFO: [Synth 8-256] done synthesizing module 'akm4396settingscontroller' (6#1) [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/akm4396.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'data' does not match port width (16) of module 'akm4396settingscontroller' [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/nexys4.v:42]
INFO: [Synth 8-638] synthesizing module 'i2s_output' [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/Codec/i2s_output.v:22]
	Parameter START bound to: 2'b00 
	Parameter LCH_DATA bound to: 2'b01 
	Parameter RCH_DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
	Parameter DATA_COUNT bound to: 23 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/Codec/i2s_output.v:46]
INFO: [Synth 8-256] done synthesizing module 'i2s_output' (7#1) [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/Codec/i2s_output.v:22]
WARNING: [Synth 8-3848] Net reset in module/entity nexys4 does not have driver. [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/nexys4.v:42]
INFO: [Synth 8-256] done synthesizing module 'nexys4' (8#1) [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/nexys4.v:23]
WARNING: [Synth 8-3331] design nexys4 has unconnected port JA[6]
WARNING: [Synth 8-3331] design nexys4 has unconnected port JA[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 974.980 ; gain = 175.809 ; free physical = 28322 ; free virtual = 29305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin codecfsm:reset to constant 0 [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/nexys4.v:42]
WARNING: [Synth 8-3295] tying undriven pin noisemaker:reset to constant 0 [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/nexys4.v:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 974.980 ; gain = 175.809 ; free physical = 28322 ; free virtual = 29305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yanni/DSPDude/demos/tone_generator/tone_generator.runs/synth_1/.Xil/Vivado-22740-asbestos/dcp/clkgen0_in_context.xdc] for cell 'clocks/someclocks'
Finished Parsing XDC File [/home/yanni/DSPDude/demos/tone_generator/tone_generator.runs/synth_1/.Xil/Vivado-22740-asbestos/dcp/clkgen0_in_context.xdc] for cell 'clocks/someclocks'
Parsing XDC File [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1302.426 ; gain = 0.000 ; free physical = 28045 ; free virtual = 29027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28438 ; free virtual = 29389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28438 ; free virtual = 29389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/yanni/DSPDude/demos/tone_generator/tone_generator.runs/synth_1/.Xil/Vivado-22740-asbestos/dcp/clkgen0_in_context.xdc, line 4).
incorrect argument "-dict" for "set_property" at line 7 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 7 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 13 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 13 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 96 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 96 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 97 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 97 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 98 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 98 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 99 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 99 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 100 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 100 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 101 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 101 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 102 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 102 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 103 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 103 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28438 ; free virtual = 29389
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curstate_reg' in module 'akm4396settingscontroller'
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "idle" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "data" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "start" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28417 ; free virtual = 29371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	  22 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 2     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module slowdivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module slowdivider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tonegen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module serialcontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module akm4396settingscontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  22 Input     21 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
Module i2s_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28413 ; free virtual = 29371
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lrclkgen/output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "serialclkgen/output_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'codecfsm/data_reg' and it is trimmed from '16' to '1' bits. [/home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/sources_1/imports/new/akm4396.v:103]
INFO: [Synth 8-5546] ROM "clocks/lrclkgen/output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clocks/serialclkgen/output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "codecfsm/count" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "codecfsm/data" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "codecfsm/start" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
WARNING: [Synth 8-3331] design nexys4 has unconnected port JA[6]
WARNING: [Synth 8-3331] design nexys4 has unconnected port JA[5]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28401 ; free virtual = 29367
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28401 ; free virtual = 29367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|tonegen     | rom        | 64x24         | LUT            | 
|nexys4      | rom        | 64x24         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\noisemaker/shiftreg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\codecbus/curstate_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\noisemaker/shiftreg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\noisemaker/shiftreg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\noisemaker/shiftreg_reg[3] )
WARNING: [Synth 8-3332] Sequential element (\codecbus/curstate_reg[3] ) is unused and will be removed from module nexys4.
WARNING: [Synth 8-3332] Sequential element (\codecbus/curstate_reg[2] ) is unused and will be removed from module nexys4.
WARNING: [Synth 8-3332] Sequential element (\noisemaker/shiftreg_reg[3] ) is unused and will be removed from module nexys4.
WARNING: [Synth 8-3332] Sequential element (\noisemaker/shiftreg_reg[2] ) is unused and will be removed from module nexys4.
WARNING: [Synth 8-3332] Sequential element (\noisemaker/shiftreg_reg[1] ) is unused and will be removed from module nexys4.
WARNING: [Synth 8-3332] Sequential element (\noisemaker/shiftreg_reg[0] ) is unused and will be removed from module nexys4.
WARNING: [Synth 8-3332] Sequential element (\tone/index_reg[8] ) is unused and will be removed from module nexys4.
WARNING: [Synth 8-3332] Sequential element (\tone/index_reg[7] ) is unused and will be removed from module nexys4.
WARNING: [Synth 8-3332] Sequential element (\tone/index_reg[6] ) is unused and will be removed from module nexys4.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28397 ; free virtual = 29365
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28397 ; free virtual = 29365

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28397 ; free virtual = 29365
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 7 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 7 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 13 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 13 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 96 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 96 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 97 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 97 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 98 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 98 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 99 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 99 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 100 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 100 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 101 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 101 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 102 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 102 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 103 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 103 of file /home/yanni/DSPDude/demos/tone_generator/tone_generator.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28287 ; free virtual = 29266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28287 ; free virtual = 29266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28287 ; free virtual = 29266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28287 ; free virtual = 29266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28287 ; free virtual = 29266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28287 ; free virtual = 29266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28287 ; free virtual = 29266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28287 ; free virtual = 29266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clkgen0       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clkgen0 |     1|
|2     |CARRY4  |     3|
|3     |LUT1    |    16|
|4     |LUT2    |    21|
|5     |LUT3    |    14|
|6     |LUT4    |    38|
|7     |LUT5    |    18|
|8     |LUT6    |    51|
|9     |FDRE    |   115|
|10    |IBUF    |     1|
|11    |OBUF    |     8|
|12    |OBUFT   |     2|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+----------------------------+------+
|      |Instance         |Module                      |Cells |
+------+-----------------+----------------------------+------+
|1     |top              |                            |   289|
|2     |  clocks         |clockmaker                  |    67|
|3     |    lrclkgen     |slowdivider                 |    21|
|4     |    serialclkgen |slowdivider__parameterized0 |    44|
|5     |  codecbus       |serialcontroller            |    39|
|6     |  codecfsm       |akm4396settingscontroller   |    76|
|7     |  noisemaker     |i2s_output                  |    64|
|8     |  tone           |tonegen                     |    32|
+------+-----------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28287 ; free virtual = 29266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1302.426 ; gain = 59.285 ; free physical = 28287 ; free virtual = 29266
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.426 ; gain = 503.254 ; free physical = 28287 ; free virtual = 29266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 53 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.426 ; gain = 394.734 ; free physical = 28287 ; free virtual = 29266
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1334.445 ; gain = 0.000 ; free physical = 28285 ; free virtual = 29264
INFO: [Common 17-206] Exiting Vivado at Wed Nov  4 00:06:38 2015...
