
---------- Begin Simulation Statistics ----------
final_tick                               214404363500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39162                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689064                       # Number of bytes of host memory used
host_op_rate                                    88812                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                               38186164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10011                       # Number of instructions simulated
sim_ops                                         22715                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000010                       # Number of seconds simulated
sim_ticks                                     9767500                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     17                       # Number of float alu accesses
system.cpu.num_fp_insts                            17                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  15                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     11.76%     11.76% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     11.76% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     11.76% # Class of executed instruction
system.cpu.op_class::FloatAdd                       4     23.53%     35.29% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     35.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     11.76%     47.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     47.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     47.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   1      5.88%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      5.88%     58.82% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.82% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      5.88%     64.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     64.71% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   4     23.53%     88.24% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     11.76%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            17                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         2477                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          388                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         2665                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         1816                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         2477                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          661                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            3698                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             656                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              8197                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             4097                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          388                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               1767                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          1003                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        21384                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        10001                       # Number of instructions committed
system.switch_cpus.commit.committedOps          22698                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        15680                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.447577                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.227236                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         7982     50.91%     50.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         3310     21.11%     72.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          912      5.82%     77.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         1155      7.37%     85.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          839      5.35%     90.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          218      1.39%     91.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          198      1.26%     93.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           63      0.40%     93.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         1003      6.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        15680                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              11593                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          208                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             14778                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  4376                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         9867     43.47%     43.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     43.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     43.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         3066     13.51%     56.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     56.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     56.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     56.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     56.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     56.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     56.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     56.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     56.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     56.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu          746      3.29%     60.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd          791      3.48%     63.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         1566      6.90%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv          207      0.91%     71.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult          376      1.66%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         1552      6.84%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          854      3.76%     83.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         2824     12.44%     96.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          849      3.74%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        22698                       # Class of committed instruction
system.switch_cpus.commit.refs                   6079                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               10001                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 22698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.951305                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.951305                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          7947                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          49853                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             3641                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              5566                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            437                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          1461                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               10642                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    37                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2059                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                3698                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              4308                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 13834                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  23394                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             874                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.189495                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         4784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         2472                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.198770                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        19055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.903018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.504954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            10099     53.00%     53.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              253      1.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1219      6.40%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              501      2.63%     63.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              555      2.91%     66.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              137      0.72%     66.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              871      4.57%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              368      1.93%     73.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             5052     26.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        19055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             13938                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            15305                       # number of floating regfile writes
system.switch_cpus.idleCycles                     460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          461                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             2375                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.906790                       # Inst execution rate
system.switch_cpus.iew.exec_refs                11271                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2059                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            3193                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          9202                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         3576                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        44207                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          9212                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          768                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         37211                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             31                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            437                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            31                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1945                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2676                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         4800                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1864                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          311                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          150                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             31056                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 34125                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.712616                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             22131                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.748655                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  34328                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            35553                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           14165                       # number of integer regfile writes
system.switch_cpus.ipc                       0.512478                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.512478                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         16076     42.33%     42.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     42.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     42.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         6273     16.52%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          918      2.42%     61.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.01%     61.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     61.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd          869      2.29%     63.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         1668      4.39%     67.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv          209      0.55%     68.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          423      1.11%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         2707      7.13%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         1232      3.24%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         6698     17.64%     97.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          903      2.38%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          37979                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           19934                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        39630                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        16468                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        31734                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 324                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008531                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               3      0.93%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             42     12.96%     13.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            18      5.56%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          261     80.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          18369                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        55738                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        17657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        33908                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              44207                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             37979                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        21384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           31                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        31289                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        19055                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.993125                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.107284                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         6665     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         3328     17.47%     52.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         2490     13.07%     65.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         1877      9.85%     75.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         1948     10.22%     85.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1256      6.59%     92.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          768      4.03%     96.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          424      2.23%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          299      1.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        19055                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.946144                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                4308                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         4547                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          970                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         9202                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         3576                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           16689                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                    19515                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            4526                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         21931                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           3087                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             4371                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            205                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            74                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        105685                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          47528                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        47792                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              6142                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            437                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles          3576                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            25740                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        21866                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        50835                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              7720                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                58759                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               91701                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests           17                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 15                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 2                       # Transaction distribution
system.membus.trans_dist::ReadExResp                2                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                17                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      17    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  17                       # Request fanout histogram
system.membus.reqLayer2.occupancy               16500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy              73500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF      9767500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            11                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                    34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               17                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     17    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 17                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               7000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             13500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::total                     17                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data            5                       # number of overall misses
system.l2.overall_misses::total                    17                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       657000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data       361500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          1018500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       657000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data       361500                       # number of overall miss cycles
system.l2.overall_miss_latency::total         1018500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   17                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  17                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        73000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data        72300                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59911.764706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        73000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data        72300                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59911.764706                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                14                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               14                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       567000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data       311500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       878500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       567000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data       311500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       878500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.823529                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.823529                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        63000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data        62300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        62750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        63000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data        62300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        62750                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data        83500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         83500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        83500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        41750                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data        73500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        73500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        73500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        73500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       657000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       657000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             11                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        73000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 59727.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       567000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       567000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        63000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        63000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       278000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       278000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        69500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        69500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       238000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       238000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        59500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        59500                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    16.140364                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              214394596500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.999539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.999693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.578193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     4.562938                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.000519                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       153                       # Number of tag accesses
system.l2.tags.data_accesses                      153                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           704                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  17                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13104684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6552342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     58971078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     32761710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             111389813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13104684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     58971078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         72075761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13104684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6552342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     58971078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     32761710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            111389813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000033500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  30                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          14                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        14                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        42250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      70000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  304750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      3017.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                21767.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       12                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    14                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   367.652009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.038672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            1     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            1     50.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        91.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       2509000                       # Total gap between requests
system.mem_ctrls.avgGap                     179214.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 58971077.553109809756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 32761709.751727670431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       197250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data       107500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     21916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     21500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           112290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           662400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            1389330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        142.240082                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      9497500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               99960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          3635460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           662400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            5034330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.416432                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1757500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      7740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 214394596000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF        9757500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst         4292                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst         4292                       # number of overall hits
system.cpu.icache.overall_hits::total            4303                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             18                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            18                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       972500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       972500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       972500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       972500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst         4308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4321                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst         4308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4321                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.003714                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004166                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.003714                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004166                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60781.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54027.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60781.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54027.777778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       670500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       670500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        74500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        74500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        74500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        74500                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst         4292                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4303                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            18                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       972500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       972500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst         4308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.003714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004166                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60781.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54027.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       670500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       670500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        74500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        74500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000481                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      214394596500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000091                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000390                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.021484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8653                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8653                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data         6433                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6438                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data         6433                       # number of overall hits
system.cpu.dcache.overall_hits::total            6438                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data           15                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data           15                       # number of overall misses
system.cpu.dcache.overall_misses::total            16                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data       777500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       777500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data       777500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       777500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data         6448                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         6454                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data         6448                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         6454                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.166667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.002326                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002479                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.166667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.002326                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002479                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51833.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48593.750000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51833.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48593.750000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           10                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data            5                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data            5                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data       369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data       369000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       369000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000775                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000775                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000775                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000775                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data        73800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        73800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data        73800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        73800                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data         4731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data       691500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       691500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data         4745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49392.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49392.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data            4                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data       284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data        71000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        71000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data         1702                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data        86000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        86000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         1703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        86000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        43000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data        85000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        85000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000587                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        85000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        85000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 214404363500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.000253                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      214394599000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.000208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.005859                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             12914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            12914                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               221636341000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112927                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689064                       # Number of bytes of host memory used
host_op_rate                                   252398                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    88.64                       # Real time elapsed on the host
host_tick_rate                               81586517                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10010010                       # Number of instructions simulated
sim_ops                                      22372997                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007232                       # Number of seconds simulated
sim_ticks                                  7231977500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             1                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1449805                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        53344                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1619391                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1403243                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1449805                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        46562                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2157029                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          271399                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3562                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6946438                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3188978                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        53344                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1685738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1205834                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4689373                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      9999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22350282                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13831124                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.615941                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.382931                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      6512359     47.08%     47.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3183238     23.02%     70.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       769332      5.56%     75.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1113886      8.05%     83.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       744778      5.38%     89.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       179267      1.30%     90.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        92407      0.67%     91.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        30023      0.22%     91.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1205834      8.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13831124                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           11984888                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       214923                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14159689                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4328701                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9370501     41.93%     41.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      3147675     14.08%     56.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     56.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     56.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     56.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     56.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     56.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     56.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     56.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     56.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     56.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       753994      3.37%     59.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          168      0.00%     59.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       824799      3.69%     63.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1633155      7.31%     70.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       214588      0.96%     71.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       395792      1.77%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1410204      6.31%     79.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       805111      3.60%     83.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2918497     13.06%     96.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       875798      3.92%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22350282                       # Class of committed instruction
system.switch_cpus.commit.refs                6009610                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             9999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22350282                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.446396                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.446396                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9004635                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       27457144                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1635279                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1774714                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          53917                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1995410                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9766345                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     2                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1790591                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2157029                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2438197                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11943113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          5266                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12768663                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          107834                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.149131                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2466925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1674642                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.882792                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14463955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.980107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.078422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9350902     64.65%     64.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           226437      1.57%     66.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           857148      5.93%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           394752      2.73%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           443543      3.07%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           155044      1.07%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           568283      3.93%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           186668      1.29%     84.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2281178     15.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14463955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          12873966                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         11695009                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts        68841                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1896986                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.969868                       # Inst execution rate
system.switch_cpus.iew.exec_refs              9790388                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1790591                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1171606                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5266216                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5337                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1988092                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     27039665                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7999797                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        70534                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      28492085                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          69157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          53917                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         70839                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1709915                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1566                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          601                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3244454                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       937517                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       307181                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          601                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        21680                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          22867767                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              25238350                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.699808                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          16003056                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.744913                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               25244894                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28844545                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9399025                       # number of integer regfile writes
system.switch_cpus.ipc                       0.691374                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.691374                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      11022786     38.59%     38.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     38.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     38.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      3789788     13.27%     51.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       826349      2.89%     54.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     54.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     54.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          174      0.00%     54.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     54.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     54.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     54.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     54.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     54.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       825129      2.89%     57.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1667131      5.84%     63.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       214767      0.75%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       395841      1.39%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1675032      5.86%     71.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       917649      3.21%     74.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6351564     22.24%     96.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       876410      3.07%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       28562620                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        16648820                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     32955244                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     13031501                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     16785793                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              406801                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014242                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1560      0.38%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          46369     11.40%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          8857      2.18%     13.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       350015     86.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       12320601                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     39051839                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     12206849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     14943835                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           27039665                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          28562620                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4689372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        11088                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      5658397                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14463955                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.974745                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.744200                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3360901     23.24%     23.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3688026     25.50%     48.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2590037     17.91%     66.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1779786     12.30%     78.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1580917     10.93%     89.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       988945      6.84%     96.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       319878      2.21%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        76219      0.53%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        79246      0.55%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14463955                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.974745                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2438197                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      3478374                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1162323                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5266216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1988092                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13710101                       # number of misc regfile reads
system.switch_cpus.numCycles                 14463955                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3479212                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21390637                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5042717                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2338846                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         301033                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         33892                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58718237                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       27224378                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     26210858                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2949599                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles          53917                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5642381                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4820198                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     14973441                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     24545237                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11022939                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             39664945                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            54713088                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            1                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7231977500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                      64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 1                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       1    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   1                       # Request fanout histogram
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy               5500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7231977500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7231977500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7231977500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7231977500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 1                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                     64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                1                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      1    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  1                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy                500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7231977500                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      1                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::total                     1                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        84000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total            84000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        84000                       # number of overall miss cycles
system.l2.overall_miss_latency::total           84000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        84000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 1                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                1                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        74000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total        74000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        74000                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        84000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        84000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        84000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        84000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        74000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        74000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        74000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        74000                       # average ReadCleanReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7231977500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    17.999741                       # Cycle average of tags in use
system.l2.tags.total_refs                          18                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        18                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.999741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data            5                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000549                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.000549                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                         9                       # Number of tag accesses
system.l2.tags.data_accesses                        9                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7231977500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         8850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                  8850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         8850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         8850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                 8850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000032500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000032500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1860                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        13750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   32500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     1                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       8998500                       # Total gap between requests
system.mem_ctrls.avgGap                    8998500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 8849.585054710140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     571000560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        104317410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2689233120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3364551090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.232516                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6990437500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    241540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                 7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                7140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     571000560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        106143690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2687695200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3364857525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.274889                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6986418750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    241540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      4018750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 214394596000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7241735000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 221636341000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2442487                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2442498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2442487                       # number of overall hits
system.cpu.icache.overall_hits::total         2442498                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           18                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             20                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           18                       # number of overall misses
system.cpu.icache.overall_misses::total            20                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1137000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1137000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1137000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1137000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2442505                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2442518                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2442505                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2442518                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 63166.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        56850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 63166.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        56850                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           10                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           10                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       756000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       756000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       756000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       756000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        75600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        75600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        75600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        75600                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2442487                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2442498                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           18                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2442505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2442518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 63166.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        56850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           10                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       756000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       756000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        75600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        75600                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 221636341000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.392016                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2442510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                12                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          203542.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      214394596500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.065348                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.326668                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000128                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000766                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4885048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4885048                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 221636341000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 221636341000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 221636341000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 221636341000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 221636341000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 221636341000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 221636341000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4930579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4930584                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4930579                       # number of overall hits
system.cpu.dcache.overall_hits::total         4930584                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data           15                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data           15                       # number of overall misses
system.cpu.dcache.overall_misses::total            16                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data       777500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       777500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data       777500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       777500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4930594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4930600                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4930594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4930600                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.166667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.166667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51833.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48593.750000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51833.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48593.750000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           10                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data            5                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data            5                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data       369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data       369000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       369000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data        73800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        73800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data        73800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        73800                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3247968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3247972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data       691500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       691500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3247982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3247986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49392.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49392.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data            4                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data       284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data        71000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        71000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1682611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1682612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data        86000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        86000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1682612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1682614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        86000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        43000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data        85000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        85000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        85000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        85000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 221636341000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.196024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4930590                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 6                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                821765                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      214394599000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.032674                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.163350                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000191                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.005859                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9861206                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9861206                       # Number of data accesses

---------- End Simulation Statistics   ----------
