0.7
2020.2
Nov  8 2024
22:36:57
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sim_1/imports/single_cycle/signal_cycle_verification.sv,1753938447,systemVerilog,,,,testbench,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/adder.sv,1751412483,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/alu.sv,,adder,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/alu.sv,1751415002,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/alu_decoder.sv,,ALU,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/alu_decoder.sv,1751478826,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/control_unit_single_cyc.sv,,alu_decoder,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/control_unit_single_cyc.sv,1751480014,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/data_mem.sv,,control_unit,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/data_mem.sv,1751480542,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/imm_extend.sv,,data_mem,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/imm_extend.sv,1753936970,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/instr_mem.sv,,imm_extend,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/instr_mem.sv,1753936014,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/main_decoder.sv,,instruction_mem,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/main_decoder.sv,1751479982,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/pc_ff.sv,,main_decoder,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/pc_ff.sv,1751410635,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/reg_file.sv,,PC_ff,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/hardware_module/reg_file.sv,1753937780,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/single_cycle.sv,,register_file,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sources_1/imports/single_cycle/single_cycle.sv,1753931822,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_verif/single_cycle_verif.srcs/sim_1/imports/single_cycle/signal_cycle_verification.sv,,single_cycle_riscv,,uvm,,,,,,
