	component SoC is
		port (
			anemometer_data_anemometre_new_signal    : out std_logic_vector(7 downto 0);                    -- new_signal
			anemometer_data_valid_new_signal         : out std_logic;                                       -- new_signal
			anemometer_in_freq_anemometre_new_signal : in  std_logic                    := 'X';             -- new_signal
			clk_clk                                  : in  std_logic                    := 'X';             -- clk
			keys_in_export                           : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			leds_out_export                          : out std_logic_vector(7 downto 0);                    -- export
			nmea_rx_new_signal                       : in  std_logic                    := 'X';             -- new_signal
			nmea_tx_new_signal                       : out std_logic;                                       -- new_signal
			pwm_out_new_signal                       : out std_logic;                                       -- new_signal
			reset_reset_n                            : in  std_logic                    := 'X'              -- reset_n
		);
	end component SoC;

