<!doctype html>
<html>
<head>
<title>GDBGFIFOSPACE (USB3_XHCI) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___usb3_xhci.html")>USB3_XHCI Module</a> &gt; GDBGFIFOSPACE (USB3_XHCI) Register</p><h1>GDBGFIFOSPACE (USB3_XHCI) Register</h1>
<h2>GDBGFIFOSPACE (USB3_XHCI) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>GDBGFIFOSPACE</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000C160</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FE20C160 (USB3_0_XHCI)<br/>0x00FE30C160 (USB3_1_XHCI)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00420000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Global Debug Queue/FIFO Space Available Register<br/>Bit Bash test should not be done on this debug register.</td></tr>
</table>
<p></p>
<h2>GDBGFIFOSPACE (USB3_XHCI) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>SPACE_AVAILABLE</td><td class="center">31:16</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x42</td><td>SPACE_AVAILABLE</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:9</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>FIFO_QUEUE_SELECT</td><td class="center"> 8:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>FIFO/Queue Select (or) Port-Select<br/>- FIFO/Queue Select[8:5] indicates the FIFO/Queue Type<br/>- FIFO/Queue Select[4:0] indicates the FIFO/Queue Number<br/>For example, 9'b0_0010_0001 refers to RxFIFO_1 and 9'b0_0101_1110 refers to TxReqQ_30.<br/>- 9'b0_0001_1111 to 9'b0_0000_0000: TxFIFO_31 to TxFIFO_0<br/>- 9'b0_0011_1111 to 9'b0_0010_0000: RxFIFO_31 to RxFIFO_0<br/>- 9'b0_0101_1111 to 9'b0_0100_0000: TxReqQ_31 to TxReqQ_0<br/>- 9'b0_0111_1111 to 9'b0_0110_0000: RxReqQ_31 to RxReqQ_0<br/>- 9'b0_1001_1111 to 9'b0_1000_0000: RxInfoQ_31 to RxInfoQ_0<br/>- 9'b0_1010_0000: DescFetchQ_0 (for backwards compatibility)<br/>- 9'b0_1010_0001: EventQ_0 (for backwards compatibility)<br/>- 9'b0_1010_0010: ProtocolStatusQ_0<br/>- 9'b0_1101_1111 to 9'b0_1110_0000: DescFetchQ_31 to DescFetchQ_0<br/>- 9'b0_1111_1111 to 9'b0_1110_0000: WriteBack/EventQ_31 to WriteBack/EventQ_0<br/>- 9'b1_0000_0111 to 9'b1_0000_0000: AuxEventQ_7 to AuxEventQ_0 (if EN_SEPARATE_DESC_QUEUES=1)<br/>Port-Select[3:0] selects the port-number when accessing GDBGLTSSM register.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>