/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_DEFAULT_PCIEHDR_PARAM_MUTABLE_H__
#define __REGISTER_INCLUDES_DEFAULT_PCIEHDR_PARAM_MUTABLE_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>












namespace tofino {
  namespace register_classes {

class DefaultPciehdrParamMutable : public model_core::RegisterBlock<RegisterCallback> {
public:
  DefaultPciehdrParamMutable(
      int chipNumber, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(), 4, true, write_callback, read_callback, std::string("DefaultPciehdrParamMutable"))
    {
    }
  DefaultPciehdrParamMutable(
      
  )
    : RegisterBlock(0, 0, 0, true, 0, 0, "DefaultPciehdrParamMutable")
    {
    }
public:








  uint8_t def_tc() { return def_tc_; }
  void def_tc(const uint8_t &v) { def_tc_=v; }








  uint8_t def_attr() { return def_attr_; }
  void def_attr(const uint8_t &v) { def_attr_=v; }







  uint8_t def_at() { return def_at_; }
  void def_at(const uint8_t &v) { def_at_=v; }







  uint8_t def_td() { return def_td_; }
  void def_td(const uint8_t &v) { def_td_=v; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (def_tc_ & 0x7);
    *data |= ((def_attr_ & 0x7) << 3);
    *data |= ((def_at_ & 0x3) << 6);
    *data |= ((def_td_ & 0x1) << 8);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    def_tc_ = (data & 0x7);
    def_attr_ = ((data >> 3) & 0x7);
    def_at_ = ((data >> 6) & 0x3);
    def_td_ = ((data >> 8) & 0x1);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    def_tc_ = 0x0;
    def_attr_ = 0x0;
    def_at_ = 0x0;
    def_td_ = 0x0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("DefaultPciehdrParamMutable") + ":\n";
    r += indent_string + "  " + std::string("def_tc") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(def_tc_) ) + "\n";
    all_zeros &= (0 == def_tc_);
    r += indent_string + "  " + std::string("def_attr") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(def_attr_) ) + "\n";
    all_zeros &= (0 == def_attr_);
    r += indent_string + "  " + std::string("def_at") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(def_at_) ) + "\n";
    all_zeros &= (0 == def_at_);
    r += indent_string + "  " + std::string("def_td") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(def_td_) ) + "\n";
    all_zeros &= (0 == def_td_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("DefaultPciehdrParamMutable") + ":\n";
    r += indent_string + "  " + std::string("def_tc") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(def_tc_) ) + "\n";
    all_zeros &= (0 == def_tc_);
    r += indent_string + "  " + std::string("def_attr") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(def_attr_) ) + "\n";
    all_zeros &= (0 == def_attr_);
    r += indent_string + "  " + std::string("def_at") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(def_at_) ) + "\n";
    all_zeros &= (0 == def_at_);
    r += indent_string + "  " + std::string("def_td") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(def_td_) ) + "\n";
    all_zeros &= (0 == def_td_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint8_t def_tc_;
  uint8_t def_attr_;
  uint8_t def_at_;
  uint8_t def_td_;
private:
  static int StartOffset(
      
      ) {
    int offset=0;
    offset += 0x120; // to get to pcie_regs_default_pciehdr_param
    return offset;
  }

};









  }; // namespace register_classes
}; // namespace tofino

#endif // __REGISTER_INCLUDES_DEFAULT_PCIEHDR_PARAM_MUTABLE_H__
