=====
SETUP
2.649
14.644
17.293
spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1
1.027
1.485
spi_pwm_1/n1843_s2
3.601
4.700
spi_pwm_1/n1840_s2
5.201
5.827
spi_pwm_1/n1837_s2
7.126
7.752
spi_pwm_1/n1829_s2
9.551
10.650
spi_pwm_1/n1828_s2
12.114
12.740
spi_pwm_1/n1827_s1
13.545
14.644
spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1
14.644
=====
SETUP
2.688
14.962
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5795
10.180
11.002
spi_slave_ctrl/io_apb_PRDATA_4_s268
12.813
13.839
spi_pwm_1/regs_data_regs_data_RAMREG_2_G[6]_s15
14.962
=====
SETUP
2.688
14.962
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5795
10.180
11.002
spi_slave_ctrl/io_apb_PRDATA_4_s268
12.813
13.839
spi_pwm_1/regs_data_regs_data_RAMREG_2_G[4]_s15
14.962
=====
SETUP
2.709
14.941
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5801
10.519
11.341
spi_slave_ctrl/io_apb_PRDATA_4_s263
11.369
12.395
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15
14.941
=====
SETUP
2.709
14.941
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5801
10.519
11.341
spi_slave_ctrl/io_apb_PRDATA_4_s263
11.369
12.395
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[4]_s15
14.941
=====
SETUP
2.771
14.879
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5803
10.032
11.064
spi_slave_ctrl/io_apb_PRDATA_4_s261
12.711
13.772
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[5]_s15
14.879
=====
SETUP
2.771
14.879
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5803
10.032
11.064
spi_slave_ctrl/io_apb_PRDATA_4_s261
12.711
13.772
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[4]_s15
14.879
=====
SETUP
2.821
14.829
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5793
10.180
11.002
spi_slave_ctrl/io_apb_PRDATA_4_s270
12.977
14.038
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15
14.829
=====
SETUP
3.170
14.480
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5802
10.042
11.074
spi_slave_ctrl/io_apb_PRDATA_4_s262
11.895
12.956
spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15
14.480
=====
SETUP
3.170
14.480
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5802
10.042
11.074
spi_slave_ctrl/io_apb_PRDATA_4_s262
11.895
12.956
spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15
14.480
=====
SETUP
3.238
14.412
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5793
10.180
11.002
spi_slave_ctrl/io_apb_PRDATA_4_s270
12.977
14.038
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15
14.412
=====
SETUP
3.238
14.412
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5793
10.180
11.002
spi_slave_ctrl/io_apb_PRDATA_4_s270
12.977
14.038
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15
14.412
=====
SETUP
3.238
14.412
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5793
10.180
11.002
spi_slave_ctrl/io_apb_PRDATA_4_s270
12.977
14.038
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15
14.412
=====
SETUP
3.308
14.342
17.650
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0
1.027
1.485
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1
5.071
6.132
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2
6.552
7.651
spi_pwm_1/n1547_s5
8.461
9.087
spi_pwm_1/n1546_s4
9.897
10.929
spi_pwm_1/n1546_s2
13.204
14.006
spi_pwm_1/spi_fsm_being_written_fsm_stateReg_0_s1
14.342
=====
SETUP
3.308
14.342
17.650
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0
1.027
1.485
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1
5.071
6.132
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2
6.552
7.651
spi_pwm_1/n1547_s5
8.461
9.087
spi_pwm_1/n1546_s4
9.897
10.929
spi_pwm_1/n1546_s2
13.204
14.006
spi_pwm_1/spi_fsm_being_written_fsm_stateReg_1_s1
14.342
=====
SETUP
3.468
14.182
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5794
10.042
11.074
spi_slave_ctrl/io_apb_PRDATA_4_s269
12.416
13.442
spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15
14.182
=====
SETUP
3.468
14.182
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5794
10.042
11.074
spi_slave_ctrl/io_apb_PRDATA_4_s269
12.416
13.442
spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15
14.182
=====
SETUP
3.473
14.177
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5795
10.180
11.002
spi_slave_ctrl/io_apb_PRDATA_4_s268
12.813
13.839
spi_pwm_1/regs_data_regs_data_RAMREG_2_G[7]_s15
14.177
=====
SETUP
3.473
14.177
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5795
10.180
11.002
spi_slave_ctrl/io_apb_PRDATA_4_s268
12.813
13.839
spi_pwm_1/regs_data_regs_data_RAMREG_2_G[5]_s15
14.177
=====
SETUP
3.486
13.807
17.293
spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1
1.027
1.485
spi_pwm_1/n1843_s2
3.601
4.700
spi_pwm_1/n1840_s2
5.201
5.827
spi_pwm_1/n1837_s2
7.126
7.752
spi_pwm_1/n1829_s2
9.551
10.650
spi_pwm_1/n1828_s3
11.800
12.832
spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1
13.807
=====
SETUP
3.540
14.110
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5803
10.032
11.064
spi_slave_ctrl/io_apb_PRDATA_4_s261
12.711
13.772
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[7]_s15
14.110
=====
SETUP
3.540
14.110
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5803
10.032
11.064
spi_slave_ctrl/io_apb_PRDATA_4_s261
12.711
13.772
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[6]_s15
14.110
=====
SETUP
3.613
14.037
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5819
4.734
5.556
spi_pwm_1/regs_data_s5833
5.567
6.599
spi_pwm_1/regs_data_s5826
8.411
9.510
spi_slave_ctrl/io_apb_PRDATA_4_s264
11.485
12.511
spi_pwm_1/regs_data_regs_data_RAMREG_6_G[6]_s15
14.037
=====
SETUP
3.661
13.989
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5812
10.519
11.341
spi_slave_ctrl/io_apb_PRDATA_4_s266
11.352
12.413
spi_pwm_1/regs_data_regs_data_RAMREG_4_G[7]_s15
13.989
=====
SETUP
3.668
13.982
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5818
2.820
3.919
spi_pwm_1/regs_data_s5822
5.720
6.346
spi_pwm_1/regs_data_s5814
6.363
7.185
spi_pwm_1/regs_data_s5811
7.190
8.222
spi_pwm_1/regs_data_s5796
9.701
10.800
spi_slave_ctrl/io_apb_PRDATA_4_s267
12.128
13.189
spi_pwm_1/regs_data_regs_data_RAMREG_3_G[7]_s15
13.982
=====
HOLD
0.571
1.302
0.731
spi_slave_ctrl/spiCtrl/buffer_1_6_s0
0.731
1.064
spi_slave_ctrl/spiCtrl/buffer_1_7_s0
1.302
=====
HOLD
0.572
1.303
0.731
spi_slave_ctrl/spiCtrl/buffer_1_2_s0
0.731
1.064
spi_slave_ctrl/spiCtrl/buffer_1_3_s0
1.303
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s4
0.731
1.064
spi_pwm_1/n2054_s7
1.066
1.438
spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s4
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1
0.731
1.064
spi_pwm_1/n1820_s1
1.066
1.438
spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1
0.731
1.064
spi_pwm_1/n1816_s1
1.066
1.438
spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/apb_operation_phase_0_s0
0.731
1.064
spi_pwm_1/n2021_s6
1.066
1.438
spi_pwm_1/apb_operation_phase_0_s0
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/spi_fsm_sclk_count_value_0_s0
0.731
1.064
spi_pwm_1/spi_fsm_sclk_count_valueNext_0_s1
1.066
1.438
spi_pwm_1/spi_fsm_sclk_count_value_0_s0
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/pwm_pre_divicder_counter_1_s0
0.731
1.064
spi_pwm_1/n1781_s1
1.066
1.438
spi_pwm_1/pwm_pre_divicder_counter_1_s0
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/pwm_pre_divicder_counter_3_s0
0.731
1.064
spi_pwm_1/n1779_s1
1.066
1.438
spi_pwm_1/pwm_pre_divicder_counter_3_s0
1.438
=====
HOLD
0.709
1.440
0.731
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0
0.731
1.064
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n64_s1
1.068
1.440
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/spi_fsm_ss_has_fallen_s6
0.731
1.064
spi_pwm_1/when_SPI_PWM_l70_s2
1.068
1.440
spi_pwm_1/spi_fsm_ss_has_fallen_s6
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1
0.731
1.064
spi_pwm_1/n2067_s5
1.068
1.440
spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
0.731
1.064
spi_pwm_1/n2063_s5
1.068
1.440
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1
0.731
1.064
spi_pwm_1/n1827_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1
0.731
1.064
spi_pwm_1/n1826_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1
0.731
1.064
spi_pwm_1/n1825_s3
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1
0.731
1.064
spi_pwm_1/n1822_s3
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pre_divicder_counter_2_s0
0.731
1.064
spi_pwm_1/n1780_s1
1.068
1.440
spi_pwm_1/pwm_pre_divicder_counter_2_s0
1.440
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3
0.731
1.064
spi_pwm_1/n1847_s4
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1
0.731
1.064
spi_pwm_1/n2069_s5
1.069
1.441
spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1
0.731
1.064
spi_pwm_1/n1824_s3
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1
1.441
=====
HOLD
0.711
1.442
0.731
spi_pwm_1/pwm_sub_pwms_0_counter_0_s1
0.731
1.064
spi_pwm_1/n1930_s4
1.070
1.442
spi_pwm_1/pwm_sub_pwms_0_counter_0_s1
1.442
=====
HOLD
0.712
1.443
0.731
spi_pwm_1/apb_m_PADDR_3_s0
0.731
1.064
spi_pwm_1/n2384_s5
1.071
1.443
spi_pwm_1/apb_m_PADDR_3_s0
1.443
=====
HOLD
0.712
1.443
0.731
spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_4_s0
0.731
1.064
spi_pwm_1/n1959_s3
1.071
1.443
spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_4_s0
1.443
=====
HOLD
0.712
1.443
0.731
spi_pwm_1/pwm_sub_pwms_0_counter_9_s0
0.731
1.064
spi_pwm_1/n1921_s1
1.071
1.443
spi_pwm_1/pwm_sub_pwms_0_counter_9_s0
1.443
