# Entity: sortnet_Stream_Adapter2

- **File**: sortnet_Stream_Adapter2.vhdl
## Diagram

![Diagram](sortnet_Stream_Adapter2.svg "Diagram")
## Description

 EMACS settings: -*-  tab-width: 2; indent-tabs-mode: t -*-
 vim: tabstop=2:shiftwidth=2:noexpandtab
 kate: tab-width 2; replace-tabs off; indent-width 2;
 =============================================================================
 Authors:					Patrick Lehmann

 Entity:					Sorting Network: Stream to sortnet adapter

 Description:
 -------------------------------------
 .. TODO:: No documentation available.

 License:
 =============================================================================
 Copyright 2007-2016 Technische Universitaet Dresden - Germany
										 Chair of VLSI-Design, Diagnostics and Architecture

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

		http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
 =============================================================================
## Generics

| Generic name      | Type           | Value                               | Description |
| ----------------- | -------------- | ----------------------------------- | ----------- |
| STREAM_DATA_BITS  | positive       | 32                                  |             |
| STREAM_META_BITS  | positive       | 2                                   |             |
| DATA_COLUMNS      | positive       | 2                                   |             |
| SORTNET_IMPL      | T_SORTNET_IMPL | SORT_SORTNET_IMPL_ODDEVEN_MERGESORT |             |
| SORTNET_SIZE      | positive       | 32                                  |             |
| SORTNET_KEY_BITS  | positive       | 32                                  |             |
| SORTNET_DATA_BITS | natural        | 32                                  |             |
| SORTNET_REG_AFTER | natural        | 2                                   |             |
| MERGENET_STAGES   | positive       | 2                                   |             |
## Ports

| Port name | Direction | Type                                            | Description |
| --------- | --------- | ----------------------------------------------- | ----------- |
| Clock     | in        | std_logic                                       |             |
| Reset     | in        | std_logic                                       |             |
| Inverse   | in        | std_logic                                       |             |
| In_Valid  | in        | std_logic                                       |             |
| In_Data   | in        | std_logic_vector(STREAM_DATA_BITS - 1 downto 0) |             |
| In_Meta   | in        | std_logic_vector(STREAM_META_BITS - 1 downto 0) |             |
| In_SOF    | in        | std_logic                                       |             |
| In_IsKey  | in        | std_logic                                       |             |
| In_EOF    | in        | std_logic                                       |             |
| In_Ack    | out       | std_logic                                       |             |
| Out_Valid | out       | std_logic                                       |             |
| Out_Data  | out       | std_logic_vector(STREAM_DATA_BITS - 1 downto 0) |             |
| Out_Meta  | out       | std_logic_vector(STREAM_META_BITS - 1 downto 0) |             |
| Out_SOF   | out       | std_logic                                       |             |
| Out_IsKey | out       | std_logic                                       |             |
| Out_EOF   | out       | std_logic                                       |             |
| Out_Ack   | in        | std_logic                                       |             |
## Signals

| Name            | Type                                            | Description |
| --------------- | ----------------------------------------------- | ----------- |
| Synchronized_r  | std_logic                                       |             |
| SyncIn          | std_logic                                       |             |
| MetaIn          | std_logic_vector(META_BITS - 1 downto 0)        |             |
| gearup_Sync     | std_logic                                       |             |
| gearup_Valid    | std_logic                                       |             |
| gearup_Data     | std_logic_vector(GEARBOX_BITS - 1 downto 0)     |             |
| gearup_Meta     | std_logic_vector(META_BITS - 1 downto 0)        |             |
| gearup_First    | std_logic                                       |             |
| gearup_Last     | std_logic                                       |             |
| sort_Valid      | std_logic                                       |             |
| sort_IsKey      | std_logic                                       |             |
| sort_Data       | std_logic_vector(GEARBOX_BITS - 1 downto 0)     |             |
| sort_Meta       | std_logic_vector(STREAM_META_BITS - 1 downto 0) |             |
| transform_Valid | std_logic                                       |             |
| transform_Data  | std_logic_vector(TRANSFORM_BITS - 1 downto 0)   |             |
| transform_Meta  | std_logic_vector(STREAM_META_BITS - 1 downto 0) |             |
| transform_SOF   | std_logic                                       |             |
| transform_EOF   | std_logic                                       |             |
| merge_Sync      | std_logic                                       |             |
| merge_Valid     | std_logic                                       |             |
| merge_Data      | std_logic_vector(MERGE_BITS - 1 downto 0)       |             |
| merge_Meta      | std_logic_vector(STREAM_META_BITS - 1 downto 0) |             |
| merge_SOF       | std_logic                                       |             |
| merge_EOF       | std_logic                                       |             |
| merge_Ack       | std_logic                                       |             |
| geardown_nxt    | std_logic                                       |             |
| geardown_Meta   | std_logic_vector(STREAM_META_BITS - 1 downto 0) |             |
| geardown_First  | std_logic                                       |             |
| geardown_Last   | std_logic                                       |             |
## Constants

| Name           | Type     | Value                             | Description |
| -------------- | -------- | --------------------------------- | ----------- |
| C_VERBOSE      | boolean  |  FALSE                            |             |
| GEARBOX_BITS   | positive |  SORTNET_SIZE * SORTNET_DATA_BITS |             |
| TRANSFORM_BITS | positive |  DATA_COLUMNS * SORTNET_DATA_BITS |             |
| MERGE_BITS     | positive |  TRANSFORM_BITS                   |             |
| META_ISKEY_BIT | natural  |  0                                |             |
| META_BITS      | positive |  STREAM_META_BITS + 1             |             |
## Instantiations

- gearup: PoC.gearbox_up_cc
- geardown: PoC.gearbox_down_cc
