\hypertarget{struct_c_r_s___type_def}{}\doxysection{CRS\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_s___type_def}\index{CRS\_TypeDef@{CRS\_TypeDef}}


Clock Recovery System.  




{\ttfamily \#include $<$stm32l432xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Clock Recovery System. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

CRS configuration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

CRS ccontrol register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

CRS interrupt flag clear register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

CRS interrupt and status register, Address offset\+: 0x08 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
nucleo-\/l432c\+\_\+piezo-\/beeper/\+Switch\+Buzz/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\item 
nucleo-\/l432kc\+\_\+4x4rgb/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432kc__4x4rgb_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\item 
nucleo-\/l432kc\+\_\+9dof-\/imu-\/click/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432kc__9dof-imu-click_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\item 
nucleo-\/l432kc\+\_\+wifi/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\end{DoxyCompactItemize}
