{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666381363973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666381363973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 16:42:43 2022 " "Processing started: Fri Oct 21 16:42:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666381363973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1666381363973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off receiver -c receiver --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off receiver -c receiver --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1666381363973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1666381364318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1666381364318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_ic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver_ic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_control_tb " "Found entity 1: receiver_control_tb" {  } { { "receiver_ic_tb.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_ic_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666381374403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666381374403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_control.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_control " "Found entity 1: receiver_control" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666381374403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666381374403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666381374403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666381374403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_ic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file receiver_ic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_ic " "Found entity 1: receiver_ic" {  } { { "receiver_ic.bdf" "" { Schematic "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_ic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666381374403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666381374403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666381374403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666381374403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "receiver_control " "Elaborating entity \"receiver_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1666381374450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver_control.v(30) " "Verilog HDL assignment warning at receiver_control.v(30): truncated value with size 32 to match size of target (4)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 receiver_control.v(41) " "Verilog HDL assignment warning at receiver_control.v(41): truncated value with size 32 to match size of target (1)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver_control.v(48) " "Verilog HDL assignment warning at receiver_control.v(48): truncated value with size 32 to match size of target (4)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memDataIn receiver_control.v(34) " "Verilog HDL Always Construct warning at receiver_control.v(34): inferring latch(es) for variable \"memDataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[0\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[0\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[1\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[1\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[2\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[2\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[3\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[3\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[4\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[4\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[5\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[5\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[6\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[6\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[7\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[7\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[8\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[8\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[9\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[9\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[10\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[10\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[11\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[11\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[12\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[12\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[13\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[13\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[14\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[14\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[15\] receiver_control.v(34) " "Inferred latch for \"memDataIn\[15\]\" at receiver_control.v(34)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666381374450 "|receiver_control"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666381374545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 16:42:54 2022 " "Processing ended: Fri Oct 21 16:42:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666381374545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666381374545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666381374545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1666381374545 ""}
