<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>avf_type.h source code [linux-4.18.y/drivers/net/avf/base/avf_type.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="avf_16byte_rx_desc,avf_32byte_rx_desc,avf_acpi_programming_method,avf_aq_resource_access_type,avf_aq_resources_ids,avf_bus_info,avf_bus_speed,avf_bus_type,avf_bus_width,avf_control_filter_stats,avf_dcb_app_priority_table,avf_dcb_ets_config,avf_dcb_pfc_config,avf_dcbx_config,avf_ddp_version,avf_debug_mask,avf_device_id_entry,avf_dma_cntx_size,avf_driver_version,avf_eth_stats,avf_ether_type_index,avf_fc_info,avf_fc_mode,avf_fcoe_ddp_context_desc,avf_fcoe_ddp_ctx_desc_cmd_bits,avf_fcoe_difdix_buffers_desc,avf_fcoe_difdix_context_desc,avf_fcoe_difdix_ctx_desc_flags_bits,avf_fcoe_filter_context_desc,avf_fcoe_filter_ctx_desc_flags_bits,avf_fcoe_queue_context_desc,avf_fcoe_queue_ctx_desc_tph_bits,avf_fcoe_stats,avf_filter_control_settings,avf_filter_pctype,avf_filter_program_desc,avf_filter_program_desc_dest,avf_filter_program_desc_fd_status,avf_filter_program_desc_pcmd,avf_filter_type,avf_generic_seg_header,avf_hash_filter_size,avf_hash_lut_size,avf_hw,avf_hw_capabilities,avf_hw_port_stats,avf_link_status,avf_lldp_variables,avf_mac_info,avf_mac_type,avf_media_type,avf_memcpy_type,avf_memset_type,avf_metadata_segment,avf_nop_desc,avf_nvm_access,avf_nvm_info,avf_nvmupd_cmd,avf_nvmupd_state,avf_package_header,avf_phy_info,avf_profile_aq_section,avf_profile_info,avf_profile_section_header,avf_profile_segment,avf_profile_tlv_section_record,avf_queue_type,avf_reset_type,avf_rx_desc_error_bits,avf_rx_desc_error_l3l4e_fcoe_masks,avf_rx_desc_ext_status_bits,avf_rx_desc_fltstat_values,avf_rx_desc_pe_status_bits,avf_rx_desc_status_bits,avf_rx_l2_ptype,avf_rx_prog_status_desc_error_bits,avf_rx_prog_status_desc_prog_id_masks,avf_rx_prog_status_desc_status_bits,avf_rx_ptype_decoded,avf_rx_ptype_inner_prot,avf_rx_ptype_outer_fragmented,avf_rx_ptype_outer_ip,avf_rx_ptype_outer_ip_ver,avf_rx_ptype_payload_layer,avf_rx_ptype_tunnel_end_prot,avf_rx_ptype_tunnel_type,avf_section_table,avf_set_fc_aq_failures,avf_switch_element_types,avf_tx_context_desc,avf_tx_ctx_desc_cmd_bits,avf_tx_ctx_desc_eipt_offload,avf_tx_desc,avf_tx_desc_cmd_bits,avf_tx_desc_dtype_value,avf_tx_desc_length_fields,avf_tx_nop_desc_cmd_bits,avf_veb_context,avf_veb_tc_stats,avf_vsi_context,avf_vsi_type,i40E_fcoe_tx_ctx_desc_cmd_bits "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/avf/base/avf_type.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>avf</a>/<a href='./'>base</a>/<a href='avf_type.h.html'>avf_type.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2013 - 2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_AVF_TYPE_H_">_AVF_TYPE_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_AVF_TYPE_H_" data-ref="_M/_AVF_TYPE_H_">_AVF_TYPE_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="avf_status.h.html">"avf_status.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="avf_osdep.h.html">"avf_osdep.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="avf_register.h.html">"avf_register.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="avf_adminq.h.html">"avf_adminq.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="avf_hmc.h.html">"avf_hmc.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="avf_lan_hmc.h.html">"avf_lan_hmc.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="avf_devids.h.html">"avf_devids.h"</a></u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/UNREFERENCED_XPARAMETER" data-ref="_M/UNREFERENCED_XPARAMETER">UNREFERENCED_XPARAMETER</dfn></u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/UNREFERENCED_1PARAMETER" data-ref="_M/UNREFERENCED_1PARAMETER">UNREFERENCED_1PARAMETER</dfn>(_p) (_p);</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/UNREFERENCED_2PARAMETER" data-ref="_M/UNREFERENCED_2PARAMETER">UNREFERENCED_2PARAMETER</dfn>(_p, _q) (_p); (_q);</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/UNREFERENCED_3PARAMETER" data-ref="_M/UNREFERENCED_3PARAMETER">UNREFERENCED_3PARAMETER</dfn>(_p, _q, _r) (_p); (_q); (_r);</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/UNREFERENCED_4PARAMETER" data-ref="_M/UNREFERENCED_4PARAMETER">UNREFERENCED_4PARAMETER</dfn>(_p, _q, _r, _s) (_p); (_q); (_r); (_s);</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/UNREFERENCED_5PARAMETER" data-ref="_M/UNREFERENCED_5PARAMETER">UNREFERENCED_5PARAMETER</dfn>(_p, _q, _r, _s, _t) (_p); (_q); (_r); (_s); (_t);</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#<span data-ppcond="52">ifndef</span> <span class="macro" data-ref="_M/LINUX_MACROS">LINUX_MACROS</span></u></td></tr>
<tr><th id="53">53</th><td><u>#<span data-ppcond="53">ifndef</span> <span class="macro" data-ref="_M/BIT">BIT</span></u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/BIT" data-ref="_M/BIT">BIT</dfn>(a) (1UL &lt;&lt; (a))</u></td></tr>
<tr><th id="55">55</th><td><u>#<span data-ppcond="53">endif</span> /* BIT */</u></td></tr>
<tr><th id="56">56</th><td><u>#<span data-ppcond="56">ifndef</span> <span class="macro" data-ref="_M/BIT_ULL">BIT_ULL</span></u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/BIT_ULL" data-ref="_M/BIT_ULL">BIT_ULL</dfn>(a) (1ULL &lt;&lt; (a))</u></td></tr>
<tr><th id="58">58</th><td><u>#<span data-ppcond="56">endif</span> /* BIT_ULL */</u></td></tr>
<tr><th id="59">59</th><td><u>#<span data-ppcond="52">endif</span> /* LINUX_MACROS */</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#<span data-ppcond="61">ifndef</span> <span class="macro" data-ref="_M/AVF_MASK">AVF_MASK</span></u></td></tr>
<tr><th id="62">62</th><td><i>/* AVF_MASK is a macro used on 32 bit registers */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/AVF_MASK" data-ref="_M/AVF_MASK">AVF_MASK</dfn>(mask, shift) (mask &lt;&lt; shift)</u></td></tr>
<tr><th id="64">64</th><td><u>#<span data-ppcond="61">endif</span></u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/AVF_MAX_PF" data-ref="_M/AVF_MAX_PF">AVF_MAX_PF</dfn>			16</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/AVF_MAX_PF_VSI" data-ref="_M/AVF_MAX_PF_VSI">AVF_MAX_PF_VSI</dfn>			64</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/AVF_MAX_PF_QP" data-ref="_M/AVF_MAX_PF_QP">AVF_MAX_PF_QP</dfn>			128</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/AVF_MAX_VSI_QP" data-ref="_M/AVF_MAX_VSI_QP">AVF_MAX_VSI_QP</dfn>			16</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/AVF_MAX_VF_VSI" data-ref="_M/AVF_MAX_VF_VSI">AVF_MAX_VF_VSI</dfn>			3</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/AVF_MAX_CHAINED_RX_BUFFERS" data-ref="_M/AVF_MAX_CHAINED_RX_BUFFERS">AVF_MAX_CHAINED_RX_BUFFERS</dfn>	5</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/AVF_MAX_PF_UDP_OFFLOAD_PORTS" data-ref="_M/AVF_MAX_PF_UDP_OFFLOAD_PORTS">AVF_MAX_PF_UDP_OFFLOAD_PORTS</dfn>	16</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/* something less than 1 minute */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AVF_HEARTBEAT_TIMEOUT" data-ref="_M/AVF_HEARTBEAT_TIMEOUT">AVF_HEARTBEAT_TIMEOUT</dfn>		(HZ * 50)</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* Max default timeout in ms, */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/AVF_MAX_NVM_TIMEOUT" data-ref="_M/AVF_MAX_NVM_TIMEOUT">AVF_MAX_NVM_TIMEOUT</dfn>		18000</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/* Max timeout in ms for the phy to respond */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/AVF_MAX_PHY_TIMEOUT" data-ref="_M/AVF_MAX_PHY_TIMEOUT">AVF_MAX_PHY_TIMEOUT</dfn>		500</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>/* Check whether address is multicast. */</i></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/AVF_IS_MULTICAST" data-ref="_M/AVF_IS_MULTICAST">AVF_IS_MULTICAST</dfn>(address) (bool)(((u8 *)(address))[0] &amp; ((u8)0x01))</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/* Check whether an address is broadcast. */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/AVF_IS_BROADCAST" data-ref="_M/AVF_IS_BROADCAST">AVF_IS_BROADCAST</dfn>(address)	\</u></td></tr>
<tr><th id="88">88</th><td><u>	((((u8 *)(address))[0] == ((u8)0xff)) &amp;&amp; \</u></td></tr>
<tr><th id="89">89</th><td><u>	(((u8 *)(address))[1] == ((u8)0xff)))</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/* Switch from ms to the 1usec global time (this is the GTIME resolution) */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/AVF_MS_TO_GTIME" data-ref="_M/AVF_MS_TO_GTIME">AVF_MS_TO_GTIME</dfn>(time)		((time) * 1000)</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><i>/* forward declaration */</i></td></tr>
<tr><th id="95">95</th><td><b>struct</b> <a class="type" href="#avf_hw" title='avf_hw' data-ref="avf_hw">avf_hw</a>;</td></tr>
<tr><th id="96">96</th><td><b>typedef</b> <em>void</em> (*<dfn class="typedef" id="AVF_ADMINQ_CALLBACK" title='AVF_ADMINQ_CALLBACK' data-type='void (*)(struct avf_hw *, struct avf_aq_desc *)' data-ref="AVF_ADMINQ_CALLBACK">AVF_ADMINQ_CALLBACK</dfn>)(<b>struct</b> <a class="type" href="#avf_hw" title='avf_hw' data-ref="avf_hw">avf_hw</a> *, <b>struct</b> <a class="type" href="avf_adminq_cmd.h.html#avf_aq_desc" title='avf_aq_desc' data-ref="avf_aq_desc">avf_aq_desc</a> *);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#<span data-ppcond="98">ifndef</span> <span class="macro" data-ref="_M/ETH_ALEN">ETH_ALEN</span></u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/ETH_ALEN" data-ref="_M/ETH_ALEN">ETH_ALEN</dfn>	6</u></td></tr>
<tr><th id="100">100</th><td><u>#<span data-ppcond="98">endif</span></u></td></tr>
<tr><th id="101">101</th><td><i>/* Data type manipulation macros. */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/AVF_HI_DWORD" data-ref="_M/AVF_HI_DWORD">AVF_HI_DWORD</dfn>(x)	((u32)((((x) &gt;&gt; 16) &gt;&gt; 16) &amp; 0xFFFFFFFF))</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/AVF_LO_DWORD" data-ref="_M/AVF_LO_DWORD">AVF_LO_DWORD</dfn>(x)	((u32)((x) &amp; 0xFFFFFFFF))</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/AVF_HI_WORD" data-ref="_M/AVF_HI_WORD">AVF_HI_WORD</dfn>(x)		((u16)(((x) &gt;&gt; 16) &amp; 0xFFFF))</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/AVF_LO_WORD" data-ref="_M/AVF_LO_WORD">AVF_LO_WORD</dfn>(x)		((u16)((x) &amp; 0xFFFF))</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/AVF_HI_BYTE" data-ref="_M/AVF_HI_BYTE">AVF_HI_BYTE</dfn>(x)		((u8)(((x) &gt;&gt; 8) &amp; 0xFF))</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/AVF_LO_BYTE" data-ref="_M/AVF_LO_BYTE">AVF_LO_BYTE</dfn>(x)		((u8)((x) &amp; 0xFF))</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/* Number of Transmit Descriptors must be a multiple of 8. */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/AVF_REQ_TX_DESCRIPTOR_MULTIPLE" data-ref="_M/AVF_REQ_TX_DESCRIPTOR_MULTIPLE">AVF_REQ_TX_DESCRIPTOR_MULTIPLE</dfn>	8</u></td></tr>
<tr><th id="113">113</th><td><i>/* Number of Receive Descriptors must be a multiple of 32 if</i></td></tr>
<tr><th id="114">114</th><td><i> * the number of descriptors is greater than 32.</i></td></tr>
<tr><th id="115">115</th><td><i> */</i></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/AVF_REQ_RX_DESCRIPTOR_MULTIPLE" data-ref="_M/AVF_REQ_RX_DESCRIPTOR_MULTIPLE">AVF_REQ_RX_DESCRIPTOR_MULTIPLE</dfn>	32</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/AVF_DESC_UNUSED" data-ref="_M/AVF_DESC_UNUSED">AVF_DESC_UNUSED</dfn>(R)	\</u></td></tr>
<tr><th id="119">119</th><td><u>	((((R)-&gt;next_to_clean &gt; (R)-&gt;next_to_use) ? 0 : (R)-&gt;count) + \</u></td></tr>
<tr><th id="120">120</th><td><u>	(R)-&gt;next_to_clean - (R)-&gt;next_to_use - 1)</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/* bitfields for Tx queue mapping in QTX_CTL */</i></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/AVF_QTX_CTL_VF_QUEUE" data-ref="_M/AVF_QTX_CTL_VF_QUEUE">AVF_QTX_CTL_VF_QUEUE</dfn>	0x0</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/AVF_QTX_CTL_VM_QUEUE" data-ref="_M/AVF_QTX_CTL_VM_QUEUE">AVF_QTX_CTL_VM_QUEUE</dfn>	0x1</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/AVF_QTX_CTL_PF_QUEUE" data-ref="_M/AVF_QTX_CTL_PF_QUEUE">AVF_QTX_CTL_PF_QUEUE</dfn>	0x2</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/* debug masks - set these bits in hw-&gt;debug_mask to control output */</i></td></tr>
<tr><th id="128">128</th><td><b>enum</b> <dfn class="type def" id="avf_debug_mask" title='avf_debug_mask' data-ref="avf_debug_mask">avf_debug_mask</dfn> {</td></tr>
<tr><th id="129">129</th><td>	<dfn class="enum" id="AVF_DEBUG_INIT" title='AVF_DEBUG_INIT' data-ref="AVF_DEBUG_INIT">AVF_DEBUG_INIT</dfn>			= <var>0x00000001</var>,</td></tr>
<tr><th id="130">130</th><td>	<dfn class="enum" id="AVF_DEBUG_RELEASE" title='AVF_DEBUG_RELEASE' data-ref="AVF_DEBUG_RELEASE">AVF_DEBUG_RELEASE</dfn>		= <var>0x00000002</var>,</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>	<dfn class="enum" id="AVF_DEBUG_LINK" title='AVF_DEBUG_LINK' data-ref="AVF_DEBUG_LINK">AVF_DEBUG_LINK</dfn>			= <var>0x00000010</var>,</td></tr>
<tr><th id="133">133</th><td>	<dfn class="enum" id="AVF_DEBUG_PHY" title='AVF_DEBUG_PHY' data-ref="AVF_DEBUG_PHY">AVF_DEBUG_PHY</dfn>			= <var>0x00000020</var>,</td></tr>
<tr><th id="134">134</th><td>	<dfn class="enum" id="AVF_DEBUG_HMC" title='AVF_DEBUG_HMC' data-ref="AVF_DEBUG_HMC">AVF_DEBUG_HMC</dfn>			= <var>0x00000040</var>,</td></tr>
<tr><th id="135">135</th><td>	<dfn class="enum" id="AVF_DEBUG_NVM" title='AVF_DEBUG_NVM' data-ref="AVF_DEBUG_NVM">AVF_DEBUG_NVM</dfn>			= <var>0x00000080</var>,</td></tr>
<tr><th id="136">136</th><td>	<dfn class="enum" id="AVF_DEBUG_LAN" title='AVF_DEBUG_LAN' data-ref="AVF_DEBUG_LAN">AVF_DEBUG_LAN</dfn>			= <var>0x00000100</var>,</td></tr>
<tr><th id="137">137</th><td>	<dfn class="enum" id="AVF_DEBUG_FLOW" title='AVF_DEBUG_FLOW' data-ref="AVF_DEBUG_FLOW">AVF_DEBUG_FLOW</dfn>			= <var>0x00000200</var>,</td></tr>
<tr><th id="138">138</th><td>	<dfn class="enum" id="AVF_DEBUG_DCB" title='AVF_DEBUG_DCB' data-ref="AVF_DEBUG_DCB">AVF_DEBUG_DCB</dfn>			= <var>0x00000400</var>,</td></tr>
<tr><th id="139">139</th><td>	<dfn class="enum" id="AVF_DEBUG_DIAG" title='AVF_DEBUG_DIAG' data-ref="AVF_DEBUG_DIAG">AVF_DEBUG_DIAG</dfn>			= <var>0x00000800</var>,</td></tr>
<tr><th id="140">140</th><td>	<dfn class="enum" id="AVF_DEBUG_FD" title='AVF_DEBUG_FD' data-ref="AVF_DEBUG_FD">AVF_DEBUG_FD</dfn>			= <var>0x00001000</var>,</td></tr>
<tr><th id="141">141</th><td>	<dfn class="enum" id="AVF_DEBUG_PACKAGE" title='AVF_DEBUG_PACKAGE' data-ref="AVF_DEBUG_PACKAGE">AVF_DEBUG_PACKAGE</dfn>		= <var>0x00002000</var>,</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>	<dfn class="enum" id="AVF_DEBUG_AQ_MESSAGE" title='AVF_DEBUG_AQ_MESSAGE' data-ref="AVF_DEBUG_AQ_MESSAGE">AVF_DEBUG_AQ_MESSAGE</dfn>		= <var>0x01000000</var>,</td></tr>
<tr><th id="144">144</th><td>	<dfn class="enum" id="AVF_DEBUG_AQ_DESCRIPTOR" title='AVF_DEBUG_AQ_DESCRIPTOR' data-ref="AVF_DEBUG_AQ_DESCRIPTOR">AVF_DEBUG_AQ_DESCRIPTOR</dfn>	= <var>0x02000000</var>,</td></tr>
<tr><th id="145">145</th><td>	<dfn class="enum" id="AVF_DEBUG_AQ_DESC_BUFFER" title='AVF_DEBUG_AQ_DESC_BUFFER' data-ref="AVF_DEBUG_AQ_DESC_BUFFER">AVF_DEBUG_AQ_DESC_BUFFER</dfn>	= <var>0x04000000</var>,</td></tr>
<tr><th id="146">146</th><td>	<dfn class="enum" id="AVF_DEBUG_AQ_COMMAND" title='AVF_DEBUG_AQ_COMMAND' data-ref="AVF_DEBUG_AQ_COMMAND">AVF_DEBUG_AQ_COMMAND</dfn>		= <var>0x06000000</var>,</td></tr>
<tr><th id="147">147</th><td>	<dfn class="enum" id="AVF_DEBUG_AQ" title='AVF_DEBUG_AQ' data-ref="AVF_DEBUG_AQ">AVF_DEBUG_AQ</dfn>			= <var>0x0F000000</var>,</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>	<dfn class="enum" id="AVF_DEBUG_USER" title='AVF_DEBUG_USER' data-ref="AVF_DEBUG_USER">AVF_DEBUG_USER</dfn>			= <var>0xF0000000</var>,</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>	<dfn class="enum" id="AVF_DEBUG_ALL" title='AVF_DEBUG_ALL' data-ref="AVF_DEBUG_ALL">AVF_DEBUG_ALL</dfn>			= <var>0xFFFFFFFF</var></td></tr>
<tr><th id="152">152</th><td>};</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><i>/* PCI Bus Info */</i></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/AVF_PCI_LINK_STATUS" data-ref="_M/AVF_PCI_LINK_STATUS">AVF_PCI_LINK_STATUS</dfn>		0xB2</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/AVF_PCI_LINK_WIDTH" data-ref="_M/AVF_PCI_LINK_WIDTH">AVF_PCI_LINK_WIDTH</dfn>		0x3F0</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/AVF_PCI_LINK_WIDTH_1" data-ref="_M/AVF_PCI_LINK_WIDTH_1">AVF_PCI_LINK_WIDTH_1</dfn>		0x10</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/AVF_PCI_LINK_WIDTH_2" data-ref="_M/AVF_PCI_LINK_WIDTH_2">AVF_PCI_LINK_WIDTH_2</dfn>		0x20</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/AVF_PCI_LINK_WIDTH_4" data-ref="_M/AVF_PCI_LINK_WIDTH_4">AVF_PCI_LINK_WIDTH_4</dfn>		0x40</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/AVF_PCI_LINK_WIDTH_8" data-ref="_M/AVF_PCI_LINK_WIDTH_8">AVF_PCI_LINK_WIDTH_8</dfn>		0x80</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/AVF_PCI_LINK_SPEED" data-ref="_M/AVF_PCI_LINK_SPEED">AVF_PCI_LINK_SPEED</dfn>		0xF</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/AVF_PCI_LINK_SPEED_2500" data-ref="_M/AVF_PCI_LINK_SPEED_2500">AVF_PCI_LINK_SPEED_2500</dfn>	0x1</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/AVF_PCI_LINK_SPEED_5000" data-ref="_M/AVF_PCI_LINK_SPEED_5000">AVF_PCI_LINK_SPEED_5000</dfn>	0x2</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/AVF_PCI_LINK_SPEED_8000" data-ref="_M/AVF_PCI_LINK_SPEED_8000">AVF_PCI_LINK_SPEED_8000</dfn>	0x3</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/AVF_MDIO_CLAUSE22_STCODE_MASK" data-ref="_M/AVF_MDIO_CLAUSE22_STCODE_MASK">AVF_MDIO_CLAUSE22_STCODE_MASK</dfn>	AVF_MASK(1, \</u></td></tr>
<tr><th id="167">167</th><td><u>						  AVF_GLGEN_MSCA_STCODE_SHIFT)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/AVF_MDIO_CLAUSE22_OPCODE_WRITE_MASK" data-ref="_M/AVF_MDIO_CLAUSE22_OPCODE_WRITE_MASK">AVF_MDIO_CLAUSE22_OPCODE_WRITE_MASK</dfn>	AVF_MASK(1, \</u></td></tr>
<tr><th id="169">169</th><td><u>						  AVF_GLGEN_MSCA_OPCODE_SHIFT)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/AVF_MDIO_CLAUSE22_OPCODE_READ_MASK" data-ref="_M/AVF_MDIO_CLAUSE22_OPCODE_READ_MASK">AVF_MDIO_CLAUSE22_OPCODE_READ_MASK</dfn>	AVF_MASK(2, \</u></td></tr>
<tr><th id="171">171</th><td><u>						  AVF_GLGEN_MSCA_OPCODE_SHIFT)</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/AVF_MDIO_CLAUSE45_STCODE_MASK" data-ref="_M/AVF_MDIO_CLAUSE45_STCODE_MASK">AVF_MDIO_CLAUSE45_STCODE_MASK</dfn>	AVF_MASK(0, \</u></td></tr>
<tr><th id="174">174</th><td><u>						  AVF_GLGEN_MSCA_STCODE_SHIFT)</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/AVF_MDIO_CLAUSE45_OPCODE_ADDRESS_MASK" data-ref="_M/AVF_MDIO_CLAUSE45_OPCODE_ADDRESS_MASK">AVF_MDIO_CLAUSE45_OPCODE_ADDRESS_MASK</dfn>	AVF_MASK(0, \</u></td></tr>
<tr><th id="176">176</th><td><u>						  AVF_GLGEN_MSCA_OPCODE_SHIFT)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/AVF_MDIO_CLAUSE45_OPCODE_WRITE_MASK" data-ref="_M/AVF_MDIO_CLAUSE45_OPCODE_WRITE_MASK">AVF_MDIO_CLAUSE45_OPCODE_WRITE_MASK</dfn>	AVF_MASK(1, \</u></td></tr>
<tr><th id="178">178</th><td><u>						  AVF_GLGEN_MSCA_OPCODE_SHIFT)</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/AVF_MDIO_CLAUSE45_OPCODE_READ_INC_ADDR_MASK" data-ref="_M/AVF_MDIO_CLAUSE45_OPCODE_READ_INC_ADDR_MASK">AVF_MDIO_CLAUSE45_OPCODE_READ_INC_ADDR_MASK</dfn>	AVF_MASK(2, \</u></td></tr>
<tr><th id="180">180</th><td><u>						  AVF_GLGEN_MSCA_OPCODE_SHIFT)</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/AVF_MDIO_CLAUSE45_OPCODE_READ_MASK" data-ref="_M/AVF_MDIO_CLAUSE45_OPCODE_READ_MASK">AVF_MDIO_CLAUSE45_OPCODE_READ_MASK</dfn>	AVF_MASK(3, \</u></td></tr>
<tr><th id="182">182</th><td><u>						  AVF_GLGEN_MSCA_OPCODE_SHIFT)</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/AVF_PHY_COM_REG_PAGE" data-ref="_M/AVF_PHY_COM_REG_PAGE">AVF_PHY_COM_REG_PAGE</dfn>			0x1E</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/AVF_PHY_LED_LINK_MODE_MASK" data-ref="_M/AVF_PHY_LED_LINK_MODE_MASK">AVF_PHY_LED_LINK_MODE_MASK</dfn>		0xF0</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/AVF_PHY_LED_MANUAL_ON" data-ref="_M/AVF_PHY_LED_MANUAL_ON">AVF_PHY_LED_MANUAL_ON</dfn>			0x100</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/AVF_PHY_LED_PROV_REG_1" data-ref="_M/AVF_PHY_LED_PROV_REG_1">AVF_PHY_LED_PROV_REG_1</dfn>			0xC430</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/AVF_PHY_LED_MODE_MASK" data-ref="_M/AVF_PHY_LED_MODE_MASK">AVF_PHY_LED_MODE_MASK</dfn>			0xFFFF</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/AVF_PHY_LED_MODE_ORIG" data-ref="_M/AVF_PHY_LED_MODE_ORIG">AVF_PHY_LED_MODE_ORIG</dfn>			0x80000000</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/* Memory types */</i></td></tr>
<tr><th id="192">192</th><td><b>enum</b> <dfn class="type def" id="avf_memset_type" title='avf_memset_type' data-ref="avf_memset_type">avf_memset_type</dfn> {</td></tr>
<tr><th id="193">193</th><td>	<dfn class="enum" id="AVF_NONDMA_MEM" title='AVF_NONDMA_MEM' data-ref="AVF_NONDMA_MEM">AVF_NONDMA_MEM</dfn> = <var>0</var>,</td></tr>
<tr><th id="194">194</th><td>	<dfn class="enum" id="AVF_DMA_MEM" title='AVF_DMA_MEM' data-ref="AVF_DMA_MEM">AVF_DMA_MEM</dfn></td></tr>
<tr><th id="195">195</th><td>};</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i>/* Memcpy types */</i></td></tr>
<tr><th id="198">198</th><td><b>enum</b> <dfn class="type def" id="avf_memcpy_type" title='avf_memcpy_type' data-ref="avf_memcpy_type">avf_memcpy_type</dfn> {</td></tr>
<tr><th id="199">199</th><td>	<dfn class="enum" id="AVF_NONDMA_TO_NONDMA" title='AVF_NONDMA_TO_NONDMA' data-ref="AVF_NONDMA_TO_NONDMA">AVF_NONDMA_TO_NONDMA</dfn> = <var>0</var>,</td></tr>
<tr><th id="200">200</th><td>	<dfn class="enum" id="AVF_NONDMA_TO_DMA" title='AVF_NONDMA_TO_DMA' data-ref="AVF_NONDMA_TO_DMA">AVF_NONDMA_TO_DMA</dfn>,</td></tr>
<tr><th id="201">201</th><td>	<dfn class="enum" id="AVF_DMA_TO_DMA" title='AVF_DMA_TO_DMA' data-ref="AVF_DMA_TO_DMA">AVF_DMA_TO_DMA</dfn>,</td></tr>
<tr><th id="202">202</th><td>	<dfn class="enum" id="AVF_DMA_TO_NONDMA" title='AVF_DMA_TO_NONDMA' data-ref="AVF_DMA_TO_NONDMA">AVF_DMA_TO_NONDMA</dfn></td></tr>
<tr><th id="203">203</th><td>};</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/* These are structs for managing the hardware information and the operations.</i></td></tr>
<tr><th id="206">206</th><td><i> * The structures of function pointers are filled out at init time when we</i></td></tr>
<tr><th id="207">207</th><td><i> * know for sure exactly which hardware we're working with.  This gives us the</i></td></tr>
<tr><th id="208">208</th><td><i> * flexibility of using the same main driver code but adapting to slightly</i></td></tr>
<tr><th id="209">209</th><td><i> * different hardware needs as new parts are developed.  For this architecture,</i></td></tr>
<tr><th id="210">210</th><td><i> * the Firmware and AdminQ are intended to insulate the driver from most of the</i></td></tr>
<tr><th id="211">211</th><td><i> * future changes, but these structures will also do part of the job.</i></td></tr>
<tr><th id="212">212</th><td><i> */</i></td></tr>
<tr><th id="213">213</th><td><b>enum</b> <dfn class="type def" id="avf_mac_type" title='avf_mac_type' data-ref="avf_mac_type">avf_mac_type</dfn> {</td></tr>
<tr><th id="214">214</th><td>	<dfn class="enum" id="AVF_MAC_UNKNOWN" title='AVF_MAC_UNKNOWN' data-ref="AVF_MAC_UNKNOWN">AVF_MAC_UNKNOWN</dfn> = <var>0</var>,</td></tr>
<tr><th id="215">215</th><td>	<dfn class="enum" id="AVF_MAC_XL710" title='AVF_MAC_XL710' data-ref="AVF_MAC_XL710">AVF_MAC_XL710</dfn>,</td></tr>
<tr><th id="216">216</th><td>	<dfn class="enum" id="AVF_MAC_VF" title='AVF_MAC_VF' data-ref="AVF_MAC_VF">AVF_MAC_VF</dfn>,</td></tr>
<tr><th id="217">217</th><td>	<dfn class="enum" id="AVF_MAC_X722" title='AVF_MAC_X722' data-ref="AVF_MAC_X722">AVF_MAC_X722</dfn>,</td></tr>
<tr><th id="218">218</th><td>	<dfn class="enum" id="AVF_MAC_X722_VF" title='AVF_MAC_X722_VF' data-ref="AVF_MAC_X722_VF">AVF_MAC_X722_VF</dfn>,</td></tr>
<tr><th id="219">219</th><td>	<dfn class="enum" id="AVF_MAC_GENERIC" title='AVF_MAC_GENERIC' data-ref="AVF_MAC_GENERIC">AVF_MAC_GENERIC</dfn>,</td></tr>
<tr><th id="220">220</th><td>};</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><b>enum</b> <dfn class="type def" id="avf_media_type" title='avf_media_type' data-ref="avf_media_type">avf_media_type</dfn> {</td></tr>
<tr><th id="223">223</th><td>	<dfn class="enum" id="AVF_MEDIA_TYPE_UNKNOWN" title='AVF_MEDIA_TYPE_UNKNOWN' data-ref="AVF_MEDIA_TYPE_UNKNOWN">AVF_MEDIA_TYPE_UNKNOWN</dfn> = <var>0</var>,</td></tr>
<tr><th id="224">224</th><td>	<dfn class="enum" id="AVF_MEDIA_TYPE_FIBER" title='AVF_MEDIA_TYPE_FIBER' data-ref="AVF_MEDIA_TYPE_FIBER">AVF_MEDIA_TYPE_FIBER</dfn>,</td></tr>
<tr><th id="225">225</th><td>	<dfn class="enum" id="AVF_MEDIA_TYPE_BASET" title='AVF_MEDIA_TYPE_BASET' data-ref="AVF_MEDIA_TYPE_BASET">AVF_MEDIA_TYPE_BASET</dfn>,</td></tr>
<tr><th id="226">226</th><td>	<dfn class="enum" id="AVF_MEDIA_TYPE_BACKPLANE" title='AVF_MEDIA_TYPE_BACKPLANE' data-ref="AVF_MEDIA_TYPE_BACKPLANE">AVF_MEDIA_TYPE_BACKPLANE</dfn>,</td></tr>
<tr><th id="227">227</th><td>	<dfn class="enum" id="AVF_MEDIA_TYPE_CX4" title='AVF_MEDIA_TYPE_CX4' data-ref="AVF_MEDIA_TYPE_CX4">AVF_MEDIA_TYPE_CX4</dfn>,</td></tr>
<tr><th id="228">228</th><td>	<dfn class="enum" id="AVF_MEDIA_TYPE_DA" title='AVF_MEDIA_TYPE_DA' data-ref="AVF_MEDIA_TYPE_DA">AVF_MEDIA_TYPE_DA</dfn>,</td></tr>
<tr><th id="229">229</th><td>	<dfn class="enum" id="AVF_MEDIA_TYPE_VIRTUAL" title='AVF_MEDIA_TYPE_VIRTUAL' data-ref="AVF_MEDIA_TYPE_VIRTUAL">AVF_MEDIA_TYPE_VIRTUAL</dfn></td></tr>
<tr><th id="230">230</th><td>};</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><b>enum</b> <dfn class="type def" id="avf_fc_mode" title='avf_fc_mode' data-ref="avf_fc_mode">avf_fc_mode</dfn> {</td></tr>
<tr><th id="233">233</th><td>	<dfn class="enum" id="AVF_FC_NONE" title='AVF_FC_NONE' data-ref="AVF_FC_NONE">AVF_FC_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="234">234</th><td>	<dfn class="enum" id="AVF_FC_RX_PAUSE" title='AVF_FC_RX_PAUSE' data-ref="AVF_FC_RX_PAUSE">AVF_FC_RX_PAUSE</dfn>,</td></tr>
<tr><th id="235">235</th><td>	<dfn class="enum" id="AVF_FC_TX_PAUSE" title='AVF_FC_TX_PAUSE' data-ref="AVF_FC_TX_PAUSE">AVF_FC_TX_PAUSE</dfn>,</td></tr>
<tr><th id="236">236</th><td>	<dfn class="enum" id="AVF_FC_FULL" title='AVF_FC_FULL' data-ref="AVF_FC_FULL">AVF_FC_FULL</dfn>,</td></tr>
<tr><th id="237">237</th><td>	<dfn class="enum" id="AVF_FC_PFC" title='AVF_FC_PFC' data-ref="AVF_FC_PFC">AVF_FC_PFC</dfn>,</td></tr>
<tr><th id="238">238</th><td>	<dfn class="enum" id="AVF_FC_DEFAULT" title='AVF_FC_DEFAULT' data-ref="AVF_FC_DEFAULT">AVF_FC_DEFAULT</dfn></td></tr>
<tr><th id="239">239</th><td>};</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><b>enum</b> <dfn class="type def" id="avf_set_fc_aq_failures" title='avf_set_fc_aq_failures' data-ref="avf_set_fc_aq_failures">avf_set_fc_aq_failures</dfn> {</td></tr>
<tr><th id="242">242</th><td>	<dfn class="enum" id="AVF_SET_FC_AQ_FAIL_NONE" title='AVF_SET_FC_AQ_FAIL_NONE' data-ref="AVF_SET_FC_AQ_FAIL_NONE">AVF_SET_FC_AQ_FAIL_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="243">243</th><td>	<dfn class="enum" id="AVF_SET_FC_AQ_FAIL_GET" title='AVF_SET_FC_AQ_FAIL_GET' data-ref="AVF_SET_FC_AQ_FAIL_GET">AVF_SET_FC_AQ_FAIL_GET</dfn> = <var>1</var>,</td></tr>
<tr><th id="244">244</th><td>	<dfn class="enum" id="AVF_SET_FC_AQ_FAIL_SET" title='AVF_SET_FC_AQ_FAIL_SET' data-ref="AVF_SET_FC_AQ_FAIL_SET">AVF_SET_FC_AQ_FAIL_SET</dfn> = <var>2</var>,</td></tr>
<tr><th id="245">245</th><td>	<dfn class="enum" id="AVF_SET_FC_AQ_FAIL_UPDATE" title='AVF_SET_FC_AQ_FAIL_UPDATE' data-ref="AVF_SET_FC_AQ_FAIL_UPDATE">AVF_SET_FC_AQ_FAIL_UPDATE</dfn> = <var>4</var>,</td></tr>
<tr><th id="246">246</th><td>	<dfn class="enum" id="AVF_SET_FC_AQ_FAIL_SET_UPDATE" title='AVF_SET_FC_AQ_FAIL_SET_UPDATE' data-ref="AVF_SET_FC_AQ_FAIL_SET_UPDATE">AVF_SET_FC_AQ_FAIL_SET_UPDATE</dfn> = <var>6</var></td></tr>
<tr><th id="247">247</th><td>};</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><b>enum</b> <dfn class="type def" id="avf_vsi_type" title='avf_vsi_type' data-ref="avf_vsi_type">avf_vsi_type</dfn> {</td></tr>
<tr><th id="250">250</th><td>	<dfn class="enum" id="AVF_VSI_MAIN" title='AVF_VSI_MAIN' data-ref="AVF_VSI_MAIN">AVF_VSI_MAIN</dfn>	= <var>0</var>,</td></tr>
<tr><th id="251">251</th><td>	<dfn class="enum" id="AVF_VSI_VMDQ1" title='AVF_VSI_VMDQ1' data-ref="AVF_VSI_VMDQ1">AVF_VSI_VMDQ1</dfn>	= <var>1</var>,</td></tr>
<tr><th id="252">252</th><td>	<dfn class="enum" id="AVF_VSI_VMDQ2" title='AVF_VSI_VMDQ2' data-ref="AVF_VSI_VMDQ2">AVF_VSI_VMDQ2</dfn>	= <var>2</var>,</td></tr>
<tr><th id="253">253</th><td>	<dfn class="enum" id="AVF_VSI_CTRL" title='AVF_VSI_CTRL' data-ref="AVF_VSI_CTRL">AVF_VSI_CTRL</dfn>	= <var>3</var>,</td></tr>
<tr><th id="254">254</th><td>	<dfn class="enum" id="AVF_VSI_FCOE" title='AVF_VSI_FCOE' data-ref="AVF_VSI_FCOE">AVF_VSI_FCOE</dfn>	= <var>4</var>,</td></tr>
<tr><th id="255">255</th><td>	<dfn class="enum" id="AVF_VSI_MIRROR" title='AVF_VSI_MIRROR' data-ref="AVF_VSI_MIRROR">AVF_VSI_MIRROR</dfn>	= <var>5</var>,</td></tr>
<tr><th id="256">256</th><td>	<dfn class="enum" id="AVF_VSI_SRIOV" title='AVF_VSI_SRIOV' data-ref="AVF_VSI_SRIOV">AVF_VSI_SRIOV</dfn>	= <var>6</var>,</td></tr>
<tr><th id="257">257</th><td>	<dfn class="enum" id="AVF_VSI_FDIR" title='AVF_VSI_FDIR' data-ref="AVF_VSI_FDIR">AVF_VSI_FDIR</dfn>	= <var>7</var>,</td></tr>
<tr><th id="258">258</th><td>	<dfn class="enum" id="AVF_VSI_TYPE_UNKNOWN" title='AVF_VSI_TYPE_UNKNOWN' data-ref="AVF_VSI_TYPE_UNKNOWN">AVF_VSI_TYPE_UNKNOWN</dfn></td></tr>
<tr><th id="259">259</th><td>};</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><b>enum</b> <dfn class="type def" id="avf_queue_type" title='avf_queue_type' data-ref="avf_queue_type">avf_queue_type</dfn> {</td></tr>
<tr><th id="262">262</th><td>	<dfn class="enum" id="AVF_QUEUE_TYPE_RX" title='AVF_QUEUE_TYPE_RX' data-ref="AVF_QUEUE_TYPE_RX">AVF_QUEUE_TYPE_RX</dfn> = <var>0</var>,</td></tr>
<tr><th id="263">263</th><td>	<dfn class="enum" id="AVF_QUEUE_TYPE_TX" title='AVF_QUEUE_TYPE_TX' data-ref="AVF_QUEUE_TYPE_TX">AVF_QUEUE_TYPE_TX</dfn>,</td></tr>
<tr><th id="264">264</th><td>	<dfn class="enum" id="AVF_QUEUE_TYPE_PE_CEQ" title='AVF_QUEUE_TYPE_PE_CEQ' data-ref="AVF_QUEUE_TYPE_PE_CEQ">AVF_QUEUE_TYPE_PE_CEQ</dfn>,</td></tr>
<tr><th id="265">265</th><td>	<dfn class="enum" id="AVF_QUEUE_TYPE_UNKNOWN" title='AVF_QUEUE_TYPE_UNKNOWN' data-ref="AVF_QUEUE_TYPE_UNKNOWN">AVF_QUEUE_TYPE_UNKNOWN</dfn></td></tr>
<tr><th id="266">266</th><td>};</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><b>struct</b> <dfn class="type def" id="avf_link_status" title='avf_link_status' data-ref="avf_link_status">avf_link_status</dfn> {</td></tr>
<tr><th id="269">269</th><td>	<b>enum</b> <a class="type" href="avf_adminq_cmd.h.html#avf_aq_phy_type" title='avf_aq_phy_type' data-ref="avf_aq_phy_type">avf_aq_phy_type</a> <dfn class="decl field" id="avf_link_status::phy_type" title='avf_link_status::phy_type' data-ref="avf_link_status::phy_type">phy_type</dfn>;</td></tr>
<tr><th id="270">270</th><td>	<b>enum</b> <a class="type" href="avf_adminq_cmd.h.html#avf_aq_link_speed" title='avf_aq_link_speed' data-ref="avf_aq_link_speed">avf_aq_link_speed</a> <dfn class="decl field" id="avf_link_status::link_speed" title='avf_link_status::link_speed' data-ref="avf_link_status::link_speed">link_speed</dfn>;</td></tr>
<tr><th id="271">271</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_link_status::link_info" title='avf_link_status::link_info' data-ref="avf_link_status::link_info">link_info</dfn>;</td></tr>
<tr><th id="272">272</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_link_status::an_info" title='avf_link_status::an_info' data-ref="avf_link_status::an_info">an_info</dfn>;</td></tr>
<tr><th id="273">273</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_link_status::req_fec_info" title='avf_link_status::req_fec_info' data-ref="avf_link_status::req_fec_info">req_fec_info</dfn>;</td></tr>
<tr><th id="274">274</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_link_status::fec_info" title='avf_link_status::fec_info' data-ref="avf_link_status::fec_info">fec_info</dfn>;</td></tr>
<tr><th id="275">275</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_link_status::ext_info" title='avf_link_status::ext_info' data-ref="avf_link_status::ext_info">ext_info</dfn>;</td></tr>
<tr><th id="276">276</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_link_status::loopback" title='avf_link_status::loopback' data-ref="avf_link_status::loopback">loopback</dfn>;</td></tr>
<tr><th id="277">277</th><td>	<i>/* is Link Status Event notification to SW enabled */</i></td></tr>
<tr><th id="278">278</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_link_status::lse_enable" title='avf_link_status::lse_enable' data-ref="avf_link_status::lse_enable">lse_enable</dfn>;</td></tr>
<tr><th id="279">279</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_link_status::max_frame_size" title='avf_link_status::max_frame_size' data-ref="avf_link_status::max_frame_size">max_frame_size</dfn>;</td></tr>
<tr><th id="280">280</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_link_status::crc_enable" title='avf_link_status::crc_enable' data-ref="avf_link_status::crc_enable">crc_enable</dfn>;</td></tr>
<tr><th id="281">281</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_link_status::pacing" title='avf_link_status::pacing' data-ref="avf_link_status::pacing">pacing</dfn>;</td></tr>
<tr><th id="282">282</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_link_status::requested_speeds" title='avf_link_status::requested_speeds' data-ref="avf_link_status::requested_speeds">requested_speeds</dfn>;</td></tr>
<tr><th id="283">283</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_link_status::module_type" title='avf_link_status::module_type' data-ref="avf_link_status::module_type">module_type</dfn>[<var>3</var>];</td></tr>
<tr><th id="284">284</th><td>	<i>/* 1st byte: module identifier */</i></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_SFP" data-ref="_M/AVF_MODULE_TYPE_SFP">AVF_MODULE_TYPE_SFP</dfn>		0x03</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_QSFP" data-ref="_M/AVF_MODULE_TYPE_QSFP">AVF_MODULE_TYPE_QSFP</dfn>		0x0D</u></td></tr>
<tr><th id="287">287</th><td>	<i>/* 2nd byte: ethernet compliance codes for 10/40G */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_40G_ACTIVE" data-ref="_M/AVF_MODULE_TYPE_40G_ACTIVE">AVF_MODULE_TYPE_40G_ACTIVE</dfn>	0x01</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_40G_LR4" data-ref="_M/AVF_MODULE_TYPE_40G_LR4">AVF_MODULE_TYPE_40G_LR4</dfn>	0x02</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_40G_SR4" data-ref="_M/AVF_MODULE_TYPE_40G_SR4">AVF_MODULE_TYPE_40G_SR4</dfn>	0x04</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_40G_CR4" data-ref="_M/AVF_MODULE_TYPE_40G_CR4">AVF_MODULE_TYPE_40G_CR4</dfn>	0x08</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_10G_BASE_SR" data-ref="_M/AVF_MODULE_TYPE_10G_BASE_SR">AVF_MODULE_TYPE_10G_BASE_SR</dfn>	0x10</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_10G_BASE_LR" data-ref="_M/AVF_MODULE_TYPE_10G_BASE_LR">AVF_MODULE_TYPE_10G_BASE_LR</dfn>	0x20</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_10G_BASE_LRM" data-ref="_M/AVF_MODULE_TYPE_10G_BASE_LRM">AVF_MODULE_TYPE_10G_BASE_LRM</dfn>	0x40</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_10G_BASE_ER" data-ref="_M/AVF_MODULE_TYPE_10G_BASE_ER">AVF_MODULE_TYPE_10G_BASE_ER</dfn>	0x80</u></td></tr>
<tr><th id="296">296</th><td>	<i>/* 3rd byte: ethernet compliance codes for 1G */</i></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_1000BASE_SX" data-ref="_M/AVF_MODULE_TYPE_1000BASE_SX">AVF_MODULE_TYPE_1000BASE_SX</dfn>	0x01</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_1000BASE_LX" data-ref="_M/AVF_MODULE_TYPE_1000BASE_LX">AVF_MODULE_TYPE_1000BASE_LX</dfn>	0x02</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_1000BASE_CX" data-ref="_M/AVF_MODULE_TYPE_1000BASE_CX">AVF_MODULE_TYPE_1000BASE_CX</dfn>	0x04</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_1000BASE_T" data-ref="_M/AVF_MODULE_TYPE_1000BASE_T">AVF_MODULE_TYPE_1000BASE_T</dfn>	0x08</u></td></tr>
<tr><th id="301">301</th><td>};</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><b>struct</b> <dfn class="type def" id="avf_phy_info" title='avf_phy_info' data-ref="avf_phy_info">avf_phy_info</dfn> {</td></tr>
<tr><th id="304">304</th><td>	<b>struct</b> <a class="type" href="#avf_link_status" title='avf_link_status' data-ref="avf_link_status">avf_link_status</a> <dfn class="decl field" id="avf_phy_info::link_info" title='avf_phy_info::link_info' data-ref="avf_phy_info::link_info">link_info</dfn>;</td></tr>
<tr><th id="305">305</th><td>	<b>struct</b> <a class="type" href="#avf_link_status" title='avf_link_status' data-ref="avf_link_status">avf_link_status</a> <dfn class="decl field" id="avf_phy_info::link_info_old" title='avf_phy_info::link_info_old' data-ref="avf_phy_info::link_info_old">link_info_old</dfn>;</td></tr>
<tr><th id="306">306</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_phy_info::get_link_info" title='avf_phy_info::get_link_info' data-ref="avf_phy_info::get_link_info">get_link_info</dfn>;</td></tr>
<tr><th id="307">307</th><td>	<b>enum</b> <a class="type" href="#avf_media_type" title='avf_media_type' data-ref="avf_media_type">avf_media_type</a> <dfn class="decl field" id="avf_phy_info::media_type" title='avf_phy_info::media_type' data-ref="avf_phy_info::media_type">media_type</dfn>;</td></tr>
<tr><th id="308">308</th><td>	<i>/* all the phy types the NVM is capable of */</i></td></tr>
<tr><th id="309">309</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_phy_info::phy_types" title='avf_phy_info::phy_types' data-ref="avf_phy_info::phy_types">phy_types</dfn>;</td></tr>
<tr><th id="310">310</th><td>};</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_SGMII" data-ref="_M/AVF_CAP_PHY_TYPE_SGMII">AVF_CAP_PHY_TYPE_SGMII</dfn> BIT_ULL(AVF_PHY_TYPE_SGMII)</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_1000BASE_KX" data-ref="_M/AVF_CAP_PHY_TYPE_1000BASE_KX">AVF_CAP_PHY_TYPE_1000BASE_KX</dfn> BIT_ULL(AVF_PHY_TYPE_1000BASE_KX)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_10GBASE_KX4" data-ref="_M/AVF_CAP_PHY_TYPE_10GBASE_KX4">AVF_CAP_PHY_TYPE_10GBASE_KX4</dfn> BIT_ULL(AVF_PHY_TYPE_10GBASE_KX4)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_10GBASE_KR" data-ref="_M/AVF_CAP_PHY_TYPE_10GBASE_KR">AVF_CAP_PHY_TYPE_10GBASE_KR</dfn> BIT_ULL(AVF_PHY_TYPE_10GBASE_KR)</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_40GBASE_KR4" data-ref="_M/AVF_CAP_PHY_TYPE_40GBASE_KR4">AVF_CAP_PHY_TYPE_40GBASE_KR4</dfn> BIT_ULL(AVF_PHY_TYPE_40GBASE_KR4)</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_XAUI" data-ref="_M/AVF_CAP_PHY_TYPE_XAUI">AVF_CAP_PHY_TYPE_XAUI</dfn> BIT_ULL(AVF_PHY_TYPE_XAUI)</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_XFI" data-ref="_M/AVF_CAP_PHY_TYPE_XFI">AVF_CAP_PHY_TYPE_XFI</dfn> BIT_ULL(AVF_PHY_TYPE_XFI)</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_SFI" data-ref="_M/AVF_CAP_PHY_TYPE_SFI">AVF_CAP_PHY_TYPE_SFI</dfn> BIT_ULL(AVF_PHY_TYPE_SFI)</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_XLAUI" data-ref="_M/AVF_CAP_PHY_TYPE_XLAUI">AVF_CAP_PHY_TYPE_XLAUI</dfn> BIT_ULL(AVF_PHY_TYPE_XLAUI)</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_XLPPI" data-ref="_M/AVF_CAP_PHY_TYPE_XLPPI">AVF_CAP_PHY_TYPE_XLPPI</dfn> BIT_ULL(AVF_PHY_TYPE_XLPPI)</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_40GBASE_CR4_CU" data-ref="_M/AVF_CAP_PHY_TYPE_40GBASE_CR4_CU">AVF_CAP_PHY_TYPE_40GBASE_CR4_CU</dfn> BIT_ULL(AVF_PHY_TYPE_40GBASE_CR4_CU)</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_10GBASE_CR1_CU" data-ref="_M/AVF_CAP_PHY_TYPE_10GBASE_CR1_CU">AVF_CAP_PHY_TYPE_10GBASE_CR1_CU</dfn> BIT_ULL(AVF_PHY_TYPE_10GBASE_CR1_CU)</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_10GBASE_AOC" data-ref="_M/AVF_CAP_PHY_TYPE_10GBASE_AOC">AVF_CAP_PHY_TYPE_10GBASE_AOC</dfn> BIT_ULL(AVF_PHY_TYPE_10GBASE_AOC)</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_40GBASE_AOC" data-ref="_M/AVF_CAP_PHY_TYPE_40GBASE_AOC">AVF_CAP_PHY_TYPE_40GBASE_AOC</dfn> BIT_ULL(AVF_PHY_TYPE_40GBASE_AOC)</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_100BASE_TX" data-ref="_M/AVF_CAP_PHY_TYPE_100BASE_TX">AVF_CAP_PHY_TYPE_100BASE_TX</dfn> BIT_ULL(AVF_PHY_TYPE_100BASE_TX)</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_1000BASE_T" data-ref="_M/AVF_CAP_PHY_TYPE_1000BASE_T">AVF_CAP_PHY_TYPE_1000BASE_T</dfn> BIT_ULL(AVF_PHY_TYPE_1000BASE_T)</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_10GBASE_T" data-ref="_M/AVF_CAP_PHY_TYPE_10GBASE_T">AVF_CAP_PHY_TYPE_10GBASE_T</dfn> BIT_ULL(AVF_PHY_TYPE_10GBASE_T)</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_10GBASE_SR" data-ref="_M/AVF_CAP_PHY_TYPE_10GBASE_SR">AVF_CAP_PHY_TYPE_10GBASE_SR</dfn> BIT_ULL(AVF_PHY_TYPE_10GBASE_SR)</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_10GBASE_LR" data-ref="_M/AVF_CAP_PHY_TYPE_10GBASE_LR">AVF_CAP_PHY_TYPE_10GBASE_LR</dfn> BIT_ULL(AVF_PHY_TYPE_10GBASE_LR)</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_10GBASE_SFPP_CU" data-ref="_M/AVF_CAP_PHY_TYPE_10GBASE_SFPP_CU">AVF_CAP_PHY_TYPE_10GBASE_SFPP_CU</dfn> BIT_ULL(AVF_PHY_TYPE_10GBASE_SFPP_CU)</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_10GBASE_CR1" data-ref="_M/AVF_CAP_PHY_TYPE_10GBASE_CR1">AVF_CAP_PHY_TYPE_10GBASE_CR1</dfn> BIT_ULL(AVF_PHY_TYPE_10GBASE_CR1)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_40GBASE_CR4" data-ref="_M/AVF_CAP_PHY_TYPE_40GBASE_CR4">AVF_CAP_PHY_TYPE_40GBASE_CR4</dfn> BIT_ULL(AVF_PHY_TYPE_40GBASE_CR4)</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_40GBASE_SR4" data-ref="_M/AVF_CAP_PHY_TYPE_40GBASE_SR4">AVF_CAP_PHY_TYPE_40GBASE_SR4</dfn> BIT_ULL(AVF_PHY_TYPE_40GBASE_SR4)</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_40GBASE_LR4" data-ref="_M/AVF_CAP_PHY_TYPE_40GBASE_LR4">AVF_CAP_PHY_TYPE_40GBASE_LR4</dfn> BIT_ULL(AVF_PHY_TYPE_40GBASE_LR4)</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_1000BASE_SX" data-ref="_M/AVF_CAP_PHY_TYPE_1000BASE_SX">AVF_CAP_PHY_TYPE_1000BASE_SX</dfn> BIT_ULL(AVF_PHY_TYPE_1000BASE_SX)</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_1000BASE_LX" data-ref="_M/AVF_CAP_PHY_TYPE_1000BASE_LX">AVF_CAP_PHY_TYPE_1000BASE_LX</dfn> BIT_ULL(AVF_PHY_TYPE_1000BASE_LX)</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_1000BASE_T_OPTICAL" data-ref="_M/AVF_CAP_PHY_TYPE_1000BASE_T_OPTICAL">AVF_CAP_PHY_TYPE_1000BASE_T_OPTICAL</dfn> \</u></td></tr>
<tr><th id="339">339</th><td><u>				BIT_ULL(AVF_PHY_TYPE_1000BASE_T_OPTICAL)</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_20GBASE_KR2" data-ref="_M/AVF_CAP_PHY_TYPE_20GBASE_KR2">AVF_CAP_PHY_TYPE_20GBASE_KR2</dfn> BIT_ULL(AVF_PHY_TYPE_20GBASE_KR2)</u></td></tr>
<tr><th id="341">341</th><td><i>/*</i></td></tr>
<tr><th id="342">342</th><td><i> * Defining the macro AVF_TYPE_OFFSET to implement a bit shift for some</i></td></tr>
<tr><th id="343">343</th><td><i> * PHY types. There is an unused bit (31) in the AVF_CAP_PHY_TYPE_* bit</i></td></tr>
<tr><th id="344">344</th><td><i> * fields but no corresponding gap in the avf_aq_phy_type enumeration. So,</i></td></tr>
<tr><th id="345">345</th><td><i> * a shift is needed to adjust for this with values larger than 31. The</i></td></tr>
<tr><th id="346">346</th><td><i> * only affected values are AVF_PHY_TYPE_25GBASE_*.</i></td></tr>
<tr><th id="347">347</th><td><i> */</i></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/AVF_PHY_TYPE_OFFSET" data-ref="_M/AVF_PHY_TYPE_OFFSET">AVF_PHY_TYPE_OFFSET</dfn> 1</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_25GBASE_KR" data-ref="_M/AVF_CAP_PHY_TYPE_25GBASE_KR">AVF_CAP_PHY_TYPE_25GBASE_KR</dfn> BIT_ULL(AVF_PHY_TYPE_25GBASE_KR + \</u></td></tr>
<tr><th id="350">350</th><td><u>					     AVF_PHY_TYPE_OFFSET)</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_25GBASE_CR" data-ref="_M/AVF_CAP_PHY_TYPE_25GBASE_CR">AVF_CAP_PHY_TYPE_25GBASE_CR</dfn> BIT_ULL(AVF_PHY_TYPE_25GBASE_CR + \</u></td></tr>
<tr><th id="352">352</th><td><u>					     AVF_PHY_TYPE_OFFSET)</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_25GBASE_SR" data-ref="_M/AVF_CAP_PHY_TYPE_25GBASE_SR">AVF_CAP_PHY_TYPE_25GBASE_SR</dfn> BIT_ULL(AVF_PHY_TYPE_25GBASE_SR + \</u></td></tr>
<tr><th id="354">354</th><td><u>					     AVF_PHY_TYPE_OFFSET)</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_25GBASE_LR" data-ref="_M/AVF_CAP_PHY_TYPE_25GBASE_LR">AVF_CAP_PHY_TYPE_25GBASE_LR</dfn> BIT_ULL(AVF_PHY_TYPE_25GBASE_LR + \</u></td></tr>
<tr><th id="356">356</th><td><u>					     AVF_PHY_TYPE_OFFSET)</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_25GBASE_AOC" data-ref="_M/AVF_CAP_PHY_TYPE_25GBASE_AOC">AVF_CAP_PHY_TYPE_25GBASE_AOC</dfn> BIT_ULL(AVF_PHY_TYPE_25GBASE_AOC + \</u></td></tr>
<tr><th id="358">358</th><td><u>					     AVF_PHY_TYPE_OFFSET)</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/AVF_CAP_PHY_TYPE_25GBASE_ACC" data-ref="_M/AVF_CAP_PHY_TYPE_25GBASE_ACC">AVF_CAP_PHY_TYPE_25GBASE_ACC</dfn> BIT_ULL(AVF_PHY_TYPE_25GBASE_ACC + \</u></td></tr>
<tr><th id="360">360</th><td><u>					     AVF_PHY_TYPE_OFFSET)</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/AVF_HW_CAP_MAX_GPIO" data-ref="_M/AVF_HW_CAP_MAX_GPIO">AVF_HW_CAP_MAX_GPIO</dfn>			30</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/AVF_HW_CAP_MDIO_PORT_MODE_MDIO" data-ref="_M/AVF_HW_CAP_MDIO_PORT_MODE_MDIO">AVF_HW_CAP_MDIO_PORT_MODE_MDIO</dfn>		0</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/AVF_HW_CAP_MDIO_PORT_MODE_I2C" data-ref="_M/AVF_HW_CAP_MDIO_PORT_MODE_I2C">AVF_HW_CAP_MDIO_PORT_MODE_I2C</dfn>		1</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><b>enum</b> <dfn class="type def" id="avf_acpi_programming_method" title='avf_acpi_programming_method' data-ref="avf_acpi_programming_method">avf_acpi_programming_method</dfn> {</td></tr>
<tr><th id="366">366</th><td>	<dfn class="enum" id="AVF_ACPI_PROGRAMMING_METHOD_HW_FVL" title='AVF_ACPI_PROGRAMMING_METHOD_HW_FVL' data-ref="AVF_ACPI_PROGRAMMING_METHOD_HW_FVL">AVF_ACPI_PROGRAMMING_METHOD_HW_FVL</dfn> = <var>0</var>,</td></tr>
<tr><th id="367">367</th><td>	<dfn class="enum" id="AVF_ACPI_PROGRAMMING_METHOD_AQC_FPK" title='AVF_ACPI_PROGRAMMING_METHOD_AQC_FPK' data-ref="AVF_ACPI_PROGRAMMING_METHOD_AQC_FPK">AVF_ACPI_PROGRAMMING_METHOD_AQC_FPK</dfn> = <var>1</var></td></tr>
<tr><th id="368">368</th><td>};</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/AVF_WOL_SUPPORT_MASK" data-ref="_M/AVF_WOL_SUPPORT_MASK">AVF_WOL_SUPPORT_MASK</dfn>			0x1</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/AVF_ACPI_PROGRAMMING_METHOD_MASK" data-ref="_M/AVF_ACPI_PROGRAMMING_METHOD_MASK">AVF_ACPI_PROGRAMMING_METHOD_MASK</dfn>	0x2</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/AVF_PROXY_SUPPORT_MASK" data-ref="_M/AVF_PROXY_SUPPORT_MASK">AVF_PROXY_SUPPORT_MASK</dfn>			0x4</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><i>/* Capabilities of a PF or a VF or the whole device */</i></td></tr>
<tr><th id="375">375</th><td><b>struct</b> <dfn class="type def" id="avf_hw_capabilities" title='avf_hw_capabilities' data-ref="avf_hw_capabilities">avf_hw_capabilities</dfn> {</td></tr>
<tr><th id="376">376</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>  <dfn class="decl field" id="avf_hw_capabilities::switch_mode" title='avf_hw_capabilities::switch_mode' data-ref="avf_hw_capabilities::switch_mode">switch_mode</dfn>;</td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_IMAGE_TYPE_EVB" data-ref="_M/AVF_NVM_IMAGE_TYPE_EVB">AVF_NVM_IMAGE_TYPE_EVB</dfn>		0x0</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_IMAGE_TYPE_CLOUD" data-ref="_M/AVF_NVM_IMAGE_TYPE_CLOUD">AVF_NVM_IMAGE_TYPE_CLOUD</dfn>	0x2</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_IMAGE_TYPE_UDP_CLOUD" data-ref="_M/AVF_NVM_IMAGE_TYPE_UDP_CLOUD">AVF_NVM_IMAGE_TYPE_UDP_CLOUD</dfn>	0x3</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>  <dfn class="decl field" id="avf_hw_capabilities::management_mode" title='avf_hw_capabilities::management_mode' data-ref="avf_hw_capabilities::management_mode">management_mode</dfn>;</td></tr>
<tr><th id="382">382</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>  <dfn class="decl field" id="avf_hw_capabilities::mng_protocols_over_mctp" title='avf_hw_capabilities::mng_protocols_over_mctp' data-ref="avf_hw_capabilities::mng_protocols_over_mctp">mng_protocols_over_mctp</dfn>;</td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/AVF_MNG_PROTOCOL_PLDM" data-ref="_M/AVF_MNG_PROTOCOL_PLDM">AVF_MNG_PROTOCOL_PLDM</dfn>		0x2</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/AVF_MNG_PROTOCOL_OEM_COMMANDS" data-ref="_M/AVF_MNG_PROTOCOL_OEM_COMMANDS">AVF_MNG_PROTOCOL_OEM_COMMANDS</dfn>	0x4</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/AVF_MNG_PROTOCOL_NCSI" data-ref="_M/AVF_MNG_PROTOCOL_NCSI">AVF_MNG_PROTOCOL_NCSI</dfn>		0x8</u></td></tr>
<tr><th id="386">386</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>  <dfn class="decl field" id="avf_hw_capabilities::npar_enable" title='avf_hw_capabilities::npar_enable' data-ref="avf_hw_capabilities::npar_enable">npar_enable</dfn>;</td></tr>
<tr><th id="387">387</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>  <dfn class="decl field" id="avf_hw_capabilities::os2bmc" title='avf_hw_capabilities::os2bmc' data-ref="avf_hw_capabilities::os2bmc">os2bmc</dfn>;</td></tr>
<tr><th id="388">388</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>  <dfn class="decl field" id="avf_hw_capabilities::valid_functions" title='avf_hw_capabilities::valid_functions' data-ref="avf_hw_capabilities::valid_functions">valid_functions</dfn>;</td></tr>
<tr><th id="389">389</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::sr_iov_1_1" title='avf_hw_capabilities::sr_iov_1_1' data-ref="avf_hw_capabilities::sr_iov_1_1">sr_iov_1_1</dfn>;</td></tr>
<tr><th id="390">390</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::vmdq" title='avf_hw_capabilities::vmdq' data-ref="avf_hw_capabilities::vmdq">vmdq</dfn>;</td></tr>
<tr><th id="391">391</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::evb_802_1_qbg" title='avf_hw_capabilities::evb_802_1_qbg' data-ref="avf_hw_capabilities::evb_802_1_qbg">evb_802_1_qbg</dfn>; <i>/* Edge Virtual Bridging */</i></td></tr>
<tr><th id="392">392</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::evb_802_1_qbh" title='avf_hw_capabilities::evb_802_1_qbh' data-ref="avf_hw_capabilities::evb_802_1_qbh">evb_802_1_qbh</dfn>; <i>/* Bridge Port Extension */</i></td></tr>
<tr><th id="393">393</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::dcb" title='avf_hw_capabilities::dcb' data-ref="avf_hw_capabilities::dcb">dcb</dfn>;</td></tr>
<tr><th id="394">394</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::fcoe" title='avf_hw_capabilities::fcoe' data-ref="avf_hw_capabilities::fcoe">fcoe</dfn>;</td></tr>
<tr><th id="395">395</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::iscsi" title='avf_hw_capabilities::iscsi' data-ref="avf_hw_capabilities::iscsi">iscsi</dfn>; <i>/* Indicates iSCSI enabled */</i></td></tr>
<tr><th id="396">396</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::flex10_enable" title='avf_hw_capabilities::flex10_enable' data-ref="avf_hw_capabilities::flex10_enable">flex10_enable</dfn>;</td></tr>
<tr><th id="397">397</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::flex10_capable" title='avf_hw_capabilities::flex10_capable' data-ref="avf_hw_capabilities::flex10_capable">flex10_capable</dfn>;</td></tr>
<tr><th id="398">398</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>  <dfn class="decl field" id="avf_hw_capabilities::flex10_mode" title='avf_hw_capabilities::flex10_mode' data-ref="avf_hw_capabilities::flex10_mode">flex10_mode</dfn>;</td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX10_MODE_UNKNOWN" data-ref="_M/AVF_FLEX10_MODE_UNKNOWN">AVF_FLEX10_MODE_UNKNOWN</dfn>	0x0</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX10_MODE_DCC" data-ref="_M/AVF_FLEX10_MODE_DCC">AVF_FLEX10_MODE_DCC</dfn>		0x1</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX10_MODE_DCI" data-ref="_M/AVF_FLEX10_MODE_DCI">AVF_FLEX10_MODE_DCI</dfn>		0x2</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::flex10_status" title='avf_hw_capabilities::flex10_status' data-ref="avf_hw_capabilities::flex10_status">flex10_status</dfn>;</td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX10_STATUS_DCC_ERROR" data-ref="_M/AVF_FLEX10_STATUS_DCC_ERROR">AVF_FLEX10_STATUS_DCC_ERROR</dfn>	0x1</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX10_STATUS_VC_MODE" data-ref="_M/AVF_FLEX10_STATUS_VC_MODE">AVF_FLEX10_STATUS_VC_MODE</dfn>	0x2</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::sec_rev_disabled" title='avf_hw_capabilities::sec_rev_disabled' data-ref="avf_hw_capabilities::sec_rev_disabled">sec_rev_disabled</dfn>;</td></tr>
<tr><th id="408">408</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::update_disabled" title='avf_hw_capabilities::update_disabled' data-ref="avf_hw_capabilities::update_disabled">update_disabled</dfn>;</td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_MGMT_SEC_REV_DISABLED" data-ref="_M/AVF_NVM_MGMT_SEC_REV_DISABLED">AVF_NVM_MGMT_SEC_REV_DISABLED</dfn>	0x1</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_MGMT_UPDATE_DISABLED" data-ref="_M/AVF_NVM_MGMT_UPDATE_DISABLED">AVF_NVM_MGMT_UPDATE_DISABLED</dfn>	0x2</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::mgmt_cem" title='avf_hw_capabilities::mgmt_cem' data-ref="avf_hw_capabilities::mgmt_cem">mgmt_cem</dfn>;</td></tr>
<tr><th id="413">413</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::ieee_1588" title='avf_hw_capabilities::ieee_1588' data-ref="avf_hw_capabilities::ieee_1588">ieee_1588</dfn>;</td></tr>
<tr><th id="414">414</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::iwarp" title='avf_hw_capabilities::iwarp' data-ref="avf_hw_capabilities::iwarp">iwarp</dfn>;</td></tr>
<tr><th id="415">415</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::fd" title='avf_hw_capabilities::fd' data-ref="avf_hw_capabilities::fd">fd</dfn>;</td></tr>
<tr><th id="416">416</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::fd_filters_guaranteed" title='avf_hw_capabilities::fd_filters_guaranteed' data-ref="avf_hw_capabilities::fd_filters_guaranteed">fd_filters_guaranteed</dfn>;</td></tr>
<tr><th id="417">417</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::fd_filters_best_effort" title='avf_hw_capabilities::fd_filters_best_effort' data-ref="avf_hw_capabilities::fd_filters_best_effort">fd_filters_best_effort</dfn>;</td></tr>
<tr><th id="418">418</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::rss" title='avf_hw_capabilities::rss' data-ref="avf_hw_capabilities::rss">rss</dfn>;</td></tr>
<tr><th id="419">419</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::rss_table_size" title='avf_hw_capabilities::rss_table_size' data-ref="avf_hw_capabilities::rss_table_size">rss_table_size</dfn>;</td></tr>
<tr><th id="420">420</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::rss_table_entry_width" title='avf_hw_capabilities::rss_table_entry_width' data-ref="avf_hw_capabilities::rss_table_entry_width">rss_table_entry_width</dfn>;</td></tr>
<tr><th id="421">421</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::led" title='avf_hw_capabilities::led' data-ref="avf_hw_capabilities::led">led</dfn>[<a class="macro" href="#361" title="30" data-ref="_M/AVF_HW_CAP_MAX_GPIO">AVF_HW_CAP_MAX_GPIO</a>];</td></tr>
<tr><th id="422">422</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::sdp" title='avf_hw_capabilities::sdp' data-ref="avf_hw_capabilities::sdp">sdp</dfn>[<a class="macro" href="#361" title="30" data-ref="_M/AVF_HW_CAP_MAX_GPIO">AVF_HW_CAP_MAX_GPIO</a>];</td></tr>
<tr><th id="423">423</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::nvm_image_type" title='avf_hw_capabilities::nvm_image_type' data-ref="avf_hw_capabilities::nvm_image_type">nvm_image_type</dfn>;</td></tr>
<tr><th id="424">424</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::num_flow_director_filters" title='avf_hw_capabilities::num_flow_director_filters' data-ref="avf_hw_capabilities::num_flow_director_filters">num_flow_director_filters</dfn>;</td></tr>
<tr><th id="425">425</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::num_vfs" title='avf_hw_capabilities::num_vfs' data-ref="avf_hw_capabilities::num_vfs">num_vfs</dfn>;</td></tr>
<tr><th id="426">426</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::vf_base_id" title='avf_hw_capabilities::vf_base_id' data-ref="avf_hw_capabilities::vf_base_id">vf_base_id</dfn>;</td></tr>
<tr><th id="427">427</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::num_vsis" title='avf_hw_capabilities::num_vsis' data-ref="avf_hw_capabilities::num_vsis">num_vsis</dfn>;</td></tr>
<tr><th id="428">428</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::num_rx_qp" title='avf_hw_capabilities::num_rx_qp' data-ref="avf_hw_capabilities::num_rx_qp">num_rx_qp</dfn>;</td></tr>
<tr><th id="429">429</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::num_tx_qp" title='avf_hw_capabilities::num_tx_qp' data-ref="avf_hw_capabilities::num_tx_qp">num_tx_qp</dfn>;</td></tr>
<tr><th id="430">430</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::base_queue" title='avf_hw_capabilities::base_queue' data-ref="avf_hw_capabilities::base_queue">base_queue</dfn>;</td></tr>
<tr><th id="431">431</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::num_msix_vectors" title='avf_hw_capabilities::num_msix_vectors' data-ref="avf_hw_capabilities::num_msix_vectors">num_msix_vectors</dfn>;</td></tr>
<tr><th id="432">432</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::num_msix_vectors_vf" title='avf_hw_capabilities::num_msix_vectors_vf' data-ref="avf_hw_capabilities::num_msix_vectors_vf">num_msix_vectors_vf</dfn>;</td></tr>
<tr><th id="433">433</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::led_pin_num" title='avf_hw_capabilities::led_pin_num' data-ref="avf_hw_capabilities::led_pin_num">led_pin_num</dfn>;</td></tr>
<tr><th id="434">434</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::sdp_pin_num" title='avf_hw_capabilities::sdp_pin_num' data-ref="avf_hw_capabilities::sdp_pin_num">sdp_pin_num</dfn>;</td></tr>
<tr><th id="435">435</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::mdio_port_num" title='avf_hw_capabilities::mdio_port_num' data-ref="avf_hw_capabilities::mdio_port_num">mdio_port_num</dfn>;</td></tr>
<tr><th id="436">436</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::mdio_port_mode" title='avf_hw_capabilities::mdio_port_mode' data-ref="avf_hw_capabilities::mdio_port_mode">mdio_port_mode</dfn>;</td></tr>
<tr><th id="437">437</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_hw_capabilities::rx_buf_chain_len" title='avf_hw_capabilities::rx_buf_chain_len' data-ref="avf_hw_capabilities::rx_buf_chain_len">rx_buf_chain_len</dfn>;</td></tr>
<tr><th id="438">438</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::enabled_tcmap" title='avf_hw_capabilities::enabled_tcmap' data-ref="avf_hw_capabilities::enabled_tcmap">enabled_tcmap</dfn>;</td></tr>
<tr><th id="439">439</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_capabilities::maxtc" title='avf_hw_capabilities::maxtc' data-ref="avf_hw_capabilities::maxtc">maxtc</dfn>;</td></tr>
<tr><th id="440">440</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_capabilities::wr_csr_prot" title='avf_hw_capabilities::wr_csr_prot' data-ref="avf_hw_capabilities::wr_csr_prot">wr_csr_prot</dfn>;</td></tr>
<tr><th id="441">441</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::apm_wol_support" title='avf_hw_capabilities::apm_wol_support' data-ref="avf_hw_capabilities::apm_wol_support">apm_wol_support</dfn>;</td></tr>
<tr><th id="442">442</th><td>	<b>enum</b> <a class="type" href="#avf_acpi_programming_method" title='avf_acpi_programming_method' data-ref="avf_acpi_programming_method">avf_acpi_programming_method</a> <dfn class="decl field" id="avf_hw_capabilities::acpi_prog_method" title='avf_hw_capabilities::acpi_prog_method' data-ref="avf_hw_capabilities::acpi_prog_method">acpi_prog_method</dfn>;</td></tr>
<tr><th id="443">443</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw_capabilities::proxy_support" title='avf_hw_capabilities::proxy_support' data-ref="avf_hw_capabilities::proxy_support">proxy_support</dfn>;</td></tr>
<tr><th id="444">444</th><td>};</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><b>struct</b> <dfn class="type def" id="avf_mac_info" title='avf_mac_info' data-ref="avf_mac_info">avf_mac_info</dfn> {</td></tr>
<tr><th id="447">447</th><td>	<b>enum</b> <a class="type" href="#avf_mac_type" title='avf_mac_type' data-ref="avf_mac_type">avf_mac_type</a> <dfn class="decl field" id="avf_mac_info::type" title='avf_mac_info::type' data-ref="avf_mac_info::type">type</dfn>;</td></tr>
<tr><th id="448">448</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_mac_info::addr" title='avf_mac_info::addr' data-ref="avf_mac_info::addr">addr</dfn>[<a class="macro" href="#99" title="6" data-ref="_M/ETH_ALEN">ETH_ALEN</a>];</td></tr>
<tr><th id="449">449</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_mac_info::perm_addr" title='avf_mac_info::perm_addr' data-ref="avf_mac_info::perm_addr">perm_addr</dfn>[<a class="macro" href="#99" title="6" data-ref="_M/ETH_ALEN">ETH_ALEN</a>];</td></tr>
<tr><th id="450">450</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_mac_info::san_addr" title='avf_mac_info::san_addr' data-ref="avf_mac_info::san_addr">san_addr</dfn>[<a class="macro" href="#99" title="6" data-ref="_M/ETH_ALEN">ETH_ALEN</a>];</td></tr>
<tr><th id="451">451</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_mac_info::port_addr" title='avf_mac_info::port_addr' data-ref="avf_mac_info::port_addr">port_addr</dfn>[<a class="macro" href="#99" title="6" data-ref="_M/ETH_ALEN">ETH_ALEN</a>];</td></tr>
<tr><th id="452">452</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_mac_info::max_fcoeq" title='avf_mac_info::max_fcoeq' data-ref="avf_mac_info::max_fcoeq">max_fcoeq</dfn>;</td></tr>
<tr><th id="453">453</th><td>};</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><b>enum</b> <dfn class="type def" id="avf_aq_resources_ids" title='avf_aq_resources_ids' data-ref="avf_aq_resources_ids">avf_aq_resources_ids</dfn> {</td></tr>
<tr><th id="456">456</th><td>	<dfn class="enum" id="AVF_NVM_RESOURCE_ID" title='AVF_NVM_RESOURCE_ID' data-ref="AVF_NVM_RESOURCE_ID">AVF_NVM_RESOURCE_ID</dfn> = <var>1</var></td></tr>
<tr><th id="457">457</th><td>};</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><b>enum</b> <dfn class="type def" id="avf_aq_resource_access_type" title='avf_aq_resource_access_type' data-ref="avf_aq_resource_access_type">avf_aq_resource_access_type</dfn> {</td></tr>
<tr><th id="460">460</th><td>	<dfn class="enum" id="AVF_RESOURCE_READ" title='AVF_RESOURCE_READ' data-ref="AVF_RESOURCE_READ">AVF_RESOURCE_READ</dfn> = <var>1</var>,</td></tr>
<tr><th id="461">461</th><td>	<dfn class="enum" id="AVF_RESOURCE_WRITE" title='AVF_RESOURCE_WRITE' data-ref="AVF_RESOURCE_WRITE">AVF_RESOURCE_WRITE</dfn></td></tr>
<tr><th id="462">462</th><td>};</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><b>struct</b> <dfn class="type def" id="avf_nvm_info" title='avf_nvm_info' data-ref="avf_nvm_info">avf_nvm_info</dfn> {</td></tr>
<tr><th id="465">465</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_nvm_info::hw_semaphore_timeout" title='avf_nvm_info::hw_semaphore_timeout' data-ref="avf_nvm_info::hw_semaphore_timeout">hw_semaphore_timeout</dfn>; <i>/* usec global time (GTIME resolution) */</i></td></tr>
<tr><th id="466">466</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_nvm_info::timeout" title='avf_nvm_info::timeout' data-ref="avf_nvm_info::timeout">timeout</dfn>;              <i>/* [ms] */</i></td></tr>
<tr><th id="467">467</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_nvm_info::sr_size" title='avf_nvm_info::sr_size' data-ref="avf_nvm_info::sr_size">sr_size</dfn>;              <i>/* Shadow RAM size in words */</i></td></tr>
<tr><th id="468">468</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_nvm_info::blank_nvm_mode" title='avf_nvm_info::blank_nvm_mode' data-ref="avf_nvm_info::blank_nvm_mode">blank_nvm_mode</dfn>;      <i>/* is NVM empty (no FW present)*/</i></td></tr>
<tr><th id="469">469</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_nvm_info::version" title='avf_nvm_info::version' data-ref="avf_nvm_info::version">version</dfn>;              <i>/* NVM package version */</i></td></tr>
<tr><th id="470">470</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_nvm_info::eetrack" title='avf_nvm_info::eetrack' data-ref="avf_nvm_info::eetrack">eetrack</dfn>;              <i>/* NVM data version */</i></td></tr>
<tr><th id="471">471</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_nvm_info::oem_ver" title='avf_nvm_info::oem_ver' data-ref="avf_nvm_info::oem_ver">oem_ver</dfn>;              <i>/* OEM version info */</i></td></tr>
<tr><th id="472">472</th><td>};</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>/* definitions used in NVM update support */</i></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><b>enum</b> <dfn class="type def" id="avf_nvmupd_cmd" title='avf_nvmupd_cmd' data-ref="avf_nvmupd_cmd">avf_nvmupd_cmd</dfn> {</td></tr>
<tr><th id="477">477</th><td>	<dfn class="enum" id="AVF_NVMUPD_INVALID" title='AVF_NVMUPD_INVALID' data-ref="AVF_NVMUPD_INVALID">AVF_NVMUPD_INVALID</dfn>,</td></tr>
<tr><th id="478">478</th><td>	<dfn class="enum" id="AVF_NVMUPD_READ_CON" title='AVF_NVMUPD_READ_CON' data-ref="AVF_NVMUPD_READ_CON">AVF_NVMUPD_READ_CON</dfn>,</td></tr>
<tr><th id="479">479</th><td>	<dfn class="enum" id="AVF_NVMUPD_READ_SNT" title='AVF_NVMUPD_READ_SNT' data-ref="AVF_NVMUPD_READ_SNT">AVF_NVMUPD_READ_SNT</dfn>,</td></tr>
<tr><th id="480">480</th><td>	<dfn class="enum" id="AVF_NVMUPD_READ_LCB" title='AVF_NVMUPD_READ_LCB' data-ref="AVF_NVMUPD_READ_LCB">AVF_NVMUPD_READ_LCB</dfn>,</td></tr>
<tr><th id="481">481</th><td>	<dfn class="enum" id="AVF_NVMUPD_READ_SA" title='AVF_NVMUPD_READ_SA' data-ref="AVF_NVMUPD_READ_SA">AVF_NVMUPD_READ_SA</dfn>,</td></tr>
<tr><th id="482">482</th><td>	<dfn class="enum" id="AVF_NVMUPD_WRITE_ERA" title='AVF_NVMUPD_WRITE_ERA' data-ref="AVF_NVMUPD_WRITE_ERA">AVF_NVMUPD_WRITE_ERA</dfn>,</td></tr>
<tr><th id="483">483</th><td>	<dfn class="enum" id="AVF_NVMUPD_WRITE_CON" title='AVF_NVMUPD_WRITE_CON' data-ref="AVF_NVMUPD_WRITE_CON">AVF_NVMUPD_WRITE_CON</dfn>,</td></tr>
<tr><th id="484">484</th><td>	<dfn class="enum" id="AVF_NVMUPD_WRITE_SNT" title='AVF_NVMUPD_WRITE_SNT' data-ref="AVF_NVMUPD_WRITE_SNT">AVF_NVMUPD_WRITE_SNT</dfn>,</td></tr>
<tr><th id="485">485</th><td>	<dfn class="enum" id="AVF_NVMUPD_WRITE_LCB" title='AVF_NVMUPD_WRITE_LCB' data-ref="AVF_NVMUPD_WRITE_LCB">AVF_NVMUPD_WRITE_LCB</dfn>,</td></tr>
<tr><th id="486">486</th><td>	<dfn class="enum" id="AVF_NVMUPD_WRITE_SA" title='AVF_NVMUPD_WRITE_SA' data-ref="AVF_NVMUPD_WRITE_SA">AVF_NVMUPD_WRITE_SA</dfn>,</td></tr>
<tr><th id="487">487</th><td>	<dfn class="enum" id="AVF_NVMUPD_CSUM_CON" title='AVF_NVMUPD_CSUM_CON' data-ref="AVF_NVMUPD_CSUM_CON">AVF_NVMUPD_CSUM_CON</dfn>,</td></tr>
<tr><th id="488">488</th><td>	<dfn class="enum" id="AVF_NVMUPD_CSUM_SA" title='AVF_NVMUPD_CSUM_SA' data-ref="AVF_NVMUPD_CSUM_SA">AVF_NVMUPD_CSUM_SA</dfn>,</td></tr>
<tr><th id="489">489</th><td>	<dfn class="enum" id="AVF_NVMUPD_CSUM_LCB" title='AVF_NVMUPD_CSUM_LCB' data-ref="AVF_NVMUPD_CSUM_LCB">AVF_NVMUPD_CSUM_LCB</dfn>,</td></tr>
<tr><th id="490">490</th><td>	<dfn class="enum" id="AVF_NVMUPD_STATUS" title='AVF_NVMUPD_STATUS' data-ref="AVF_NVMUPD_STATUS">AVF_NVMUPD_STATUS</dfn>,</td></tr>
<tr><th id="491">491</th><td>	<dfn class="enum" id="AVF_NVMUPD_EXEC_AQ" title='AVF_NVMUPD_EXEC_AQ' data-ref="AVF_NVMUPD_EXEC_AQ">AVF_NVMUPD_EXEC_AQ</dfn>,</td></tr>
<tr><th id="492">492</th><td>	<dfn class="enum" id="AVF_NVMUPD_GET_AQ_RESULT" title='AVF_NVMUPD_GET_AQ_RESULT' data-ref="AVF_NVMUPD_GET_AQ_RESULT">AVF_NVMUPD_GET_AQ_RESULT</dfn>,</td></tr>
<tr><th id="493">493</th><td>	<dfn class="enum" id="AVF_NVMUPD_GET_AQ_EVENT" title='AVF_NVMUPD_GET_AQ_EVENT' data-ref="AVF_NVMUPD_GET_AQ_EVENT">AVF_NVMUPD_GET_AQ_EVENT</dfn>,</td></tr>
<tr><th id="494">494</th><td>};</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><b>enum</b> <dfn class="type def" id="avf_nvmupd_state" title='avf_nvmupd_state' data-ref="avf_nvmupd_state">avf_nvmupd_state</dfn> {</td></tr>
<tr><th id="497">497</th><td>	<dfn class="enum" id="AVF_NVMUPD_STATE_INIT" title='AVF_NVMUPD_STATE_INIT' data-ref="AVF_NVMUPD_STATE_INIT">AVF_NVMUPD_STATE_INIT</dfn>,</td></tr>
<tr><th id="498">498</th><td>	<dfn class="enum" id="AVF_NVMUPD_STATE_READING" title='AVF_NVMUPD_STATE_READING' data-ref="AVF_NVMUPD_STATE_READING">AVF_NVMUPD_STATE_READING</dfn>,</td></tr>
<tr><th id="499">499</th><td>	<dfn class="enum" id="AVF_NVMUPD_STATE_WRITING" title='AVF_NVMUPD_STATE_WRITING' data-ref="AVF_NVMUPD_STATE_WRITING">AVF_NVMUPD_STATE_WRITING</dfn>,</td></tr>
<tr><th id="500">500</th><td>	<dfn class="enum" id="AVF_NVMUPD_STATE_INIT_WAIT" title='AVF_NVMUPD_STATE_INIT_WAIT' data-ref="AVF_NVMUPD_STATE_INIT_WAIT">AVF_NVMUPD_STATE_INIT_WAIT</dfn>,</td></tr>
<tr><th id="501">501</th><td>	<dfn class="enum" id="AVF_NVMUPD_STATE_WRITE_WAIT" title='AVF_NVMUPD_STATE_WRITE_WAIT' data-ref="AVF_NVMUPD_STATE_WRITE_WAIT">AVF_NVMUPD_STATE_WRITE_WAIT</dfn>,</td></tr>
<tr><th id="502">502</th><td>	<dfn class="enum" id="AVF_NVMUPD_STATE_ERROR" title='AVF_NVMUPD_STATE_ERROR' data-ref="AVF_NVMUPD_STATE_ERROR">AVF_NVMUPD_STATE_ERROR</dfn></td></tr>
<tr><th id="503">503</th><td>};</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><i>/* nvm_access definition and its masks/shifts need to be accessible to</i></td></tr>
<tr><th id="506">506</th><td><i> * application, core driver, and shared code.  Where is the right file?</i></td></tr>
<tr><th id="507">507</th><td><i> */</i></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_READ" data-ref="_M/AVF_NVM_READ">AVF_NVM_READ</dfn>	0xB</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_WRITE" data-ref="_M/AVF_NVM_WRITE">AVF_NVM_WRITE</dfn>	0xC</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_MOD_PNT_MASK" data-ref="_M/AVF_NVM_MOD_PNT_MASK">AVF_NVM_MOD_PNT_MASK</dfn> 0xFF</u></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_TRANS_SHIFT" data-ref="_M/AVF_NVM_TRANS_SHIFT">AVF_NVM_TRANS_SHIFT</dfn>			8</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_TRANS_MASK" data-ref="_M/AVF_NVM_TRANS_MASK">AVF_NVM_TRANS_MASK</dfn>			(0xf &lt;&lt; AVF_NVM_TRANS_SHIFT)</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_PRESERVATION_FLAGS_SHIFT" data-ref="_M/AVF_NVM_PRESERVATION_FLAGS_SHIFT">AVF_NVM_PRESERVATION_FLAGS_SHIFT</dfn>	12</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_PRESERVATION_FLAGS_MASK" data-ref="_M/AVF_NVM_PRESERVATION_FLAGS_MASK">AVF_NVM_PRESERVATION_FLAGS_MASK</dfn> \</u></td></tr>
<tr><th id="517">517</th><td><u>				(0x3 &lt;&lt; AVF_NVM_PRESERVATION_FLAGS_SHIFT)</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_PRESERVATION_FLAGS_SELECTED" data-ref="_M/AVF_NVM_PRESERVATION_FLAGS_SELECTED">AVF_NVM_PRESERVATION_FLAGS_SELECTED</dfn>	0x01</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_PRESERVATION_FLAGS_ALL" data-ref="_M/AVF_NVM_PRESERVATION_FLAGS_ALL">AVF_NVM_PRESERVATION_FLAGS_ALL</dfn>		0x02</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_CON" data-ref="_M/AVF_NVM_CON">AVF_NVM_CON</dfn>				0x0</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_SNT" data-ref="_M/AVF_NVM_SNT">AVF_NVM_SNT</dfn>				0x1</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_LCB" data-ref="_M/AVF_NVM_LCB">AVF_NVM_LCB</dfn>				0x2</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_SA" data-ref="_M/AVF_NVM_SA">AVF_NVM_SA</dfn>				(AVF_NVM_SNT | AVF_NVM_LCB)</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_ERA" data-ref="_M/AVF_NVM_ERA">AVF_NVM_ERA</dfn>				0x4</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_CSUM" data-ref="_M/AVF_NVM_CSUM">AVF_NVM_CSUM</dfn>				0x8</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_AQE" data-ref="_M/AVF_NVM_AQE">AVF_NVM_AQE</dfn>				0xe</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_EXEC" data-ref="_M/AVF_NVM_EXEC">AVF_NVM_EXEC</dfn>				0xf</u></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_ADAPT_SHIFT" data-ref="_M/AVF_NVM_ADAPT_SHIFT">AVF_NVM_ADAPT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_ADAPT_MASK" data-ref="_M/AVF_NVM_ADAPT_MASK">AVF_NVM_ADAPT_MASK</dfn>	(0xffffULL &lt;&lt; AVF_NVM_ADAPT_SHIFT)</u></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/AVF_NVMUPD_MAX_DATA" data-ref="_M/AVF_NVMUPD_MAX_DATA">AVF_NVMUPD_MAX_DATA</dfn>	4096</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/AVF_NVMUPD_IFACE_TIMEOUT" data-ref="_M/AVF_NVMUPD_IFACE_TIMEOUT">AVF_NVMUPD_IFACE_TIMEOUT</dfn> 2 /* seconds */</u></td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><b>struct</b> <dfn class="type def" id="avf_nvm_access" title='avf_nvm_access' data-ref="avf_nvm_access">avf_nvm_access</dfn> {</td></tr>
<tr><th id="536">536</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_nvm_access::command" title='avf_nvm_access::command' data-ref="avf_nvm_access::command">command</dfn>;</td></tr>
<tr><th id="537">537</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_nvm_access::config" title='avf_nvm_access::config' data-ref="avf_nvm_access::config">config</dfn>;</td></tr>
<tr><th id="538">538</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_nvm_access::offset" title='avf_nvm_access::offset' data-ref="avf_nvm_access::offset">offset</dfn>;	<i>/* in bytes */</i></td></tr>
<tr><th id="539">539</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_nvm_access::data_size" title='avf_nvm_access::data_size' data-ref="avf_nvm_access::data_size">data_size</dfn>;	<i>/* in bytes */</i></td></tr>
<tr><th id="540">540</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_nvm_access::data" title='avf_nvm_access::data' data-ref="avf_nvm_access::data">data</dfn>[<var>1</var>];</td></tr>
<tr><th id="541">541</th><td>};</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><i>/* (Q)SFP module access definitions */</i></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/AVF_I2C_EEPROM_DEV_ADDR" data-ref="_M/AVF_I2C_EEPROM_DEV_ADDR">AVF_I2C_EEPROM_DEV_ADDR</dfn>	0xA0</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/AVF_I2C_EEPROM_DEV_ADDR2" data-ref="_M/AVF_I2C_EEPROM_DEV_ADDR2">AVF_I2C_EEPROM_DEV_ADDR2</dfn>	0xA2</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_ADDR" data-ref="_M/AVF_MODULE_TYPE_ADDR">AVF_MODULE_TYPE_ADDR</dfn>		0x00</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_REVISION_ADDR" data-ref="_M/AVF_MODULE_REVISION_ADDR">AVF_MODULE_REVISION_ADDR</dfn>	0x01</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_SFF_8472_COMP" data-ref="_M/AVF_MODULE_SFF_8472_COMP">AVF_MODULE_SFF_8472_COMP</dfn>	0x5E</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_SFF_8472_SWAP" data-ref="_M/AVF_MODULE_SFF_8472_SWAP">AVF_MODULE_SFF_8472_SWAP</dfn>	0x5C</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_SFF_ADDR_MODE" data-ref="_M/AVF_MODULE_SFF_ADDR_MODE">AVF_MODULE_SFF_ADDR_MODE</dfn>	0x04</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_SFF_DIAG_CAPAB" data-ref="_M/AVF_MODULE_SFF_DIAG_CAPAB">AVF_MODULE_SFF_DIAG_CAPAB</dfn>	0x40</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_QSFP_PLUS" data-ref="_M/AVF_MODULE_TYPE_QSFP_PLUS">AVF_MODULE_TYPE_QSFP_PLUS</dfn>	0x0D</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_TYPE_QSFP28" data-ref="_M/AVF_MODULE_TYPE_QSFP28">AVF_MODULE_TYPE_QSFP28</dfn>		0x11</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/AVF_MODULE_QSFP_MAX_LEN" data-ref="_M/AVF_MODULE_QSFP_MAX_LEN">AVF_MODULE_QSFP_MAX_LEN</dfn>	640</u></td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><i>/* PCI bus types */</i></td></tr>
<tr><th id="557">557</th><td><b>enum</b> <dfn class="type def" id="avf_bus_type" title='avf_bus_type' data-ref="avf_bus_type">avf_bus_type</dfn> {</td></tr>
<tr><th id="558">558</th><td>	<dfn class="enum" id="avf_bus_type_unknown" title='avf_bus_type_unknown' data-ref="avf_bus_type_unknown">avf_bus_type_unknown</dfn> = <var>0</var>,</td></tr>
<tr><th id="559">559</th><td>	<dfn class="enum" id="avf_bus_type_pci" title='avf_bus_type_pci' data-ref="avf_bus_type_pci">avf_bus_type_pci</dfn>,</td></tr>
<tr><th id="560">560</th><td>	<dfn class="enum" id="avf_bus_type_pcix" title='avf_bus_type_pcix' data-ref="avf_bus_type_pcix">avf_bus_type_pcix</dfn>,</td></tr>
<tr><th id="561">561</th><td>	<dfn class="enum" id="avf_bus_type_pci_express" title='avf_bus_type_pci_express' data-ref="avf_bus_type_pci_express">avf_bus_type_pci_express</dfn>,</td></tr>
<tr><th id="562">562</th><td>	<dfn class="enum" id="avf_bus_type_reserved" title='avf_bus_type_reserved' data-ref="avf_bus_type_reserved">avf_bus_type_reserved</dfn></td></tr>
<tr><th id="563">563</th><td>};</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><i>/* PCI bus speeds */</i></td></tr>
<tr><th id="566">566</th><td><b>enum</b> <dfn class="type def" id="avf_bus_speed" title='avf_bus_speed' data-ref="avf_bus_speed">avf_bus_speed</dfn> {</td></tr>
<tr><th id="567">567</th><td>	<dfn class="enum" id="avf_bus_speed_unknown" title='avf_bus_speed_unknown' data-ref="avf_bus_speed_unknown">avf_bus_speed_unknown</dfn>	= <var>0</var>,</td></tr>
<tr><th id="568">568</th><td>	<dfn class="enum" id="avf_bus_speed_33" title='avf_bus_speed_33' data-ref="avf_bus_speed_33">avf_bus_speed_33</dfn>	= <var>33</var>,</td></tr>
<tr><th id="569">569</th><td>	<dfn class="enum" id="avf_bus_speed_66" title='avf_bus_speed_66' data-ref="avf_bus_speed_66">avf_bus_speed_66</dfn>	= <var>66</var>,</td></tr>
<tr><th id="570">570</th><td>	<dfn class="enum" id="avf_bus_speed_100" title='avf_bus_speed_100' data-ref="avf_bus_speed_100">avf_bus_speed_100</dfn>	= <var>100</var>,</td></tr>
<tr><th id="571">571</th><td>	<dfn class="enum" id="avf_bus_speed_120" title='avf_bus_speed_120' data-ref="avf_bus_speed_120">avf_bus_speed_120</dfn>	= <var>120</var>,</td></tr>
<tr><th id="572">572</th><td>	<dfn class="enum" id="avf_bus_speed_133" title='avf_bus_speed_133' data-ref="avf_bus_speed_133">avf_bus_speed_133</dfn>	= <var>133</var>,</td></tr>
<tr><th id="573">573</th><td>	<dfn class="enum" id="avf_bus_speed_2500" title='avf_bus_speed_2500' data-ref="avf_bus_speed_2500">avf_bus_speed_2500</dfn>	= <var>2500</var>,</td></tr>
<tr><th id="574">574</th><td>	<dfn class="enum" id="avf_bus_speed_5000" title='avf_bus_speed_5000' data-ref="avf_bus_speed_5000">avf_bus_speed_5000</dfn>	= <var>5000</var>,</td></tr>
<tr><th id="575">575</th><td>	<dfn class="enum" id="avf_bus_speed_8000" title='avf_bus_speed_8000' data-ref="avf_bus_speed_8000">avf_bus_speed_8000</dfn>	= <var>8000</var>,</td></tr>
<tr><th id="576">576</th><td>	<dfn class="enum" id="avf_bus_speed_reserved" title='avf_bus_speed_reserved' data-ref="avf_bus_speed_reserved">avf_bus_speed_reserved</dfn></td></tr>
<tr><th id="577">577</th><td>};</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><i>/* PCI bus widths */</i></td></tr>
<tr><th id="580">580</th><td><b>enum</b> <dfn class="type def" id="avf_bus_width" title='avf_bus_width' data-ref="avf_bus_width">avf_bus_width</dfn> {</td></tr>
<tr><th id="581">581</th><td>	<dfn class="enum" id="avf_bus_width_unknown" title='avf_bus_width_unknown' data-ref="avf_bus_width_unknown">avf_bus_width_unknown</dfn>	= <var>0</var>,</td></tr>
<tr><th id="582">582</th><td>	<dfn class="enum" id="avf_bus_width_pcie_x1" title='avf_bus_width_pcie_x1' data-ref="avf_bus_width_pcie_x1">avf_bus_width_pcie_x1</dfn>	= <var>1</var>,</td></tr>
<tr><th id="583">583</th><td>	<dfn class="enum" id="avf_bus_width_pcie_x2" title='avf_bus_width_pcie_x2' data-ref="avf_bus_width_pcie_x2">avf_bus_width_pcie_x2</dfn>	= <var>2</var>,</td></tr>
<tr><th id="584">584</th><td>	<dfn class="enum" id="avf_bus_width_pcie_x4" title='avf_bus_width_pcie_x4' data-ref="avf_bus_width_pcie_x4">avf_bus_width_pcie_x4</dfn>	= <var>4</var>,</td></tr>
<tr><th id="585">585</th><td>	<dfn class="enum" id="avf_bus_width_pcie_x8" title='avf_bus_width_pcie_x8' data-ref="avf_bus_width_pcie_x8">avf_bus_width_pcie_x8</dfn>	= <var>8</var>,</td></tr>
<tr><th id="586">586</th><td>	<dfn class="enum" id="avf_bus_width_32" title='avf_bus_width_32' data-ref="avf_bus_width_32">avf_bus_width_32</dfn>	= <var>32</var>,</td></tr>
<tr><th id="587">587</th><td>	<dfn class="enum" id="avf_bus_width_64" title='avf_bus_width_64' data-ref="avf_bus_width_64">avf_bus_width_64</dfn>	= <var>64</var>,</td></tr>
<tr><th id="588">588</th><td>	<dfn class="enum" id="avf_bus_width_reserved" title='avf_bus_width_reserved' data-ref="avf_bus_width_reserved">avf_bus_width_reserved</dfn></td></tr>
<tr><th id="589">589</th><td>};</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><i>/* Bus parameters */</i></td></tr>
<tr><th id="592">592</th><td><b>struct</b> <dfn class="type def" id="avf_bus_info" title='avf_bus_info' data-ref="avf_bus_info">avf_bus_info</dfn> {</td></tr>
<tr><th id="593">593</th><td>	<b>enum</b> <a class="type" href="#avf_bus_speed" title='avf_bus_speed' data-ref="avf_bus_speed">avf_bus_speed</a> <dfn class="decl field" id="avf_bus_info::speed" title='avf_bus_info::speed' data-ref="avf_bus_info::speed">speed</dfn>;</td></tr>
<tr><th id="594">594</th><td>	<b>enum</b> <a class="type" href="#avf_bus_width" title='avf_bus_width' data-ref="avf_bus_width">avf_bus_width</a> <dfn class="decl field" id="avf_bus_info::width" title='avf_bus_info::width' data-ref="avf_bus_info::width">width</dfn>;</td></tr>
<tr><th id="595">595</th><td>	<b>enum</b> <a class="type" href="#avf_bus_type" title='avf_bus_type' data-ref="avf_bus_type">avf_bus_type</a> <dfn class="decl field" id="avf_bus_info::type" title='avf_bus_info::type' data-ref="avf_bus_info::type">type</dfn>;</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_bus_info::func" title='avf_bus_info::func' data-ref="avf_bus_info::func">func</dfn>;</td></tr>
<tr><th id="598">598</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_bus_info::device" title='avf_bus_info::device' data-ref="avf_bus_info::device">device</dfn>;</td></tr>
<tr><th id="599">599</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_bus_info::lan_id" title='avf_bus_info::lan_id' data-ref="avf_bus_info::lan_id">lan_id</dfn>;</td></tr>
<tr><th id="600">600</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_bus_info::bus_id" title='avf_bus_info::bus_id' data-ref="avf_bus_info::bus_id">bus_id</dfn>;</td></tr>
<tr><th id="601">601</th><td>};</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><i>/* Flow control (FC) parameters */</i></td></tr>
<tr><th id="604">604</th><td><b>struct</b> <dfn class="type def" id="avf_fc_info" title='avf_fc_info' data-ref="avf_fc_info">avf_fc_info</dfn> {</td></tr>
<tr><th id="605">605</th><td>	<b>enum</b> <a class="type" href="#avf_fc_mode" title='avf_fc_mode' data-ref="avf_fc_mode">avf_fc_mode</a> <dfn class="decl field" id="avf_fc_info::current_mode" title='avf_fc_info::current_mode' data-ref="avf_fc_info::current_mode">current_mode</dfn>; <i>/* FC mode in effect */</i></td></tr>
<tr><th id="606">606</th><td>	<b>enum</b> <a class="type" href="#avf_fc_mode" title='avf_fc_mode' data-ref="avf_fc_mode">avf_fc_mode</a> <dfn class="decl field" id="avf_fc_info::requested_mode" title='avf_fc_info::requested_mode' data-ref="avf_fc_info::requested_mode">requested_mode</dfn>; <i>/* FC mode requested by caller */</i></td></tr>
<tr><th id="607">607</th><td>};</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/AVF_MAX_TRAFFIC_CLASS" data-ref="_M/AVF_MAX_TRAFFIC_CLASS">AVF_MAX_TRAFFIC_CLASS</dfn>		8</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/AVF_MAX_USER_PRIORITY" data-ref="_M/AVF_MAX_USER_PRIORITY">AVF_MAX_USER_PRIORITY</dfn>		8</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/AVF_DCBX_MAX_APPS" data-ref="_M/AVF_DCBX_MAX_APPS">AVF_DCBX_MAX_APPS</dfn>		32</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/AVF_LLDPDU_SIZE" data-ref="_M/AVF_LLDPDU_SIZE">AVF_LLDPDU_SIZE</dfn>		1500</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/AVF_TLV_STATUS_OPER" data-ref="_M/AVF_TLV_STATUS_OPER">AVF_TLV_STATUS_OPER</dfn>		0x1</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/AVF_TLV_STATUS_SYNC" data-ref="_M/AVF_TLV_STATUS_SYNC">AVF_TLV_STATUS_SYNC</dfn>		0x2</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/AVF_TLV_STATUS_ERR" data-ref="_M/AVF_TLV_STATUS_ERR">AVF_TLV_STATUS_ERR</dfn>		0x4</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/AVF_CEE_OPER_MAX_APPS" data-ref="_M/AVF_CEE_OPER_MAX_APPS">AVF_CEE_OPER_MAX_APPS</dfn>		3</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/AVF_APP_PROTOID_FCOE" data-ref="_M/AVF_APP_PROTOID_FCOE">AVF_APP_PROTOID_FCOE</dfn>		0x8906</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/AVF_APP_PROTOID_ISCSI" data-ref="_M/AVF_APP_PROTOID_ISCSI">AVF_APP_PROTOID_ISCSI</dfn>		0x0cbc</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/AVF_APP_PROTOID_FIP" data-ref="_M/AVF_APP_PROTOID_FIP">AVF_APP_PROTOID_FIP</dfn>		0x8914</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/AVF_APP_SEL_ETHTYPE" data-ref="_M/AVF_APP_SEL_ETHTYPE">AVF_APP_SEL_ETHTYPE</dfn>		0x1</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/AVF_APP_SEL_TCPIP" data-ref="_M/AVF_APP_SEL_TCPIP">AVF_APP_SEL_TCPIP</dfn>		0x2</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/AVF_CEE_APP_SEL_ETHTYPE" data-ref="_M/AVF_CEE_APP_SEL_ETHTYPE">AVF_CEE_APP_SEL_ETHTYPE</dfn>	0x0</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/AVF_CEE_APP_SEL_TCPIP" data-ref="_M/AVF_CEE_APP_SEL_TCPIP">AVF_CEE_APP_SEL_TCPIP</dfn>		0x1</u></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><i>/* CEE or IEEE 802.1Qaz ETS Configuration data */</i></td></tr>
<tr><th id="626">626</th><td><b>struct</b> <dfn class="type def" id="avf_dcb_ets_config" title='avf_dcb_ets_config' data-ref="avf_dcb_ets_config">avf_dcb_ets_config</dfn> {</td></tr>
<tr><th id="627">627</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_dcb_ets_config::willing" title='avf_dcb_ets_config::willing' data-ref="avf_dcb_ets_config::willing">willing</dfn>;</td></tr>
<tr><th id="628">628</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_dcb_ets_config::cbs" title='avf_dcb_ets_config::cbs' data-ref="avf_dcb_ets_config::cbs">cbs</dfn>;</td></tr>
<tr><th id="629">629</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_dcb_ets_config::maxtcs" title='avf_dcb_ets_config::maxtcs' data-ref="avf_dcb_ets_config::maxtcs">maxtcs</dfn>;</td></tr>
<tr><th id="630">630</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_dcb_ets_config::prioritytable" title='avf_dcb_ets_config::prioritytable' data-ref="avf_dcb_ets_config::prioritytable">prioritytable</dfn>[<a class="macro" href="#609" title="8" data-ref="_M/AVF_MAX_TRAFFIC_CLASS">AVF_MAX_TRAFFIC_CLASS</a>];</td></tr>
<tr><th id="631">631</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_dcb_ets_config::tcbwtable" title='avf_dcb_ets_config::tcbwtable' data-ref="avf_dcb_ets_config::tcbwtable">tcbwtable</dfn>[<a class="macro" href="#609" title="8" data-ref="_M/AVF_MAX_TRAFFIC_CLASS">AVF_MAX_TRAFFIC_CLASS</a>];</td></tr>
<tr><th id="632">632</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_dcb_ets_config::tsatable" title='avf_dcb_ets_config::tsatable' data-ref="avf_dcb_ets_config::tsatable">tsatable</dfn>[<a class="macro" href="#609" title="8" data-ref="_M/AVF_MAX_TRAFFIC_CLASS">AVF_MAX_TRAFFIC_CLASS</a>];</td></tr>
<tr><th id="633">633</th><td>};</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td><i>/* CEE or IEEE 802.1Qaz PFC Configuration data */</i></td></tr>
<tr><th id="636">636</th><td><b>struct</b> <dfn class="type def" id="avf_dcb_pfc_config" title='avf_dcb_pfc_config' data-ref="avf_dcb_pfc_config">avf_dcb_pfc_config</dfn> {</td></tr>
<tr><th id="637">637</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_dcb_pfc_config::willing" title='avf_dcb_pfc_config::willing' data-ref="avf_dcb_pfc_config::willing">willing</dfn>;</td></tr>
<tr><th id="638">638</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_dcb_pfc_config::mbc" title='avf_dcb_pfc_config::mbc' data-ref="avf_dcb_pfc_config::mbc">mbc</dfn>;</td></tr>
<tr><th id="639">639</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_dcb_pfc_config::pfccap" title='avf_dcb_pfc_config::pfccap' data-ref="avf_dcb_pfc_config::pfccap">pfccap</dfn>;</td></tr>
<tr><th id="640">640</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_dcb_pfc_config::pfcenable" title='avf_dcb_pfc_config::pfcenable' data-ref="avf_dcb_pfc_config::pfcenable">pfcenable</dfn>;</td></tr>
<tr><th id="641">641</th><td>};</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><i>/* CEE or IEEE 802.1Qaz Application Priority data */</i></td></tr>
<tr><th id="644">644</th><td><b>struct</b> <dfn class="type def" id="avf_dcb_app_priority_table" title='avf_dcb_app_priority_table' data-ref="avf_dcb_app_priority_table">avf_dcb_app_priority_table</dfn> {</td></tr>
<tr><th id="645">645</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="avf_dcb_app_priority_table::priority" title='avf_dcb_app_priority_table::priority' data-ref="avf_dcb_app_priority_table::priority">priority</dfn>;</td></tr>
<tr><th id="646">646</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="avf_dcb_app_priority_table::selector" title='avf_dcb_app_priority_table::selector' data-ref="avf_dcb_app_priority_table::selector">selector</dfn>;</td></tr>
<tr><th id="647">647</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_dcb_app_priority_table::protocolid" title='avf_dcb_app_priority_table::protocolid' data-ref="avf_dcb_app_priority_table::protocolid">protocolid</dfn>;</td></tr>
<tr><th id="648">648</th><td>};</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><b>struct</b> <dfn class="type def" id="avf_dcbx_config" title='avf_dcbx_config' data-ref="avf_dcbx_config">avf_dcbx_config</dfn> {</td></tr>
<tr><th id="651">651</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="avf_dcbx_config::dcbx_mode" title='avf_dcbx_config::dcbx_mode' data-ref="avf_dcbx_config::dcbx_mode">dcbx_mode</dfn>;</td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/AVF_DCBX_MODE_CEE" data-ref="_M/AVF_DCBX_MODE_CEE">AVF_DCBX_MODE_CEE</dfn>	0x1</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/AVF_DCBX_MODE_IEEE" data-ref="_M/AVF_DCBX_MODE_IEEE">AVF_DCBX_MODE_IEEE</dfn>	0x2</u></td></tr>
<tr><th id="654">654</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="avf_dcbx_config::app_mode" title='avf_dcbx_config::app_mode' data-ref="avf_dcbx_config::app_mode">app_mode</dfn>;</td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/AVF_DCBX_APPS_NON_WILLING" data-ref="_M/AVF_DCBX_APPS_NON_WILLING">AVF_DCBX_APPS_NON_WILLING</dfn>	0x1</u></td></tr>
<tr><th id="656">656</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_dcbx_config::numapps" title='avf_dcbx_config::numapps' data-ref="avf_dcbx_config::numapps">numapps</dfn>;</td></tr>
<tr><th id="657">657</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_dcbx_config::tlv_status" title='avf_dcbx_config::tlv_status' data-ref="avf_dcbx_config::tlv_status">tlv_status</dfn>; <i>/* CEE mode TLV status */</i></td></tr>
<tr><th id="658">658</th><td>	<b>struct</b> <a class="type" href="#avf_dcb_ets_config" title='avf_dcb_ets_config' data-ref="avf_dcb_ets_config">avf_dcb_ets_config</a> <dfn class="decl field" id="avf_dcbx_config::etscfg" title='avf_dcbx_config::etscfg' data-ref="avf_dcbx_config::etscfg">etscfg</dfn>;</td></tr>
<tr><th id="659">659</th><td>	<b>struct</b> <a class="type" href="#avf_dcb_ets_config" title='avf_dcb_ets_config' data-ref="avf_dcb_ets_config">avf_dcb_ets_config</a> <dfn class="decl field" id="avf_dcbx_config::etsrec" title='avf_dcbx_config::etsrec' data-ref="avf_dcbx_config::etsrec">etsrec</dfn>;</td></tr>
<tr><th id="660">660</th><td>	<b>struct</b> <a class="type" href="#avf_dcb_pfc_config" title='avf_dcb_pfc_config' data-ref="avf_dcb_pfc_config">avf_dcb_pfc_config</a> <dfn class="decl field" id="avf_dcbx_config::pfc" title='avf_dcbx_config::pfc' data-ref="avf_dcbx_config::pfc">pfc</dfn>;</td></tr>
<tr><th id="661">661</th><td>	<b>struct</b> <a class="type" href="#avf_dcb_app_priority_table" title='avf_dcb_app_priority_table' data-ref="avf_dcb_app_priority_table">avf_dcb_app_priority_table</a> <dfn class="decl field" id="avf_dcbx_config::app" title='avf_dcbx_config::app' data-ref="avf_dcbx_config::app">app</dfn>[<a class="macro" href="#611" title="32" data-ref="_M/AVF_DCBX_MAX_APPS">AVF_DCBX_MAX_APPS</a>];</td></tr>
<tr><th id="662">662</th><td>};</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><i>/* Port hardware description */</i></td></tr>
<tr><th id="665">665</th><td><b>struct</b> <dfn class="type def" id="avf_hw" title='avf_hw' data-ref="avf_hw">avf_hw</dfn> {</td></tr>
<tr><th id="666">666</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="decl field" id="avf_hw::hw_addr" title='avf_hw::hw_addr' data-ref="avf_hw::hw_addr">hw_addr</dfn>;</td></tr>
<tr><th id="667">667</th><td>	<em>void</em> *<dfn class="decl field" id="avf_hw::back" title='avf_hw::back' data-ref="avf_hw::back">back</dfn>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>	<i>/* subsystem structs */</i></td></tr>
<tr><th id="670">670</th><td>	<b>struct</b> <a class="type" href="#avf_phy_info" title='avf_phy_info' data-ref="avf_phy_info">avf_phy_info</a> <dfn class="decl field" id="avf_hw::phy" title='avf_hw::phy' data-ref="avf_hw::phy">phy</dfn>;</td></tr>
<tr><th id="671">671</th><td>	<b>struct</b> <a class="type" href="#avf_mac_info" title='avf_mac_info' data-ref="avf_mac_info">avf_mac_info</a> <dfn class="decl field" id="avf_hw::mac" title='avf_hw::mac' data-ref="avf_hw::mac">mac</dfn>;</td></tr>
<tr><th id="672">672</th><td>	<b>struct</b> <a class="type" href="#avf_bus_info" title='avf_bus_info' data-ref="avf_bus_info">avf_bus_info</a> <dfn class="decl field" id="avf_hw::bus" title='avf_hw::bus' data-ref="avf_hw::bus">bus</dfn>;</td></tr>
<tr><th id="673">673</th><td>	<b>struct</b> <a class="type" href="#avf_nvm_info" title='avf_nvm_info' data-ref="avf_nvm_info">avf_nvm_info</a> <dfn class="decl field" id="avf_hw::nvm" title='avf_hw::nvm' data-ref="avf_hw::nvm">nvm</dfn>;</td></tr>
<tr><th id="674">674</th><td>	<b>struct</b> <a class="type" href="#avf_fc_info" title='avf_fc_info' data-ref="avf_fc_info">avf_fc_info</a> <dfn class="decl field" id="avf_hw::fc" title='avf_hw::fc' data-ref="avf_hw::fc">fc</dfn>;</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>	<i>/* pci info */</i></td></tr>
<tr><th id="677">677</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::device_id" title='avf_hw::device_id' data-ref="avf_hw::device_id">device_id</dfn>;</td></tr>
<tr><th id="678">678</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::vendor_id" title='avf_hw::vendor_id' data-ref="avf_hw::vendor_id">vendor_id</dfn>;</td></tr>
<tr><th id="679">679</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::subsystem_device_id" title='avf_hw::subsystem_device_id' data-ref="avf_hw::subsystem_device_id">subsystem_device_id</dfn>;</td></tr>
<tr><th id="680">680</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::subsystem_vendor_id" title='avf_hw::subsystem_vendor_id' data-ref="avf_hw::subsystem_vendor_id">subsystem_vendor_id</dfn>;</td></tr>
<tr><th id="681">681</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_hw::revision_id" title='avf_hw::revision_id' data-ref="avf_hw::revision_id">revision_id</dfn>;</td></tr>
<tr><th id="682">682</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_hw::port" title='avf_hw::port' data-ref="avf_hw::port">port</dfn>;</td></tr>
<tr><th id="683">683</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw::adapter_stopped" title='avf_hw::adapter_stopped' data-ref="avf_hw::adapter_stopped">adapter_stopped</dfn>;</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>	<i>/* capabilities for entire device and PCI func */</i></td></tr>
<tr><th id="686">686</th><td>	<b>struct</b> <a class="type" href="#avf_hw_capabilities" title='avf_hw_capabilities' data-ref="avf_hw_capabilities">avf_hw_capabilities</a> <dfn class="decl field" id="avf_hw::dev_caps" title='avf_hw::dev_caps' data-ref="avf_hw::dev_caps">dev_caps</dfn>;</td></tr>
<tr><th id="687">687</th><td>	<b>struct</b> <a class="type" href="#avf_hw_capabilities" title='avf_hw_capabilities' data-ref="avf_hw_capabilities">avf_hw_capabilities</a> <dfn class="decl field" id="avf_hw::func_caps" title='avf_hw::func_caps' data-ref="avf_hw::func_caps">func_caps</dfn>;</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>	<i>/* Flow Director shared filter space */</i></td></tr>
<tr><th id="690">690</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::fdir_shared_filter_count" title='avf_hw::fdir_shared_filter_count' data-ref="avf_hw::fdir_shared_filter_count">fdir_shared_filter_count</dfn>;</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>	<i>/* device profile info */</i></td></tr>
<tr><th id="693">693</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="avf_hw::pf_id" title='avf_hw::pf_id' data-ref="avf_hw::pf_id">pf_id</dfn>;</td></tr>
<tr><th id="694">694</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::main_vsi_seid" title='avf_hw::main_vsi_seid' data-ref="avf_hw::main_vsi_seid">main_vsi_seid</dfn>;</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>	<i>/* for multi-function MACs */</i></td></tr>
<tr><th id="697">697</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::partition_id" title='avf_hw::partition_id' data-ref="avf_hw::partition_id">partition_id</dfn>;</td></tr>
<tr><th id="698">698</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::num_partitions" title='avf_hw::num_partitions' data-ref="avf_hw::num_partitions">num_partitions</dfn>;</td></tr>
<tr><th id="699">699</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::num_ports" title='avf_hw::num_ports' data-ref="avf_hw::num_ports">num_ports</dfn>;</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>	<i>/* Closest numa node to the device */</i></td></tr>
<tr><th id="702">702</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::numa_node" title='avf_hw::numa_node' data-ref="avf_hw::numa_node">numa_node</dfn>;</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>	<i>/* Admin Queue info */</i></td></tr>
<tr><th id="705">705</th><td>	<b>struct</b> <a class="type" href="avf_adminq.h.html#avf_adminq_info" title='avf_adminq_info' data-ref="avf_adminq_info">avf_adminq_info</a> <dfn class="decl field" id="avf_hw::aq" title='avf_hw::aq' data-ref="avf_hw::aq">aq</dfn>;</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>	<i>/* state of nvm update process */</i></td></tr>
<tr><th id="708">708</th><td>	<b>enum</b> <a class="type" href="#avf_nvmupd_state" title='avf_nvmupd_state' data-ref="avf_nvmupd_state">avf_nvmupd_state</a> <dfn class="decl field" id="avf_hw::nvmupd_state" title='avf_hw::nvmupd_state' data-ref="avf_hw::nvmupd_state">nvmupd_state</dfn>;</td></tr>
<tr><th id="709">709</th><td>	<b>struct</b> <a class="type" href="avf_adminq_cmd.h.html#avf_aq_desc" title='avf_aq_desc' data-ref="avf_aq_desc">avf_aq_desc</a> <dfn class="decl field" id="avf_hw::nvm_wb_desc" title='avf_hw::nvm_wb_desc' data-ref="avf_hw::nvm_wb_desc">nvm_wb_desc</dfn>;</td></tr>
<tr><th id="710">710</th><td>	<b>struct</b> <a class="type" href="avf_adminq_cmd.h.html#avf_aq_desc" title='avf_aq_desc' data-ref="avf_aq_desc">avf_aq_desc</a> <dfn class="decl field" id="avf_hw::nvm_aq_event_desc" title='avf_hw::nvm_aq_event_desc' data-ref="avf_hw::nvm_aq_event_desc">nvm_aq_event_desc</dfn>;</td></tr>
<tr><th id="711">711</th><td>	<b>struct</b> <a class="type" href="avf_osdep.h.html#avf_virt_mem" title='avf_virt_mem' data-ref="avf_virt_mem">avf_virt_mem</a> <dfn class="decl field" id="avf_hw::nvm_buff" title='avf_hw::nvm_buff' data-ref="avf_hw::nvm_buff">nvm_buff</dfn>;</td></tr>
<tr><th id="712">712</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_hw::nvm_release_on_done" title='avf_hw::nvm_release_on_done' data-ref="avf_hw::nvm_release_on_done">nvm_release_on_done</dfn>;</td></tr>
<tr><th id="713">713</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::nvm_wait_opcode" title='avf_hw::nvm_wait_opcode' data-ref="avf_hw::nvm_wait_opcode">nvm_wait_opcode</dfn>;</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>	<i>/* HMC info */</i></td></tr>
<tr><th id="716">716</th><td>	<b>struct</b> <a class="type" href="avf_hmc.h.html#avf_hmc_info" title='avf_hmc_info' data-ref="avf_hmc_info">avf_hmc_info</a> <dfn class="decl field" id="avf_hw::hmc" title='avf_hw::hmc' data-ref="avf_hw::hmc">hmc</dfn>; <i>/* HMC info struct */</i></td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>	<i>/* LLDP/DCBX Status */</i></td></tr>
<tr><th id="719">719</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::dcbx_status" title='avf_hw::dcbx_status' data-ref="avf_hw::dcbx_status">dcbx_status</dfn>;</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>	<i>/* DCBX info */</i></td></tr>
<tr><th id="722">722</th><td>	<b>struct</b> <a class="type" href="#avf_dcbx_config" title='avf_dcbx_config' data-ref="avf_dcbx_config">avf_dcbx_config</a> <dfn class="decl field" id="avf_hw::local_dcbx_config" title='avf_hw::local_dcbx_config' data-ref="avf_hw::local_dcbx_config">local_dcbx_config</dfn>; <i>/* Oper/Local Cfg */</i></td></tr>
<tr><th id="723">723</th><td>	<b>struct</b> <a class="type" href="#avf_dcbx_config" title='avf_dcbx_config' data-ref="avf_dcbx_config">avf_dcbx_config</a> <dfn class="decl field" id="avf_hw::remote_dcbx_config" title='avf_hw::remote_dcbx_config' data-ref="avf_hw::remote_dcbx_config">remote_dcbx_config</dfn>; <i>/* Peer Cfg */</i></td></tr>
<tr><th id="724">724</th><td>	<b>struct</b> <a class="type" href="#avf_dcbx_config" title='avf_dcbx_config' data-ref="avf_dcbx_config">avf_dcbx_config</a> <dfn class="decl field" id="avf_hw::desired_dcbx_config" title='avf_hw::desired_dcbx_config' data-ref="avf_hw::desired_dcbx_config">desired_dcbx_config</dfn>; <i>/* CEE Desired Cfg */</i></td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>	<i>/* WoL and proxy support */</i></td></tr>
<tr><th id="727">727</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::num_wol_proxy_filters" title='avf_hw::num_wol_proxy_filters' data-ref="avf_hw::num_wol_proxy_filters">num_wol_proxy_filters</dfn>;</td></tr>
<tr><th id="728">728</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::wol_proxy_vsi_seid" title='avf_hw::wol_proxy_vsi_seid' data-ref="avf_hw::wol_proxy_vsi_seid">wol_proxy_vsi_seid</dfn>;</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/AVF_HW_FLAG_AQ_SRCTL_ACCESS_ENABLE" data-ref="_M/AVF_HW_FLAG_AQ_SRCTL_ACCESS_ENABLE">AVF_HW_FLAG_AQ_SRCTL_ACCESS_ENABLE</dfn> BIT_ULL(0)</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/AVF_HW_FLAG_802_1AD_CAPABLE" data-ref="_M/AVF_HW_FLAG_802_1AD_CAPABLE">AVF_HW_FLAG_802_1AD_CAPABLE</dfn>        BIT_ULL(1)</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/AVF_HW_FLAG_AQ_PHY_ACCESS_CAPABLE" data-ref="_M/AVF_HW_FLAG_AQ_PHY_ACCESS_CAPABLE">AVF_HW_FLAG_AQ_PHY_ACCESS_CAPABLE</dfn>  BIT_ULL(2)</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/AVF_HW_FLAG_NVM_READ_REQUIRES_LOCK" data-ref="_M/AVF_HW_FLAG_NVM_READ_REQUIRES_LOCK">AVF_HW_FLAG_NVM_READ_REQUIRES_LOCK</dfn> BIT_ULL(3)</u></td></tr>
<tr><th id="734">734</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw::flags" title='avf_hw::flags' data-ref="avf_hw::flags">flags</dfn>;</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>	<i>/* Used in set switch config AQ command */</i></td></tr>
<tr><th id="737">737</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::switch_tag" title='avf_hw::switch_tag' data-ref="avf_hw::switch_tag">switch_tag</dfn>;</td></tr>
<tr><th id="738">738</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::first_tag" title='avf_hw::first_tag' data-ref="avf_hw::first_tag">first_tag</dfn>;</td></tr>
<tr><th id="739">739</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_hw::second_tag" title='avf_hw::second_tag' data-ref="avf_hw::second_tag">second_tag</dfn>;</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>	<i>/* debug mask */</i></td></tr>
<tr><th id="742">742</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw::debug_mask" title='avf_hw::debug_mask' data-ref="avf_hw::debug_mask">debug_mask</dfn>;</td></tr>
<tr><th id="743">743</th><td>	<em>char</em> <dfn class="decl field" id="avf_hw::err_str" title='avf_hw::err_str' data-ref="avf_hw::err_str">err_str</dfn>[<var>16</var>];</td></tr>
<tr><th id="744">744</th><td>};</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><a class="macro" href="avf_osdep.h.html#27" title="static" data-ref="_M/STATIC">STATIC</a> <a class="macro" href="avf_osdep.h.html#26" title="inline" data-ref="_M/INLINE">INLINE</a> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl def fn" id="avf_is_vf" title='avf_is_vf' data-ref="avf_is_vf">avf_is_vf</dfn>(<b>struct</b> <a class="type" href="#avf_hw" title='avf_hw' data-ref="avf_hw">avf_hw</a> *<dfn class="local col7 decl" id="67hw" title='hw' data-type='struct avf_hw *' data-ref="67hw">hw</dfn>)</td></tr>
<tr><th id="747">747</th><td>{</td></tr>
<tr><th id="748">748</th><td>	<b>return</b> (<a class="local col7 ref" href="#67hw" title='hw' data-ref="67hw">hw</a>-&gt;<a class="ref field" href="#avf_hw::mac" title='avf_hw::mac' data-ref="avf_hw::mac">mac</a>.<a class="ref field" href="#avf_mac_info::type" title='avf_mac_info::type' data-ref="avf_mac_info::type">type</a> == <a class="enum" href="#AVF_MAC_VF" title='AVF_MAC_VF' data-ref="AVF_MAC_VF">AVF_MAC_VF</a> ||</td></tr>
<tr><th id="749">749</th><td>		<a class="local col7 ref" href="#67hw" title='hw' data-ref="67hw">hw</a>-&gt;<a class="ref field" href="#avf_hw::mac" title='avf_hw::mac' data-ref="avf_hw::mac">mac</a>.<a class="ref field" href="#avf_mac_info::type" title='avf_mac_info::type' data-ref="avf_mac_info::type">type</a> == <a class="enum" href="#AVF_MAC_X722_VF" title='AVF_MAC_X722_VF' data-ref="AVF_MAC_X722_VF">AVF_MAC_X722_VF</a>);</td></tr>
<tr><th id="750">750</th><td>}</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><b>struct</b> <dfn class="type def" id="avf_driver_version" title='avf_driver_version' data-ref="avf_driver_version">avf_driver_version</dfn> {</td></tr>
<tr><th id="753">753</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_driver_version::major_version" title='avf_driver_version::major_version' data-ref="avf_driver_version::major_version">major_version</dfn>;</td></tr>
<tr><th id="754">754</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_driver_version::minor_version" title='avf_driver_version::minor_version' data-ref="avf_driver_version::minor_version">minor_version</dfn>;</td></tr>
<tr><th id="755">755</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_driver_version::build_version" title='avf_driver_version::build_version' data-ref="avf_driver_version::build_version">build_version</dfn>;</td></tr>
<tr><th id="756">756</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_driver_version::subbuild_version" title='avf_driver_version::subbuild_version' data-ref="avf_driver_version::subbuild_version">subbuild_version</dfn>;</td></tr>
<tr><th id="757">757</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_driver_version::driver_string" title='avf_driver_version::driver_string' data-ref="avf_driver_version::driver_string">driver_string</dfn>[<var>32</var>];</td></tr>
<tr><th id="758">758</th><td>};</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td><i>/* RX Descriptors */</i></td></tr>
<tr><th id="761">761</th><td><b>union</b> <dfn class="type def" id="avf_16byte_rx_desc" title='avf_16byte_rx_desc' data-ref="avf_16byte_rx_desc">avf_16byte_rx_desc</dfn> {</td></tr>
<tr><th id="762">762</th><td>	<b>struct</b> {</td></tr>
<tr><th id="763">763</th><td>		<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_16byte_rx_desc::(anonymous)::pkt_addr" title='avf_16byte_rx_desc::(anonymous struct)::pkt_addr' data-ref="avf_16byte_rx_desc::(anonymous)::pkt_addr">pkt_addr</dfn>; <i>/* Packet buffer address */</i></td></tr>
<tr><th id="764">764</th><td>		<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_16byte_rx_desc::(anonymous)::hdr_addr" title='avf_16byte_rx_desc::(anonymous struct)::hdr_addr' data-ref="avf_16byte_rx_desc::(anonymous)::hdr_addr">hdr_addr</dfn>; <i>/* Header buffer address */</i></td></tr>
<tr><th id="765">765</th><td>	} <dfn class="decl field" id="avf_16byte_rx_desc::read" title='avf_16byte_rx_desc::read' data-ref="avf_16byte_rx_desc::read">read</dfn>;</td></tr>
<tr><th id="766">766</th><td>	<b>struct</b> {</td></tr>
<tr><th id="767">767</th><td>		<b>struct</b> {</td></tr>
<tr><th id="768">768</th><td>			<b>struct</b> {</td></tr>
<tr><th id="769">769</th><td>				<b>union</b> {</td></tr>
<tr><th id="770">770</th><td>					<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousstruct)::(anonymous)::mirroring_status" title='avf_16byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous struct)::(anonymous union)::mirroring_status' data-ref="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousstruct)::(anonymous)::mirroring_status">mirroring_status</dfn>;</td></tr>
<tr><th id="771">771</th><td>					<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousstruct)::(anonymous)::fcoe_ctx_id" title='avf_16byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous struct)::(anonymous union)::fcoe_ctx_id' data-ref="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousstruct)::(anonymous)::fcoe_ctx_id">fcoe_ctx_id</dfn>;</td></tr>
<tr><th id="772">772</th><td>				} <dfn class="decl field" id="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::mirr_fcoe" title='avf_16byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous struct)::mirr_fcoe' data-ref="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::mirr_fcoe">mirr_fcoe</dfn>;</td></tr>
<tr><th id="773">773</th><td>				<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::l2tag1" title='avf_16byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous struct)::l2tag1' data-ref="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::l2tag1">l2tag1</dfn>;</td></tr>
<tr><th id="774">774</th><td>			} <dfn class="decl field" id="avf_16byte_rx_desc::(anonymousstruct)::(anonymous)::lo_dword" title='avf_16byte_rx_desc::(anonymous struct)::(anonymous struct)::lo_dword' data-ref="avf_16byte_rx_desc::(anonymousstruct)::(anonymous)::lo_dword">lo_dword</dfn>;</td></tr>
<tr><th id="775">775</th><td>			<b>union</b> {</td></tr>
<tr><th id="776">776</th><td>				<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss" title='avf_16byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::rss' data-ref="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss">rss</dfn>; <i>/* RSS Hash */</i></td></tr>
<tr><th id="777">777</th><td>				<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::fd_id" title='avf_16byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::fd_id' data-ref="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::fd_id">fd_id</dfn>; <i>/* Flow director filter id */</i></td></tr>
<tr><th id="778">778</th><td>				<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::fcoe_param" title='avf_16byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::fcoe_param' data-ref="avf_16byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::fcoe_param">fcoe_param</dfn>; <i>/* FCoE DDP Context id */</i></td></tr>
<tr><th id="779">779</th><td>			} <dfn class="decl field" id="avf_16byte_rx_desc::(anonymousstruct)::(anonymous)::hi_dword" title='avf_16byte_rx_desc::(anonymous struct)::(anonymous struct)::hi_dword' data-ref="avf_16byte_rx_desc::(anonymousstruct)::(anonymous)::hi_dword">hi_dword</dfn>;</td></tr>
<tr><th id="780">780</th><td>		} <dfn class="decl field" id="avf_16byte_rx_desc::(anonymous)::qword0" title='avf_16byte_rx_desc::(anonymous struct)::qword0' data-ref="avf_16byte_rx_desc::(anonymous)::qword0">qword0</dfn>;</td></tr>
<tr><th id="781">781</th><td>		<b>struct</b> {</td></tr>
<tr><th id="782">782</th><td>			<i>/* ext status/error/pktype/length */</i></td></tr>
<tr><th id="783">783</th><td>			<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_16byte_rx_desc::(anonymousstruct)::(anonymous)::status_error_len" title='avf_16byte_rx_desc::(anonymous struct)::(anonymous struct)::status_error_len' data-ref="avf_16byte_rx_desc::(anonymousstruct)::(anonymous)::status_error_len">status_error_len</dfn>;</td></tr>
<tr><th id="784">784</th><td>		} <dfn class="decl field" id="avf_16byte_rx_desc::(anonymous)::qword1" title='avf_16byte_rx_desc::(anonymous struct)::qword1' data-ref="avf_16byte_rx_desc::(anonymous)::qword1">qword1</dfn>;</td></tr>
<tr><th id="785">785</th><td>	} <dfn class="decl field" id="avf_16byte_rx_desc::wb" title='avf_16byte_rx_desc::wb' data-ref="avf_16byte_rx_desc::wb">wb</dfn>;  <i>/* writeback */</i></td></tr>
<tr><th id="786">786</th><td>};</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td><b>union</b> <dfn class="type def" id="avf_32byte_rx_desc" title='avf_32byte_rx_desc' data-ref="avf_32byte_rx_desc">avf_32byte_rx_desc</dfn> {</td></tr>
<tr><th id="789">789</th><td>	<b>struct</b> {</td></tr>
<tr><th id="790">790</th><td>		<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a>  <dfn class="decl field" id="avf_32byte_rx_desc::(anonymous)::pkt_addr" title='avf_32byte_rx_desc::(anonymous struct)::pkt_addr' data-ref="avf_32byte_rx_desc::(anonymous)::pkt_addr">pkt_addr</dfn>; <i>/* Packet buffer address */</i></td></tr>
<tr><th id="791">791</th><td>		<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a>  <dfn class="decl field" id="avf_32byte_rx_desc::(anonymous)::hdr_addr" title='avf_32byte_rx_desc::(anonymous struct)::hdr_addr' data-ref="avf_32byte_rx_desc::(anonymous)::hdr_addr">hdr_addr</dfn>; <i>/* Header buffer address */</i></td></tr>
<tr><th id="792">792</th><td>			<i>/* bit 0 of hdr_buffer_addr is DD bit */</i></td></tr>
<tr><th id="793">793</th><td>		<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a>  <dfn class="decl field" id="avf_32byte_rx_desc::(anonymous)::rsvd1" title='avf_32byte_rx_desc::(anonymous struct)::rsvd1' data-ref="avf_32byte_rx_desc::(anonymous)::rsvd1">rsvd1</dfn>;</td></tr>
<tr><th id="794">794</th><td>		<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a>  <dfn class="decl field" id="avf_32byte_rx_desc::(anonymous)::rsvd2" title='avf_32byte_rx_desc::(anonymous struct)::rsvd2' data-ref="avf_32byte_rx_desc::(anonymous)::rsvd2">rsvd2</dfn>;</td></tr>
<tr><th id="795">795</th><td>	} <dfn class="decl field" id="avf_32byte_rx_desc::read" title='avf_32byte_rx_desc::read' data-ref="avf_32byte_rx_desc::read">read</dfn>;</td></tr>
<tr><th id="796">796</th><td>	<b>struct</b> {</td></tr>
<tr><th id="797">797</th><td>		<b>struct</b> {</td></tr>
<tr><th id="798">798</th><td>			<b>struct</b> {</td></tr>
<tr><th id="799">799</th><td>				<b>union</b> {</td></tr>
<tr><th id="800">800</th><td>					<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousstruct)::(anonymous)::mirroring_status" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous struct)::(anonymous union)::mirroring_status' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousstruct)::(anonymous)::mirroring_status">mirroring_status</dfn>;</td></tr>
<tr><th id="801">801</th><td>					<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousstruct)::(anonymous)::fcoe_ctx_id" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous struct)::(anonymous union)::fcoe_ctx_id' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousstruct)::(anonymous)::fcoe_ctx_id">fcoe_ctx_id</dfn>;</td></tr>
<tr><th id="802">802</th><td>				} <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::mirr_fcoe" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous struct)::mirr_fcoe' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::mirr_fcoe">mirr_fcoe</dfn>;</td></tr>
<tr><th id="803">803</th><td>				<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::l2tag1" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous struct)::l2tag1' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::l2tag1">l2tag1</dfn>;</td></tr>
<tr><th id="804">804</th><td>			} <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::lo_dword" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::lo_dword' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::lo_dword">lo_dword</dfn>;</td></tr>
<tr><th id="805">805</th><td>			<b>union</b> {</td></tr>
<tr><th id="806">806</th><td>				<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::rss' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss">rss</dfn>; <i>/* RSS Hash */</i></td></tr>
<tr><th id="807">807</th><td>				<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::fcoe_param" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::fcoe_param' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::fcoe_param">fcoe_param</dfn>; <i>/* FCoE DDP Context id */</i></td></tr>
<tr><th id="808">808</th><td>				<i>/* Flow director filter id in case of</i></td></tr>
<tr><th id="809">809</th><td><i>				 * Programming status desc WB</i></td></tr>
<tr><th id="810">810</th><td><i>				 */</i></td></tr>
<tr><th id="811">811</th><td>				<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::fd_id" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::fd_id' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::fd_id">fd_id</dfn>;</td></tr>
<tr><th id="812">812</th><td>			} <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::hi_dword" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::hi_dword' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::hi_dword">hi_dword</dfn>;</td></tr>
<tr><th id="813">813</th><td>		} <dfn class="decl field" id="avf_32byte_rx_desc::(anonymous)::qword0" title='avf_32byte_rx_desc::(anonymous struct)::qword0' data-ref="avf_32byte_rx_desc::(anonymous)::qword0">qword0</dfn>;</td></tr>
<tr><th id="814">814</th><td>		<b>struct</b> {</td></tr>
<tr><th id="815">815</th><td>			<i>/* status/error/pktype/length */</i></td></tr>
<tr><th id="816">816</th><td>			<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::status_error_len" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::status_error_len' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::status_error_len">status_error_len</dfn>;</td></tr>
<tr><th id="817">817</th><td>		} <dfn class="decl field" id="avf_32byte_rx_desc::(anonymous)::qword1" title='avf_32byte_rx_desc::(anonymous struct)::qword1' data-ref="avf_32byte_rx_desc::(anonymous)::qword1">qword1</dfn>;</td></tr>
<tr><th id="818">818</th><td>		<b>struct</b> {</td></tr>
<tr><th id="819">819</th><td>			<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::ext_status" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::ext_status' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::ext_status">ext_status</dfn>; <i>/* extended status */</i></td></tr>
<tr><th id="820">820</th><td>			<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::rsvd" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::rsvd' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::rsvd">rsvd</dfn>;</td></tr>
<tr><th id="821">821</th><td>			<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::l2tag2_1" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::l2tag2_1' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::l2tag2_1">l2tag2_1</dfn>;</td></tr>
<tr><th id="822">822</th><td>			<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::l2tag2_2" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::l2tag2_2' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::l2tag2_2">l2tag2_2</dfn>;</td></tr>
<tr><th id="823">823</th><td>		} <dfn class="decl field" id="avf_32byte_rx_desc::(anonymous)::qword2" title='avf_32byte_rx_desc::(anonymous struct)::qword2' data-ref="avf_32byte_rx_desc::(anonymous)::qword2">qword2</dfn>;</td></tr>
<tr><th id="824">824</th><td>		<b>struct</b> {</td></tr>
<tr><th id="825">825</th><td>			<b>union</b> {</td></tr>
<tr><th id="826">826</th><td>				<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::flex_bytes_lo" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::flex_bytes_lo' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::flex_bytes_lo">flex_bytes_lo</dfn>;</td></tr>
<tr><th id="827">827</th><td>				<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::pe_status" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::pe_status' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::pe_status">pe_status</dfn>;</td></tr>
<tr><th id="828">828</th><td>			} <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::lo_dword" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::lo_dword' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::lo_dword">lo_dword</dfn>;</td></tr>
<tr><th id="829">829</th><td>			<b>union</b> {</td></tr>
<tr><th id="830">830</th><td>				<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::flex_bytes_hi" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::flex_bytes_hi' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::flex_bytes_hi">flex_bytes_hi</dfn>;</td></tr>
<tr><th id="831">831</th><td>				<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::fd_id" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::fd_id' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::fd_id">fd_id</dfn>;</td></tr>
<tr><th id="832">832</th><td>			} <dfn class="decl field" id="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::hi_dword" title='avf_32byte_rx_desc::(anonymous struct)::(anonymous struct)::hi_dword' data-ref="avf_32byte_rx_desc::(anonymousstruct)::(anonymous)::hi_dword">hi_dword</dfn>;</td></tr>
<tr><th id="833">833</th><td>		} <dfn class="decl field" id="avf_32byte_rx_desc::(anonymous)::qword3" title='avf_32byte_rx_desc::(anonymous struct)::qword3' data-ref="avf_32byte_rx_desc::(anonymous)::qword3">qword3</dfn>;</td></tr>
<tr><th id="834">834</th><td>	} <dfn class="decl field" id="avf_32byte_rx_desc::wb" title='avf_32byte_rx_desc::wb' data-ref="avf_32byte_rx_desc::wb">wb</dfn>;  <i>/* writeback */</i></td></tr>
<tr><th id="835">835</th><td>};</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW0_MIRROR_STATUS_SHIFT" data-ref="_M/AVF_RXD_QW0_MIRROR_STATUS_SHIFT">AVF_RXD_QW0_MIRROR_STATUS_SHIFT</dfn>	8</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW0_MIRROR_STATUS_MASK" data-ref="_M/AVF_RXD_QW0_MIRROR_STATUS_MASK">AVF_RXD_QW0_MIRROR_STATUS_MASK</dfn>	(0x3FUL &lt;&lt; \</u></td></tr>
<tr><th id="839">839</th><td><u>					 AVF_RXD_QW0_MIRROR_STATUS_SHIFT)</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW0_FCOEINDX_SHIFT" data-ref="_M/AVF_RXD_QW0_FCOEINDX_SHIFT">AVF_RXD_QW0_FCOEINDX_SHIFT</dfn>	0</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW0_FCOEINDX_MASK" data-ref="_M/AVF_RXD_QW0_FCOEINDX_MASK">AVF_RXD_QW0_FCOEINDX_MASK</dfn>	(0xFFFUL &lt;&lt; \</u></td></tr>
<tr><th id="842">842</th><td><u>					 AVF_RXD_QW0_FCOEINDX_SHIFT)</u></td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td><b>enum</b> <dfn class="type def" id="avf_rx_desc_status_bits" title='avf_rx_desc_status_bits' data-ref="avf_rx_desc_status_bits">avf_rx_desc_status_bits</dfn> {</td></tr>
<tr><th id="845">845</th><td>	<i>/* Note: These are predefined bit offsets */</i></td></tr>
<tr><th id="846">846</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_DD_SHIFT" title='AVF_RX_DESC_STATUS_DD_SHIFT' data-ref="AVF_RX_DESC_STATUS_DD_SHIFT">AVF_RX_DESC_STATUS_DD_SHIFT</dfn>		= <var>0</var>,</td></tr>
<tr><th id="847">847</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_EOF_SHIFT" title='AVF_RX_DESC_STATUS_EOF_SHIFT' data-ref="AVF_RX_DESC_STATUS_EOF_SHIFT">AVF_RX_DESC_STATUS_EOF_SHIFT</dfn>		= <var>1</var>,</td></tr>
<tr><th id="848">848</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_L2TAG1P_SHIFT" title='AVF_RX_DESC_STATUS_L2TAG1P_SHIFT' data-ref="AVF_RX_DESC_STATUS_L2TAG1P_SHIFT">AVF_RX_DESC_STATUS_L2TAG1P_SHIFT</dfn>	= <var>2</var>,</td></tr>
<tr><th id="849">849</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_L3L4P_SHIFT" title='AVF_RX_DESC_STATUS_L3L4P_SHIFT' data-ref="AVF_RX_DESC_STATUS_L3L4P_SHIFT">AVF_RX_DESC_STATUS_L3L4P_SHIFT</dfn>		= <var>3</var>,</td></tr>
<tr><th id="850">850</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_CRCP_SHIFT" title='AVF_RX_DESC_STATUS_CRCP_SHIFT' data-ref="AVF_RX_DESC_STATUS_CRCP_SHIFT">AVF_RX_DESC_STATUS_CRCP_SHIFT</dfn>		= <var>4</var>,</td></tr>
<tr><th id="851">851</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_TSYNINDX_SHIFT" title='AVF_RX_DESC_STATUS_TSYNINDX_SHIFT' data-ref="AVF_RX_DESC_STATUS_TSYNINDX_SHIFT">AVF_RX_DESC_STATUS_TSYNINDX_SHIFT</dfn>	= <var>5</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="852">852</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_TSYNVALID_SHIFT" title='AVF_RX_DESC_STATUS_TSYNVALID_SHIFT' data-ref="AVF_RX_DESC_STATUS_TSYNVALID_SHIFT">AVF_RX_DESC_STATUS_TSYNVALID_SHIFT</dfn>	= <var>7</var>,</td></tr>
<tr><th id="853">853</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_EXT_UDP_0_SHIFT" title='AVF_RX_DESC_STATUS_EXT_UDP_0_SHIFT' data-ref="AVF_RX_DESC_STATUS_EXT_UDP_0_SHIFT">AVF_RX_DESC_STATUS_EXT_UDP_0_SHIFT</dfn>	= <var>8</var>,</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_UMBCAST_SHIFT" title='AVF_RX_DESC_STATUS_UMBCAST_SHIFT' data-ref="AVF_RX_DESC_STATUS_UMBCAST_SHIFT">AVF_RX_DESC_STATUS_UMBCAST_SHIFT</dfn>	= <var>9</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="856">856</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_FLM_SHIFT" title='AVF_RX_DESC_STATUS_FLM_SHIFT' data-ref="AVF_RX_DESC_STATUS_FLM_SHIFT">AVF_RX_DESC_STATUS_FLM_SHIFT</dfn>		= <var>11</var>,</td></tr>
<tr><th id="857">857</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_FLTSTAT_SHIFT" title='AVF_RX_DESC_STATUS_FLTSTAT_SHIFT' data-ref="AVF_RX_DESC_STATUS_FLTSTAT_SHIFT">AVF_RX_DESC_STATUS_FLTSTAT_SHIFT</dfn>	= <var>12</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="858">858</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_LPBK_SHIFT" title='AVF_RX_DESC_STATUS_LPBK_SHIFT' data-ref="AVF_RX_DESC_STATUS_LPBK_SHIFT">AVF_RX_DESC_STATUS_LPBK_SHIFT</dfn>		= <var>14</var>,</td></tr>
<tr><th id="859">859</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_IPV6EXADD_SHIFT" title='AVF_RX_DESC_STATUS_IPV6EXADD_SHIFT' data-ref="AVF_RX_DESC_STATUS_IPV6EXADD_SHIFT">AVF_RX_DESC_STATUS_IPV6EXADD_SHIFT</dfn>	= <var>15</var>,</td></tr>
<tr><th id="860">860</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_RESERVED2_SHIFT" title='AVF_RX_DESC_STATUS_RESERVED2_SHIFT' data-ref="AVF_RX_DESC_STATUS_RESERVED2_SHIFT">AVF_RX_DESC_STATUS_RESERVED2_SHIFT</dfn>	= <var>16</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="861">861</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_INT_UDP_0_SHIFT" title='AVF_RX_DESC_STATUS_INT_UDP_0_SHIFT' data-ref="AVF_RX_DESC_STATUS_INT_UDP_0_SHIFT">AVF_RX_DESC_STATUS_INT_UDP_0_SHIFT</dfn>	= <var>18</var>,</td></tr>
<tr><th id="862">862</th><td>	<dfn class="enum" id="AVF_RX_DESC_STATUS_LAST" title='AVF_RX_DESC_STATUS_LAST' data-ref="AVF_RX_DESC_STATUS_LAST">AVF_RX_DESC_STATUS_LAST</dfn> <i>/* this entry must be last!!! */</i></td></tr>
<tr><th id="863">863</th><td>};</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_STATUS_SHIFT" data-ref="_M/AVF_RXD_QW1_STATUS_SHIFT">AVF_RXD_QW1_STATUS_SHIFT</dfn>	0</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_STATUS_MASK" data-ref="_M/AVF_RXD_QW1_STATUS_MASK">AVF_RXD_QW1_STATUS_MASK</dfn>	((BIT(AVF_RX_DESC_STATUS_LAST) - 1) &lt;&lt; \</u></td></tr>
<tr><th id="867">867</th><td><u>					 AVF_RXD_QW1_STATUS_SHIFT)</u></td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_STATUS_TSYNINDX_SHIFT" data-ref="_M/AVF_RXD_QW1_STATUS_TSYNINDX_SHIFT">AVF_RXD_QW1_STATUS_TSYNINDX_SHIFT</dfn>   AVF_RX_DESC_STATUS_TSYNINDX_SHIFT</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_STATUS_TSYNINDX_MASK" data-ref="_M/AVF_RXD_QW1_STATUS_TSYNINDX_MASK">AVF_RXD_QW1_STATUS_TSYNINDX_MASK</dfn>	(0x3UL &lt;&lt; \</u></td></tr>
<tr><th id="871">871</th><td><u>					     AVF_RXD_QW1_STATUS_TSYNINDX_SHIFT)</u></td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_STATUS_TSYNVALID_SHIFT" data-ref="_M/AVF_RXD_QW1_STATUS_TSYNVALID_SHIFT">AVF_RXD_QW1_STATUS_TSYNVALID_SHIFT</dfn>  AVF_RX_DESC_STATUS_TSYNVALID_SHIFT</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_STATUS_TSYNVALID_MASK" data-ref="_M/AVF_RXD_QW1_STATUS_TSYNVALID_MASK">AVF_RXD_QW1_STATUS_TSYNVALID_MASK</dfn>   BIT_ULL(AVF_RXD_QW1_STATUS_TSYNVALID_SHIFT)</u></td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_STATUS_UMBCAST_SHIFT" data-ref="_M/AVF_RXD_QW1_STATUS_UMBCAST_SHIFT">AVF_RXD_QW1_STATUS_UMBCAST_SHIFT</dfn>	AVF_RX_DESC_STATUS_UMBCAST</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_STATUS_UMBCAST_MASK" data-ref="_M/AVF_RXD_QW1_STATUS_UMBCAST_MASK">AVF_RXD_QW1_STATUS_UMBCAST_MASK</dfn>	(0x3UL &lt;&lt; \</u></td></tr>
<tr><th id="878">878</th><td><u>					 AVF_RXD_QW1_STATUS_UMBCAST_SHIFT)</u></td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td><b>enum</b> <dfn class="type def" id="avf_rx_desc_fltstat_values" title='avf_rx_desc_fltstat_values' data-ref="avf_rx_desc_fltstat_values">avf_rx_desc_fltstat_values</dfn> {</td></tr>
<tr><th id="881">881</th><td>	<dfn class="enum" id="AVF_RX_DESC_FLTSTAT_NO_DATA" title='AVF_RX_DESC_FLTSTAT_NO_DATA' data-ref="AVF_RX_DESC_FLTSTAT_NO_DATA">AVF_RX_DESC_FLTSTAT_NO_DATA</dfn>	= <var>0</var>,</td></tr>
<tr><th id="882">882</th><td>	<dfn class="enum" id="AVF_RX_DESC_FLTSTAT_RSV_FD_ID" title='AVF_RX_DESC_FLTSTAT_RSV_FD_ID' data-ref="AVF_RX_DESC_FLTSTAT_RSV_FD_ID">AVF_RX_DESC_FLTSTAT_RSV_FD_ID</dfn>	= <var>1</var>, <i>/* 16byte desc? FD_ID : RSV */</i></td></tr>
<tr><th id="883">883</th><td>	<dfn class="enum" id="AVF_RX_DESC_FLTSTAT_RSV" title='AVF_RX_DESC_FLTSTAT_RSV' data-ref="AVF_RX_DESC_FLTSTAT_RSV">AVF_RX_DESC_FLTSTAT_RSV</dfn>	= <var>2</var>,</td></tr>
<tr><th id="884">884</th><td>	<dfn class="enum" id="AVF_RX_DESC_FLTSTAT_RSS_HASH" title='AVF_RX_DESC_FLTSTAT_RSS_HASH' data-ref="AVF_RX_DESC_FLTSTAT_RSS_HASH">AVF_RX_DESC_FLTSTAT_RSS_HASH</dfn>	= <var>3</var>,</td></tr>
<tr><th id="885">885</th><td>};</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_PACKET_TYPE_UNICAST" data-ref="_M/AVF_RXD_PACKET_TYPE_UNICAST">AVF_RXD_PACKET_TYPE_UNICAST</dfn>	0</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_PACKET_TYPE_MULTICAST" data-ref="_M/AVF_RXD_PACKET_TYPE_MULTICAST">AVF_RXD_PACKET_TYPE_MULTICAST</dfn>	1</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_PACKET_TYPE_BROADCAST" data-ref="_M/AVF_RXD_PACKET_TYPE_BROADCAST">AVF_RXD_PACKET_TYPE_BROADCAST</dfn>	2</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_PACKET_TYPE_MIRRORED" data-ref="_M/AVF_RXD_PACKET_TYPE_MIRRORED">AVF_RXD_PACKET_TYPE_MIRRORED</dfn>	3</u></td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_ERROR_SHIFT" data-ref="_M/AVF_RXD_QW1_ERROR_SHIFT">AVF_RXD_QW1_ERROR_SHIFT</dfn>	19</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_ERROR_MASK" data-ref="_M/AVF_RXD_QW1_ERROR_MASK">AVF_RXD_QW1_ERROR_MASK</dfn>		(0xFFUL &lt;&lt; AVF_RXD_QW1_ERROR_SHIFT)</u></td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td><b>enum</b> <dfn class="type def" id="avf_rx_desc_error_bits" title='avf_rx_desc_error_bits' data-ref="avf_rx_desc_error_bits">avf_rx_desc_error_bits</dfn> {</td></tr>
<tr><th id="896">896</th><td>	<i>/* Note: These are predefined bit offsets */</i></td></tr>
<tr><th id="897">897</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_RXE_SHIFT" title='AVF_RX_DESC_ERROR_RXE_SHIFT' data-ref="AVF_RX_DESC_ERROR_RXE_SHIFT">AVF_RX_DESC_ERROR_RXE_SHIFT</dfn>		= <var>0</var>,</td></tr>
<tr><th id="898">898</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_RECIPE_SHIFT" title='AVF_RX_DESC_ERROR_RECIPE_SHIFT' data-ref="AVF_RX_DESC_ERROR_RECIPE_SHIFT">AVF_RX_DESC_ERROR_RECIPE_SHIFT</dfn>		= <var>1</var>,</td></tr>
<tr><th id="899">899</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_HBO_SHIFT" title='AVF_RX_DESC_ERROR_HBO_SHIFT' data-ref="AVF_RX_DESC_ERROR_HBO_SHIFT">AVF_RX_DESC_ERROR_HBO_SHIFT</dfn>		= <var>2</var>,</td></tr>
<tr><th id="900">900</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_L3L4E_SHIFT" title='AVF_RX_DESC_ERROR_L3L4E_SHIFT' data-ref="AVF_RX_DESC_ERROR_L3L4E_SHIFT">AVF_RX_DESC_ERROR_L3L4E_SHIFT</dfn>		= <var>3</var>, <i>/* 3 BITS */</i></td></tr>
<tr><th id="901">901</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_IPE_SHIFT" title='AVF_RX_DESC_ERROR_IPE_SHIFT' data-ref="AVF_RX_DESC_ERROR_IPE_SHIFT">AVF_RX_DESC_ERROR_IPE_SHIFT</dfn>		= <var>3</var>,</td></tr>
<tr><th id="902">902</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_L4E_SHIFT" title='AVF_RX_DESC_ERROR_L4E_SHIFT' data-ref="AVF_RX_DESC_ERROR_L4E_SHIFT">AVF_RX_DESC_ERROR_L4E_SHIFT</dfn>		= <var>4</var>,</td></tr>
<tr><th id="903">903</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_EIPE_SHIFT" title='AVF_RX_DESC_ERROR_EIPE_SHIFT' data-ref="AVF_RX_DESC_ERROR_EIPE_SHIFT">AVF_RX_DESC_ERROR_EIPE_SHIFT</dfn>		= <var>5</var>,</td></tr>
<tr><th id="904">904</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_OVERSIZE_SHIFT" title='AVF_RX_DESC_ERROR_OVERSIZE_SHIFT' data-ref="AVF_RX_DESC_ERROR_OVERSIZE_SHIFT">AVF_RX_DESC_ERROR_OVERSIZE_SHIFT</dfn>	= <var>6</var>,</td></tr>
<tr><th id="905">905</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_PPRS_SHIFT" title='AVF_RX_DESC_ERROR_PPRS_SHIFT' data-ref="AVF_RX_DESC_ERROR_PPRS_SHIFT">AVF_RX_DESC_ERROR_PPRS_SHIFT</dfn>		= <var>7</var></td></tr>
<tr><th id="906">906</th><td>};</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td><b>enum</b> <dfn class="type def" id="avf_rx_desc_error_l3l4e_fcoe_masks" title='avf_rx_desc_error_l3l4e_fcoe_masks' data-ref="avf_rx_desc_error_l3l4e_fcoe_masks">avf_rx_desc_error_l3l4e_fcoe_masks</dfn> {</td></tr>
<tr><th id="909">909</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_L3L4E_NONE" title='AVF_RX_DESC_ERROR_L3L4E_NONE' data-ref="AVF_RX_DESC_ERROR_L3L4E_NONE">AVF_RX_DESC_ERROR_L3L4E_NONE</dfn>		= <var>0</var>,</td></tr>
<tr><th id="910">910</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_L3L4E_PROT" title='AVF_RX_DESC_ERROR_L3L4E_PROT' data-ref="AVF_RX_DESC_ERROR_L3L4E_PROT">AVF_RX_DESC_ERROR_L3L4E_PROT</dfn>		= <var>1</var>,</td></tr>
<tr><th id="911">911</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_L3L4E_FC" title='AVF_RX_DESC_ERROR_L3L4E_FC' data-ref="AVF_RX_DESC_ERROR_L3L4E_FC">AVF_RX_DESC_ERROR_L3L4E_FC</dfn>		= <var>2</var>,</td></tr>
<tr><th id="912">912</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_L3L4E_DMAC_ERR" title='AVF_RX_DESC_ERROR_L3L4E_DMAC_ERR' data-ref="AVF_RX_DESC_ERROR_L3L4E_DMAC_ERR">AVF_RX_DESC_ERROR_L3L4E_DMAC_ERR</dfn>	= <var>3</var>,</td></tr>
<tr><th id="913">913</th><td>	<dfn class="enum" id="AVF_RX_DESC_ERROR_L3L4E_DMAC_WARN" title='AVF_RX_DESC_ERROR_L3L4E_DMAC_WARN' data-ref="AVF_RX_DESC_ERROR_L3L4E_DMAC_WARN">AVF_RX_DESC_ERROR_L3L4E_DMAC_WARN</dfn>	= <var>4</var></td></tr>
<tr><th id="914">914</th><td>};</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_PTYPE_SHIFT" data-ref="_M/AVF_RXD_QW1_PTYPE_SHIFT">AVF_RXD_QW1_PTYPE_SHIFT</dfn>	30</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_PTYPE_MASK" data-ref="_M/AVF_RXD_QW1_PTYPE_MASK">AVF_RXD_QW1_PTYPE_MASK</dfn>		(0xFFULL &lt;&lt; AVF_RXD_QW1_PTYPE_SHIFT)</u></td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><i>/* Packet type non-ip values */</i></td></tr>
<tr><th id="920">920</th><td><b>enum</b> <dfn class="type def" id="avf_rx_l2_ptype" title='avf_rx_l2_ptype' data-ref="avf_rx_l2_ptype">avf_rx_l2_ptype</dfn> {</td></tr>
<tr><th id="921">921</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_RESERVED" title='AVF_RX_PTYPE_L2_RESERVED' data-ref="AVF_RX_PTYPE_L2_RESERVED">AVF_RX_PTYPE_L2_RESERVED</dfn>			= <var>0</var>,</td></tr>
<tr><th id="922">922</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_MAC_PAY2" title='AVF_RX_PTYPE_L2_MAC_PAY2' data-ref="AVF_RX_PTYPE_L2_MAC_PAY2">AVF_RX_PTYPE_L2_MAC_PAY2</dfn>			= <var>1</var>,</td></tr>
<tr><th id="923">923</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_TIMESYNC_PAY2" title='AVF_RX_PTYPE_L2_TIMESYNC_PAY2' data-ref="AVF_RX_PTYPE_L2_TIMESYNC_PAY2">AVF_RX_PTYPE_L2_TIMESYNC_PAY2</dfn>			= <var>2</var>,</td></tr>
<tr><th id="924">924</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_FIP_PAY2" title='AVF_RX_PTYPE_L2_FIP_PAY2' data-ref="AVF_RX_PTYPE_L2_FIP_PAY2">AVF_RX_PTYPE_L2_FIP_PAY2</dfn>			= <var>3</var>,</td></tr>
<tr><th id="925">925</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_OUI_PAY2" title='AVF_RX_PTYPE_L2_OUI_PAY2' data-ref="AVF_RX_PTYPE_L2_OUI_PAY2">AVF_RX_PTYPE_L2_OUI_PAY2</dfn>			= <var>4</var>,</td></tr>
<tr><th id="926">926</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_MACCNTRL_PAY2" title='AVF_RX_PTYPE_L2_MACCNTRL_PAY2' data-ref="AVF_RX_PTYPE_L2_MACCNTRL_PAY2">AVF_RX_PTYPE_L2_MACCNTRL_PAY2</dfn>			= <var>5</var>,</td></tr>
<tr><th id="927">927</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_LLDP_PAY2" title='AVF_RX_PTYPE_L2_LLDP_PAY2' data-ref="AVF_RX_PTYPE_L2_LLDP_PAY2">AVF_RX_PTYPE_L2_LLDP_PAY2</dfn>			= <var>6</var>,</td></tr>
<tr><th id="928">928</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_ECP_PAY2" title='AVF_RX_PTYPE_L2_ECP_PAY2' data-ref="AVF_RX_PTYPE_L2_ECP_PAY2">AVF_RX_PTYPE_L2_ECP_PAY2</dfn>			= <var>7</var>,</td></tr>
<tr><th id="929">929</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_EVB_PAY2" title='AVF_RX_PTYPE_L2_EVB_PAY2' data-ref="AVF_RX_PTYPE_L2_EVB_PAY2">AVF_RX_PTYPE_L2_EVB_PAY2</dfn>			= <var>8</var>,</td></tr>
<tr><th id="930">930</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_QCN_PAY2" title='AVF_RX_PTYPE_L2_QCN_PAY2' data-ref="AVF_RX_PTYPE_L2_QCN_PAY2">AVF_RX_PTYPE_L2_QCN_PAY2</dfn>			= <var>9</var>,</td></tr>
<tr><th id="931">931</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_EAPOL_PAY2" title='AVF_RX_PTYPE_L2_EAPOL_PAY2' data-ref="AVF_RX_PTYPE_L2_EAPOL_PAY2">AVF_RX_PTYPE_L2_EAPOL_PAY2</dfn>			= <var>10</var>,</td></tr>
<tr><th id="932">932</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_ARP" title='AVF_RX_PTYPE_L2_ARP' data-ref="AVF_RX_PTYPE_L2_ARP">AVF_RX_PTYPE_L2_ARP</dfn>				= <var>11</var>,</td></tr>
<tr><th id="933">933</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_FCOE_PAY3" title='AVF_RX_PTYPE_L2_FCOE_PAY3' data-ref="AVF_RX_PTYPE_L2_FCOE_PAY3">AVF_RX_PTYPE_L2_FCOE_PAY3</dfn>			= <var>12</var>,</td></tr>
<tr><th id="934">934</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_FCOE_FCDATA_PAY3" title='AVF_RX_PTYPE_L2_FCOE_FCDATA_PAY3' data-ref="AVF_RX_PTYPE_L2_FCOE_FCDATA_PAY3">AVF_RX_PTYPE_L2_FCOE_FCDATA_PAY3</dfn>		= <var>13</var>,</td></tr>
<tr><th id="935">935</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_FCOE_FCRDY_PAY3" title='AVF_RX_PTYPE_L2_FCOE_FCRDY_PAY3' data-ref="AVF_RX_PTYPE_L2_FCOE_FCRDY_PAY3">AVF_RX_PTYPE_L2_FCOE_FCRDY_PAY3</dfn>		= <var>14</var>,</td></tr>
<tr><th id="936">936</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_FCOE_FCRSP_PAY3" title='AVF_RX_PTYPE_L2_FCOE_FCRSP_PAY3' data-ref="AVF_RX_PTYPE_L2_FCOE_FCRSP_PAY3">AVF_RX_PTYPE_L2_FCOE_FCRSP_PAY3</dfn>		= <var>15</var>,</td></tr>
<tr><th id="937">937</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_FCOE_FCOTHER_PA" title='AVF_RX_PTYPE_L2_FCOE_FCOTHER_PA' data-ref="AVF_RX_PTYPE_L2_FCOE_FCOTHER_PA">AVF_RX_PTYPE_L2_FCOE_FCOTHER_PA</dfn>		= <var>16</var>,</td></tr>
<tr><th id="938">938</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_FCOE_VFT_PAY3" title='AVF_RX_PTYPE_L2_FCOE_VFT_PAY3' data-ref="AVF_RX_PTYPE_L2_FCOE_VFT_PAY3">AVF_RX_PTYPE_L2_FCOE_VFT_PAY3</dfn>			= <var>17</var>,</td></tr>
<tr><th id="939">939</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_FCOE_VFT_FCDATA" title='AVF_RX_PTYPE_L2_FCOE_VFT_FCDATA' data-ref="AVF_RX_PTYPE_L2_FCOE_VFT_FCDATA">AVF_RX_PTYPE_L2_FCOE_VFT_FCDATA</dfn>		= <var>18</var>,</td></tr>
<tr><th id="940">940</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_FCOE_VFT_FCRDY" title='AVF_RX_PTYPE_L2_FCOE_VFT_FCRDY' data-ref="AVF_RX_PTYPE_L2_FCOE_VFT_FCRDY">AVF_RX_PTYPE_L2_FCOE_VFT_FCRDY</dfn>			= <var>19</var>,</td></tr>
<tr><th id="941">941</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_FCOE_VFT_FCRSP" title='AVF_RX_PTYPE_L2_FCOE_VFT_FCRSP' data-ref="AVF_RX_PTYPE_L2_FCOE_VFT_FCRSP">AVF_RX_PTYPE_L2_FCOE_VFT_FCRSP</dfn>			= <var>20</var>,</td></tr>
<tr><th id="942">942</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_L2_FCOE_VFT_FCOTHER" title='AVF_RX_PTYPE_L2_FCOE_VFT_FCOTHER' data-ref="AVF_RX_PTYPE_L2_FCOE_VFT_FCOTHER">AVF_RX_PTYPE_L2_FCOE_VFT_FCOTHER</dfn>		= <var>21</var>,</td></tr>
<tr><th id="943">943</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_GRENAT4_MAC_PAY3" title='AVF_RX_PTYPE_GRENAT4_MAC_PAY3' data-ref="AVF_RX_PTYPE_GRENAT4_MAC_PAY3">AVF_RX_PTYPE_GRENAT4_MAC_PAY3</dfn>			= <var>58</var>,</td></tr>
<tr><th id="944">944</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_GRENAT4_MACVLAN_IPV6_ICMP_PAY4" title='AVF_RX_PTYPE_GRENAT4_MACVLAN_IPV6_ICMP_PAY4' data-ref="AVF_RX_PTYPE_GRENAT4_MACVLAN_IPV6_ICMP_PAY4">AVF_RX_PTYPE_GRENAT4_MACVLAN_IPV6_ICMP_PAY4</dfn>	= <var>87</var>,</td></tr>
<tr><th id="945">945</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_GRENAT6_MAC_PAY3" title='AVF_RX_PTYPE_GRENAT6_MAC_PAY3' data-ref="AVF_RX_PTYPE_GRENAT6_MAC_PAY3">AVF_RX_PTYPE_GRENAT6_MAC_PAY3</dfn>			= <var>124</var>,</td></tr>
<tr><th id="946">946</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_GRENAT6_MACVLAN_IPV6_ICMP_PAY4" title='AVF_RX_PTYPE_GRENAT6_MACVLAN_IPV6_ICMP_PAY4' data-ref="AVF_RX_PTYPE_GRENAT6_MACVLAN_IPV6_ICMP_PAY4">AVF_RX_PTYPE_GRENAT6_MACVLAN_IPV6_ICMP_PAY4</dfn>	= <var>153</var></td></tr>
<tr><th id="947">947</th><td>};</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><b>struct</b> <dfn class="type def" id="avf_rx_ptype_decoded" title='avf_rx_ptype_decoded' data-ref="avf_rx_ptype_decoded">avf_rx_ptype_decoded</dfn> {</td></tr>
<tr><th id="950">950</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_rx_ptype_decoded::ptype" title='avf_rx_ptype_decoded::ptype' data-ref="avf_rx_ptype_decoded::ptype">ptype</dfn>:<var>8</var>;</td></tr>
<tr><th id="951">951</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_rx_ptype_decoded::known" title='avf_rx_ptype_decoded::known' data-ref="avf_rx_ptype_decoded::known">known</dfn>:<var>1</var>;</td></tr>
<tr><th id="952">952</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_rx_ptype_decoded::outer_ip" title='avf_rx_ptype_decoded::outer_ip' data-ref="avf_rx_ptype_decoded::outer_ip">outer_ip</dfn>:<var>1</var>;</td></tr>
<tr><th id="953">953</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_rx_ptype_decoded::outer_ip_ver" title='avf_rx_ptype_decoded::outer_ip_ver' data-ref="avf_rx_ptype_decoded::outer_ip_ver">outer_ip_ver</dfn>:<var>1</var>;</td></tr>
<tr><th id="954">954</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_rx_ptype_decoded::outer_frag" title='avf_rx_ptype_decoded::outer_frag' data-ref="avf_rx_ptype_decoded::outer_frag">outer_frag</dfn>:<var>1</var>;</td></tr>
<tr><th id="955">955</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_rx_ptype_decoded::tunnel_type" title='avf_rx_ptype_decoded::tunnel_type' data-ref="avf_rx_ptype_decoded::tunnel_type">tunnel_type</dfn>:<var>3</var>;</td></tr>
<tr><th id="956">956</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_rx_ptype_decoded::tunnel_end_prot" title='avf_rx_ptype_decoded::tunnel_end_prot' data-ref="avf_rx_ptype_decoded::tunnel_end_prot">tunnel_end_prot</dfn>:<var>2</var>;</td></tr>
<tr><th id="957">957</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_rx_ptype_decoded::tunnel_end_frag" title='avf_rx_ptype_decoded::tunnel_end_frag' data-ref="avf_rx_ptype_decoded::tunnel_end_frag">tunnel_end_frag</dfn>:<var>1</var>;</td></tr>
<tr><th id="958">958</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_rx_ptype_decoded::inner_prot" title='avf_rx_ptype_decoded::inner_prot' data-ref="avf_rx_ptype_decoded::inner_prot">inner_prot</dfn>:<var>4</var>;</td></tr>
<tr><th id="959">959</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_rx_ptype_decoded::payload_layer" title='avf_rx_ptype_decoded::payload_layer' data-ref="avf_rx_ptype_decoded::payload_layer">payload_layer</dfn>:<var>3</var>;</td></tr>
<tr><th id="960">960</th><td>};</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><b>enum</b> <dfn class="type def" id="avf_rx_ptype_outer_ip" title='avf_rx_ptype_outer_ip' data-ref="avf_rx_ptype_outer_ip">avf_rx_ptype_outer_ip</dfn> {</td></tr>
<tr><th id="963">963</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_OUTER_L2" title='AVF_RX_PTYPE_OUTER_L2' data-ref="AVF_RX_PTYPE_OUTER_L2">AVF_RX_PTYPE_OUTER_L2</dfn>	= <var>0</var>,</td></tr>
<tr><th id="964">964</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_OUTER_IP" title='AVF_RX_PTYPE_OUTER_IP' data-ref="AVF_RX_PTYPE_OUTER_IP">AVF_RX_PTYPE_OUTER_IP</dfn>	= <var>1</var></td></tr>
<tr><th id="965">965</th><td>};</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><b>enum</b> <dfn class="type def" id="avf_rx_ptype_outer_ip_ver" title='avf_rx_ptype_outer_ip_ver' data-ref="avf_rx_ptype_outer_ip_ver">avf_rx_ptype_outer_ip_ver</dfn> {</td></tr>
<tr><th id="968">968</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_OUTER_NONE" title='AVF_RX_PTYPE_OUTER_NONE' data-ref="AVF_RX_PTYPE_OUTER_NONE">AVF_RX_PTYPE_OUTER_NONE</dfn>	= <var>0</var>,</td></tr>
<tr><th id="969">969</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_OUTER_IPV4" title='AVF_RX_PTYPE_OUTER_IPV4' data-ref="AVF_RX_PTYPE_OUTER_IPV4">AVF_RX_PTYPE_OUTER_IPV4</dfn>	= <var>0</var>,</td></tr>
<tr><th id="970">970</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_OUTER_IPV6" title='AVF_RX_PTYPE_OUTER_IPV6' data-ref="AVF_RX_PTYPE_OUTER_IPV6">AVF_RX_PTYPE_OUTER_IPV6</dfn>	= <var>1</var></td></tr>
<tr><th id="971">971</th><td>};</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td><b>enum</b> <dfn class="type def" id="avf_rx_ptype_outer_fragmented" title='avf_rx_ptype_outer_fragmented' data-ref="avf_rx_ptype_outer_fragmented">avf_rx_ptype_outer_fragmented</dfn> {</td></tr>
<tr><th id="974">974</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_NOT_FRAG" title='AVF_RX_PTYPE_NOT_FRAG' data-ref="AVF_RX_PTYPE_NOT_FRAG">AVF_RX_PTYPE_NOT_FRAG</dfn>	= <var>0</var>,</td></tr>
<tr><th id="975">975</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_FRAG" title='AVF_RX_PTYPE_FRAG' data-ref="AVF_RX_PTYPE_FRAG">AVF_RX_PTYPE_FRAG</dfn>	= <var>1</var></td></tr>
<tr><th id="976">976</th><td>};</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td><b>enum</b> <dfn class="type def" id="avf_rx_ptype_tunnel_type" title='avf_rx_ptype_tunnel_type' data-ref="avf_rx_ptype_tunnel_type">avf_rx_ptype_tunnel_type</dfn> {</td></tr>
<tr><th id="979">979</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_TUNNEL_NONE" title='AVF_RX_PTYPE_TUNNEL_NONE' data-ref="AVF_RX_PTYPE_TUNNEL_NONE">AVF_RX_PTYPE_TUNNEL_NONE</dfn>		= <var>0</var>,</td></tr>
<tr><th id="980">980</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_TUNNEL_IP_IP" title='AVF_RX_PTYPE_TUNNEL_IP_IP' data-ref="AVF_RX_PTYPE_TUNNEL_IP_IP">AVF_RX_PTYPE_TUNNEL_IP_IP</dfn>		= <var>1</var>,</td></tr>
<tr><th id="981">981</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_TUNNEL_IP_GRENAT" title='AVF_RX_PTYPE_TUNNEL_IP_GRENAT' data-ref="AVF_RX_PTYPE_TUNNEL_IP_GRENAT">AVF_RX_PTYPE_TUNNEL_IP_GRENAT</dfn>		= <var>2</var>,</td></tr>
<tr><th id="982">982</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_TUNNEL_IP_GRENAT_MAC" title='AVF_RX_PTYPE_TUNNEL_IP_GRENAT_MAC' data-ref="AVF_RX_PTYPE_TUNNEL_IP_GRENAT_MAC">AVF_RX_PTYPE_TUNNEL_IP_GRENAT_MAC</dfn>	= <var>3</var>,</td></tr>
<tr><th id="983">983</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_TUNNEL_IP_GRENAT_MAC_VLAN" title='AVF_RX_PTYPE_TUNNEL_IP_GRENAT_MAC_VLAN' data-ref="AVF_RX_PTYPE_TUNNEL_IP_GRENAT_MAC_VLAN">AVF_RX_PTYPE_TUNNEL_IP_GRENAT_MAC_VLAN</dfn>	= <var>4</var>,</td></tr>
<tr><th id="984">984</th><td>};</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><b>enum</b> <dfn class="type def" id="avf_rx_ptype_tunnel_end_prot" title='avf_rx_ptype_tunnel_end_prot' data-ref="avf_rx_ptype_tunnel_end_prot">avf_rx_ptype_tunnel_end_prot</dfn> {</td></tr>
<tr><th id="987">987</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_TUNNEL_END_NONE" title='AVF_RX_PTYPE_TUNNEL_END_NONE' data-ref="AVF_RX_PTYPE_TUNNEL_END_NONE">AVF_RX_PTYPE_TUNNEL_END_NONE</dfn>	= <var>0</var>,</td></tr>
<tr><th id="988">988</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_TUNNEL_END_IPV4" title='AVF_RX_PTYPE_TUNNEL_END_IPV4' data-ref="AVF_RX_PTYPE_TUNNEL_END_IPV4">AVF_RX_PTYPE_TUNNEL_END_IPV4</dfn>	= <var>1</var>,</td></tr>
<tr><th id="989">989</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_TUNNEL_END_IPV6" title='AVF_RX_PTYPE_TUNNEL_END_IPV6' data-ref="AVF_RX_PTYPE_TUNNEL_END_IPV6">AVF_RX_PTYPE_TUNNEL_END_IPV6</dfn>	= <var>2</var>,</td></tr>
<tr><th id="990">990</th><td>};</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><b>enum</b> <dfn class="type def" id="avf_rx_ptype_inner_prot" title='avf_rx_ptype_inner_prot' data-ref="avf_rx_ptype_inner_prot">avf_rx_ptype_inner_prot</dfn> {</td></tr>
<tr><th id="993">993</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_INNER_PROT_NONE" title='AVF_RX_PTYPE_INNER_PROT_NONE' data-ref="AVF_RX_PTYPE_INNER_PROT_NONE">AVF_RX_PTYPE_INNER_PROT_NONE</dfn>		= <var>0</var>,</td></tr>
<tr><th id="994">994</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_INNER_PROT_UDP" title='AVF_RX_PTYPE_INNER_PROT_UDP' data-ref="AVF_RX_PTYPE_INNER_PROT_UDP">AVF_RX_PTYPE_INNER_PROT_UDP</dfn>		= <var>1</var>,</td></tr>
<tr><th id="995">995</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_INNER_PROT_TCP" title='AVF_RX_PTYPE_INNER_PROT_TCP' data-ref="AVF_RX_PTYPE_INNER_PROT_TCP">AVF_RX_PTYPE_INNER_PROT_TCP</dfn>		= <var>2</var>,</td></tr>
<tr><th id="996">996</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_INNER_PROT_SCTP" title='AVF_RX_PTYPE_INNER_PROT_SCTP' data-ref="AVF_RX_PTYPE_INNER_PROT_SCTP">AVF_RX_PTYPE_INNER_PROT_SCTP</dfn>		= <var>3</var>,</td></tr>
<tr><th id="997">997</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_INNER_PROT_ICMP" title='AVF_RX_PTYPE_INNER_PROT_ICMP' data-ref="AVF_RX_PTYPE_INNER_PROT_ICMP">AVF_RX_PTYPE_INNER_PROT_ICMP</dfn>		= <var>4</var>,</td></tr>
<tr><th id="998">998</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_INNER_PROT_TIMESYNC" title='AVF_RX_PTYPE_INNER_PROT_TIMESYNC' data-ref="AVF_RX_PTYPE_INNER_PROT_TIMESYNC">AVF_RX_PTYPE_INNER_PROT_TIMESYNC</dfn>	= <var>5</var></td></tr>
<tr><th id="999">999</th><td>};</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td><b>enum</b> <dfn class="type def" id="avf_rx_ptype_payload_layer" title='avf_rx_ptype_payload_layer' data-ref="avf_rx_ptype_payload_layer">avf_rx_ptype_payload_layer</dfn> {</td></tr>
<tr><th id="1002">1002</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_PAYLOAD_LAYER_NONE" title='AVF_RX_PTYPE_PAYLOAD_LAYER_NONE' data-ref="AVF_RX_PTYPE_PAYLOAD_LAYER_NONE">AVF_RX_PTYPE_PAYLOAD_LAYER_NONE</dfn>	= <var>0</var>,</td></tr>
<tr><th id="1003">1003</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_PAYLOAD_LAYER_PAY2" title='AVF_RX_PTYPE_PAYLOAD_LAYER_PAY2' data-ref="AVF_RX_PTYPE_PAYLOAD_LAYER_PAY2">AVF_RX_PTYPE_PAYLOAD_LAYER_PAY2</dfn>	= <var>1</var>,</td></tr>
<tr><th id="1004">1004</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_PAYLOAD_LAYER_PAY3" title='AVF_RX_PTYPE_PAYLOAD_LAYER_PAY3' data-ref="AVF_RX_PTYPE_PAYLOAD_LAYER_PAY3">AVF_RX_PTYPE_PAYLOAD_LAYER_PAY3</dfn>	= <var>2</var>,</td></tr>
<tr><th id="1005">1005</th><td>	<dfn class="enum" id="AVF_RX_PTYPE_PAYLOAD_LAYER_PAY4" title='AVF_RX_PTYPE_PAYLOAD_LAYER_PAY4' data-ref="AVF_RX_PTYPE_PAYLOAD_LAYER_PAY4">AVF_RX_PTYPE_PAYLOAD_LAYER_PAY4</dfn>	= <var>3</var>,</td></tr>
<tr><th id="1006">1006</th><td>};</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/AVF_RX_PTYPE_BIT_MASK" data-ref="_M/AVF_RX_PTYPE_BIT_MASK">AVF_RX_PTYPE_BIT_MASK</dfn>		0x0FFFFFFF</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/AVF_RX_PTYPE_SHIFT" data-ref="_M/AVF_RX_PTYPE_SHIFT">AVF_RX_PTYPE_SHIFT</dfn>		56</u></td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_LENGTH_PBUF_SHIFT" data-ref="_M/AVF_RXD_QW1_LENGTH_PBUF_SHIFT">AVF_RXD_QW1_LENGTH_PBUF_SHIFT</dfn>	38</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_LENGTH_PBUF_MASK" data-ref="_M/AVF_RXD_QW1_LENGTH_PBUF_MASK">AVF_RXD_QW1_LENGTH_PBUF_MASK</dfn>	(0x3FFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1013">1013</th><td><u>					 AVF_RXD_QW1_LENGTH_PBUF_SHIFT)</u></td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_LENGTH_HBUF_SHIFT" data-ref="_M/AVF_RXD_QW1_LENGTH_HBUF_SHIFT">AVF_RXD_QW1_LENGTH_HBUF_SHIFT</dfn>	52</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_LENGTH_HBUF_MASK" data-ref="_M/AVF_RXD_QW1_LENGTH_HBUF_MASK">AVF_RXD_QW1_LENGTH_HBUF_MASK</dfn>	(0x7FFULL &lt;&lt; \</u></td></tr>
<tr><th id="1017">1017</th><td><u>					 AVF_RXD_QW1_LENGTH_HBUF_SHIFT)</u></td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_LENGTH_SPH_SHIFT" data-ref="_M/AVF_RXD_QW1_LENGTH_SPH_SHIFT">AVF_RXD_QW1_LENGTH_SPH_SHIFT</dfn>	63</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_LENGTH_SPH_MASK" data-ref="_M/AVF_RXD_QW1_LENGTH_SPH_MASK">AVF_RXD_QW1_LENGTH_SPH_MASK</dfn>	BIT_ULL(AVF_RXD_QW1_LENGTH_SPH_SHIFT)</u></td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_NEXTP_SHIFT" data-ref="_M/AVF_RXD_QW1_NEXTP_SHIFT">AVF_RXD_QW1_NEXTP_SHIFT</dfn>	38</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW1_NEXTP_MASK" data-ref="_M/AVF_RXD_QW1_NEXTP_MASK">AVF_RXD_QW1_NEXTP_MASK</dfn>		(0x1FFFULL &lt;&lt; AVF_RXD_QW1_NEXTP_SHIFT)</u></td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW2_EXT_STATUS_SHIFT" data-ref="_M/AVF_RXD_QW2_EXT_STATUS_SHIFT">AVF_RXD_QW2_EXT_STATUS_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW2_EXT_STATUS_MASK" data-ref="_M/AVF_RXD_QW2_EXT_STATUS_MASK">AVF_RXD_QW2_EXT_STATUS_MASK</dfn>	(0xFFFFFUL &lt;&lt; \</u></td></tr>
<tr><th id="1027">1027</th><td><u>					 AVF_RXD_QW2_EXT_STATUS_SHIFT)</u></td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><b>enum</b> <dfn class="type def" id="avf_rx_desc_ext_status_bits" title='avf_rx_desc_ext_status_bits' data-ref="avf_rx_desc_ext_status_bits">avf_rx_desc_ext_status_bits</dfn> {</td></tr>
<tr><th id="1030">1030</th><td>	<i>/* Note: These are predefined bit offsets */</i></td></tr>
<tr><th id="1031">1031</th><td>	<dfn class="enum" id="AVF_RX_DESC_EXT_STATUS_L2TAG2P_SHIFT" title='AVF_RX_DESC_EXT_STATUS_L2TAG2P_SHIFT' data-ref="AVF_RX_DESC_EXT_STATUS_L2TAG2P_SHIFT">AVF_RX_DESC_EXT_STATUS_L2TAG2P_SHIFT</dfn>	= <var>0</var>,</td></tr>
<tr><th id="1032">1032</th><td>	<dfn class="enum" id="AVF_RX_DESC_EXT_STATUS_L2TAG3P_SHIFT" title='AVF_RX_DESC_EXT_STATUS_L2TAG3P_SHIFT' data-ref="AVF_RX_DESC_EXT_STATUS_L2TAG3P_SHIFT">AVF_RX_DESC_EXT_STATUS_L2TAG3P_SHIFT</dfn>	= <var>1</var>,</td></tr>
<tr><th id="1033">1033</th><td>	<dfn class="enum" id="AVF_RX_DESC_EXT_STATUS_FLEXBL_SHIFT" title='AVF_RX_DESC_EXT_STATUS_FLEXBL_SHIFT' data-ref="AVF_RX_DESC_EXT_STATUS_FLEXBL_SHIFT">AVF_RX_DESC_EXT_STATUS_FLEXBL_SHIFT</dfn>	= <var>2</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1034">1034</th><td>	<dfn class="enum" id="AVF_RX_DESC_EXT_STATUS_FLEXBH_SHIFT" title='AVF_RX_DESC_EXT_STATUS_FLEXBH_SHIFT' data-ref="AVF_RX_DESC_EXT_STATUS_FLEXBH_SHIFT">AVF_RX_DESC_EXT_STATUS_FLEXBH_SHIFT</dfn>	= <var>4</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1035">1035</th><td>	<dfn class="enum" id="AVF_RX_DESC_EXT_STATUS_FDLONGB_SHIFT" title='AVF_RX_DESC_EXT_STATUS_FDLONGB_SHIFT' data-ref="AVF_RX_DESC_EXT_STATUS_FDLONGB_SHIFT">AVF_RX_DESC_EXT_STATUS_FDLONGB_SHIFT</dfn>	= <var>9</var>,</td></tr>
<tr><th id="1036">1036</th><td>	<dfn class="enum" id="AVF_RX_DESC_EXT_STATUS_FCOELONGB_SHIFT" title='AVF_RX_DESC_EXT_STATUS_FCOELONGB_SHIFT' data-ref="AVF_RX_DESC_EXT_STATUS_FCOELONGB_SHIFT">AVF_RX_DESC_EXT_STATUS_FCOELONGB_SHIFT</dfn>	= <var>10</var>,</td></tr>
<tr><th id="1037">1037</th><td>	<dfn class="enum" id="AVF_RX_DESC_EXT_STATUS_PELONGB_SHIFT" title='AVF_RX_DESC_EXT_STATUS_PELONGB_SHIFT' data-ref="AVF_RX_DESC_EXT_STATUS_PELONGB_SHIFT">AVF_RX_DESC_EXT_STATUS_PELONGB_SHIFT</dfn>	= <var>11</var>,</td></tr>
<tr><th id="1038">1038</th><td>};</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW2_L2TAG2_SHIFT" data-ref="_M/AVF_RXD_QW2_L2TAG2_SHIFT">AVF_RXD_QW2_L2TAG2_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW2_L2TAG2_MASK" data-ref="_M/AVF_RXD_QW2_L2TAG2_MASK">AVF_RXD_QW2_L2TAG2_MASK</dfn>	(0xFFFFUL &lt;&lt; AVF_RXD_QW2_L2TAG2_SHIFT)</u></td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW2_L2TAG3_SHIFT" data-ref="_M/AVF_RXD_QW2_L2TAG3_SHIFT">AVF_RXD_QW2_L2TAG3_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/AVF_RXD_QW2_L2TAG3_MASK" data-ref="_M/AVF_RXD_QW2_L2TAG3_MASK">AVF_RXD_QW2_L2TAG3_MASK</dfn>	(0xFFFFUL &lt;&lt; AVF_RXD_QW2_L2TAG3_SHIFT)</u></td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td><b>enum</b> <dfn class="type def" id="avf_rx_desc_pe_status_bits" title='avf_rx_desc_pe_status_bits' data-ref="avf_rx_desc_pe_status_bits">avf_rx_desc_pe_status_bits</dfn> {</td></tr>
<tr><th id="1047">1047</th><td>	<i>/* Note: These are predefined bit offsets */</i></td></tr>
<tr><th id="1048">1048</th><td>	<dfn class="enum" id="AVF_RX_DESC_PE_STATUS_QPID_SHIFT" title='AVF_RX_DESC_PE_STATUS_QPID_SHIFT' data-ref="AVF_RX_DESC_PE_STATUS_QPID_SHIFT">AVF_RX_DESC_PE_STATUS_QPID_SHIFT</dfn>	= <var>0</var>, <i>/* 18 BITS */</i></td></tr>
<tr><th id="1049">1049</th><td>	<dfn class="enum" id="AVF_RX_DESC_PE_STATUS_L4PORT_SHIFT" title='AVF_RX_DESC_PE_STATUS_L4PORT_SHIFT' data-ref="AVF_RX_DESC_PE_STATUS_L4PORT_SHIFT">AVF_RX_DESC_PE_STATUS_L4PORT_SHIFT</dfn>	= <var>0</var>, <i>/* 16 BITS */</i></td></tr>
<tr><th id="1050">1050</th><td>	<dfn class="enum" id="AVF_RX_DESC_PE_STATUS_IPINDEX_SHIFT" title='AVF_RX_DESC_PE_STATUS_IPINDEX_SHIFT' data-ref="AVF_RX_DESC_PE_STATUS_IPINDEX_SHIFT">AVF_RX_DESC_PE_STATUS_IPINDEX_SHIFT</dfn>	= <var>16</var>, <i>/* 8 BITS */</i></td></tr>
<tr><th id="1051">1051</th><td>	<dfn class="enum" id="AVF_RX_DESC_PE_STATUS_QPIDHIT_SHIFT" title='AVF_RX_DESC_PE_STATUS_QPIDHIT_SHIFT' data-ref="AVF_RX_DESC_PE_STATUS_QPIDHIT_SHIFT">AVF_RX_DESC_PE_STATUS_QPIDHIT_SHIFT</dfn>	= <var>24</var>,</td></tr>
<tr><th id="1052">1052</th><td>	<dfn class="enum" id="AVF_RX_DESC_PE_STATUS_APBVTHIT_SHIFT" title='AVF_RX_DESC_PE_STATUS_APBVTHIT_SHIFT' data-ref="AVF_RX_DESC_PE_STATUS_APBVTHIT_SHIFT">AVF_RX_DESC_PE_STATUS_APBVTHIT_SHIFT</dfn>	= <var>25</var>,</td></tr>
<tr><th id="1053">1053</th><td>	<dfn class="enum" id="AVF_RX_DESC_PE_STATUS_PORTV_SHIFT" title='AVF_RX_DESC_PE_STATUS_PORTV_SHIFT' data-ref="AVF_RX_DESC_PE_STATUS_PORTV_SHIFT">AVF_RX_DESC_PE_STATUS_PORTV_SHIFT</dfn>	= <var>26</var>,</td></tr>
<tr><th id="1054">1054</th><td>	<dfn class="enum" id="AVF_RX_DESC_PE_STATUS_URG_SHIFT" title='AVF_RX_DESC_PE_STATUS_URG_SHIFT' data-ref="AVF_RX_DESC_PE_STATUS_URG_SHIFT">AVF_RX_DESC_PE_STATUS_URG_SHIFT</dfn>	= <var>27</var>,</td></tr>
<tr><th id="1055">1055</th><td>	<dfn class="enum" id="AVF_RX_DESC_PE_STATUS_IPFRAG_SHIFT" title='AVF_RX_DESC_PE_STATUS_IPFRAG_SHIFT' data-ref="AVF_RX_DESC_PE_STATUS_IPFRAG_SHIFT">AVF_RX_DESC_PE_STATUS_IPFRAG_SHIFT</dfn>	= <var>28</var>,</td></tr>
<tr><th id="1056">1056</th><td>	<dfn class="enum" id="AVF_RX_DESC_PE_STATUS_IPOPT_SHIFT" title='AVF_RX_DESC_PE_STATUS_IPOPT_SHIFT' data-ref="AVF_RX_DESC_PE_STATUS_IPOPT_SHIFT">AVF_RX_DESC_PE_STATUS_IPOPT_SHIFT</dfn>	= <var>29</var></td></tr>
<tr><th id="1057">1057</th><td>};</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/AVF_RX_PROG_STATUS_DESC_LENGTH_SHIFT" data-ref="_M/AVF_RX_PROG_STATUS_DESC_LENGTH_SHIFT">AVF_RX_PROG_STATUS_DESC_LENGTH_SHIFT</dfn>		38</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/AVF_RX_PROG_STATUS_DESC_LENGTH" data-ref="_M/AVF_RX_PROG_STATUS_DESC_LENGTH">AVF_RX_PROG_STATUS_DESC_LENGTH</dfn>			0x2000000</u></td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/AVF_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT" data-ref="_M/AVF_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT">AVF_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT</dfn>	2</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/AVF_RX_PROG_STATUS_DESC_QW1_PROGID_MASK" data-ref="_M/AVF_RX_PROG_STATUS_DESC_QW1_PROGID_MASK">AVF_RX_PROG_STATUS_DESC_QW1_PROGID_MASK</dfn>	(0x7UL &lt;&lt; \</u></td></tr>
<tr><th id="1064">1064</th><td><u>				AVF_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT)</u></td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/AVF_RX_PROG_STATUS_DESC_QW1_STATUS_SHIFT" data-ref="_M/AVF_RX_PROG_STATUS_DESC_QW1_STATUS_SHIFT">AVF_RX_PROG_STATUS_DESC_QW1_STATUS_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/AVF_RX_PROG_STATUS_DESC_QW1_STATUS_MASK" data-ref="_M/AVF_RX_PROG_STATUS_DESC_QW1_STATUS_MASK">AVF_RX_PROG_STATUS_DESC_QW1_STATUS_MASK</dfn>	(0x7FFFUL &lt;&lt; \</u></td></tr>
<tr><th id="1068">1068</th><td><u>				AVF_RX_PROG_STATUS_DESC_QW1_STATUS_SHIFT)</u></td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/AVF_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT" data-ref="_M/AVF_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT">AVF_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT</dfn>	19</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/AVF_RX_PROG_STATUS_DESC_QW1_ERROR_MASK" data-ref="_M/AVF_RX_PROG_STATUS_DESC_QW1_ERROR_MASK">AVF_RX_PROG_STATUS_DESC_QW1_ERROR_MASK</dfn>		(0x3FUL &lt;&lt; \</u></td></tr>
<tr><th id="1072">1072</th><td><u>				AVF_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT)</u></td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td><b>enum</b> <dfn class="type def" id="avf_rx_prog_status_desc_status_bits" title='avf_rx_prog_status_desc_status_bits' data-ref="avf_rx_prog_status_desc_status_bits">avf_rx_prog_status_desc_status_bits</dfn> {</td></tr>
<tr><th id="1075">1075</th><td>	<i>/* Note: These are predefined bit offsets */</i></td></tr>
<tr><th id="1076">1076</th><td>	<dfn class="enum" id="AVF_RX_PROG_STATUS_DESC_DD_SHIFT" title='AVF_RX_PROG_STATUS_DESC_DD_SHIFT' data-ref="AVF_RX_PROG_STATUS_DESC_DD_SHIFT">AVF_RX_PROG_STATUS_DESC_DD_SHIFT</dfn>	= <var>0</var>,</td></tr>
<tr><th id="1077">1077</th><td>	<dfn class="enum" id="AVF_RX_PROG_STATUS_DESC_PROG_ID_SHIFT" title='AVF_RX_PROG_STATUS_DESC_PROG_ID_SHIFT' data-ref="AVF_RX_PROG_STATUS_DESC_PROG_ID_SHIFT">AVF_RX_PROG_STATUS_DESC_PROG_ID_SHIFT</dfn>	= <var>2</var> <i>/* 3 BITS */</i></td></tr>
<tr><th id="1078">1078</th><td>};</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td><b>enum</b> <dfn class="type def" id="avf_rx_prog_status_desc_prog_id_masks" title='avf_rx_prog_status_desc_prog_id_masks' data-ref="avf_rx_prog_status_desc_prog_id_masks">avf_rx_prog_status_desc_prog_id_masks</dfn> {</td></tr>
<tr><th id="1081">1081</th><td>	<dfn class="enum" id="AVF_RX_PROG_STATUS_DESC_FD_FILTER_STATUS" title='AVF_RX_PROG_STATUS_DESC_FD_FILTER_STATUS' data-ref="AVF_RX_PROG_STATUS_DESC_FD_FILTER_STATUS">AVF_RX_PROG_STATUS_DESC_FD_FILTER_STATUS</dfn>	= <var>1</var>,</td></tr>
<tr><th id="1082">1082</th><td>	<dfn class="enum" id="AVF_RX_PROG_STATUS_DESC_FCOE_CTXT_PROG_STATUS" title='AVF_RX_PROG_STATUS_DESC_FCOE_CTXT_PROG_STATUS' data-ref="AVF_RX_PROG_STATUS_DESC_FCOE_CTXT_PROG_STATUS">AVF_RX_PROG_STATUS_DESC_FCOE_CTXT_PROG_STATUS</dfn>	= <var>2</var>,</td></tr>
<tr><th id="1083">1083</th><td>	<dfn class="enum" id="AVF_RX_PROG_STATUS_DESC_FCOE_CTXT_INVL_STATUS" title='AVF_RX_PROG_STATUS_DESC_FCOE_CTXT_INVL_STATUS' data-ref="AVF_RX_PROG_STATUS_DESC_FCOE_CTXT_INVL_STATUS">AVF_RX_PROG_STATUS_DESC_FCOE_CTXT_INVL_STATUS</dfn>	= <var>4</var>,</td></tr>
<tr><th id="1084">1084</th><td>};</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td><b>enum</b> <dfn class="type def" id="avf_rx_prog_status_desc_error_bits" title='avf_rx_prog_status_desc_error_bits' data-ref="avf_rx_prog_status_desc_error_bits">avf_rx_prog_status_desc_error_bits</dfn> {</td></tr>
<tr><th id="1087">1087</th><td>	<i>/* Note: These are predefined bit offsets */</i></td></tr>
<tr><th id="1088">1088</th><td>	<dfn class="enum" id="AVF_RX_PROG_STATUS_DESC_FD_TBL_FULL_SHIFT" title='AVF_RX_PROG_STATUS_DESC_FD_TBL_FULL_SHIFT' data-ref="AVF_RX_PROG_STATUS_DESC_FD_TBL_FULL_SHIFT">AVF_RX_PROG_STATUS_DESC_FD_TBL_FULL_SHIFT</dfn>	= <var>0</var>,</td></tr>
<tr><th id="1089">1089</th><td>	<dfn class="enum" id="AVF_RX_PROG_STATUS_DESC_NO_FD_ENTRY_SHIFT" title='AVF_RX_PROG_STATUS_DESC_NO_FD_ENTRY_SHIFT' data-ref="AVF_RX_PROG_STATUS_DESC_NO_FD_ENTRY_SHIFT">AVF_RX_PROG_STATUS_DESC_NO_FD_ENTRY_SHIFT</dfn>	= <var>1</var>,</td></tr>
<tr><th id="1090">1090</th><td>	<dfn class="enum" id="AVF_RX_PROG_STATUS_DESC_FCOE_TBL_FULL_SHIFT" title='AVF_RX_PROG_STATUS_DESC_FCOE_TBL_FULL_SHIFT' data-ref="AVF_RX_PROG_STATUS_DESC_FCOE_TBL_FULL_SHIFT">AVF_RX_PROG_STATUS_DESC_FCOE_TBL_FULL_SHIFT</dfn>	= <var>2</var>,</td></tr>
<tr><th id="1091">1091</th><td>	<dfn class="enum" id="AVF_RX_PROG_STATUS_DESC_FCOE_CONFLICT_SHIFT" title='AVF_RX_PROG_STATUS_DESC_FCOE_CONFLICT_SHIFT' data-ref="AVF_RX_PROG_STATUS_DESC_FCOE_CONFLICT_SHIFT">AVF_RX_PROG_STATUS_DESC_FCOE_CONFLICT_SHIFT</dfn>	= <var>3</var></td></tr>
<tr><th id="1092">1092</th><td>};</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/AVF_TWO_BIT_MASK" data-ref="_M/AVF_TWO_BIT_MASK">AVF_TWO_BIT_MASK</dfn>	0x3</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/AVF_THREE_BIT_MASK" data-ref="_M/AVF_THREE_BIT_MASK">AVF_THREE_BIT_MASK</dfn>	0x7</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/AVF_FOUR_BIT_MASK" data-ref="_M/AVF_FOUR_BIT_MASK">AVF_FOUR_BIT_MASK</dfn>	0xF</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/AVF_EIGHTEEN_BIT_MASK" data-ref="_M/AVF_EIGHTEEN_BIT_MASK">AVF_EIGHTEEN_BIT_MASK</dfn>	0x3FFFF</u></td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td><i>/* TX Descriptor */</i></td></tr>
<tr><th id="1100">1100</th><td><b>struct</b> <dfn class="type def" id="avf_tx_desc" title='avf_tx_desc' data-ref="avf_tx_desc">avf_tx_desc</dfn> {</td></tr>
<tr><th id="1101">1101</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_tx_desc::buffer_addr" title='avf_tx_desc::buffer_addr' data-ref="avf_tx_desc::buffer_addr">buffer_addr</dfn>; <i>/* Address of descriptor's data buf */</i></td></tr>
<tr><th id="1102">1102</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_tx_desc::cmd_type_offset_bsz" title='avf_tx_desc::cmd_type_offset_bsz' data-ref="avf_tx_desc::cmd_type_offset_bsz">cmd_type_offset_bsz</dfn>;</td></tr>
<tr><th id="1103">1103</th><td>};</td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_DTYPE_SHIFT" data-ref="_M/AVF_TXD_QW1_DTYPE_SHIFT">AVF_TXD_QW1_DTYPE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_DTYPE_MASK" data-ref="_M/AVF_TXD_QW1_DTYPE_MASK">AVF_TXD_QW1_DTYPE_MASK</dfn>		(0xFUL &lt;&lt; AVF_TXD_QW1_DTYPE_SHIFT)</u></td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td><b>enum</b> <dfn class="type def" id="avf_tx_desc_dtype_value" title='avf_tx_desc_dtype_value' data-ref="avf_tx_desc_dtype_value">avf_tx_desc_dtype_value</dfn> {</td></tr>
<tr><th id="1109">1109</th><td>	<dfn class="enum" id="AVF_TX_DESC_DTYPE_DATA" title='AVF_TX_DESC_DTYPE_DATA' data-ref="AVF_TX_DESC_DTYPE_DATA">AVF_TX_DESC_DTYPE_DATA</dfn>		= <var>0x0</var>,</td></tr>
<tr><th id="1110">1110</th><td>	<dfn class="enum" id="AVF_TX_DESC_DTYPE_NOP" title='AVF_TX_DESC_DTYPE_NOP' data-ref="AVF_TX_DESC_DTYPE_NOP">AVF_TX_DESC_DTYPE_NOP</dfn>		= <var>0x1</var>, <i>/* same as Context desc */</i></td></tr>
<tr><th id="1111">1111</th><td>	<dfn class="enum" id="AVF_TX_DESC_DTYPE_CONTEXT" title='AVF_TX_DESC_DTYPE_CONTEXT' data-ref="AVF_TX_DESC_DTYPE_CONTEXT">AVF_TX_DESC_DTYPE_CONTEXT</dfn>	= <var>0x1</var>,</td></tr>
<tr><th id="1112">1112</th><td>	<dfn class="enum" id="AVF_TX_DESC_DTYPE_FCOE_CTX" title='AVF_TX_DESC_DTYPE_FCOE_CTX' data-ref="AVF_TX_DESC_DTYPE_FCOE_CTX">AVF_TX_DESC_DTYPE_FCOE_CTX</dfn>	= <var>0x2</var>,</td></tr>
<tr><th id="1113">1113</th><td>	<dfn class="enum" id="AVF_TX_DESC_DTYPE_FILTER_PROG" title='AVF_TX_DESC_DTYPE_FILTER_PROG' data-ref="AVF_TX_DESC_DTYPE_FILTER_PROG">AVF_TX_DESC_DTYPE_FILTER_PROG</dfn>	= <var>0x8</var>,</td></tr>
<tr><th id="1114">1114</th><td>	<dfn class="enum" id="AVF_TX_DESC_DTYPE_DDP_CTX" title='AVF_TX_DESC_DTYPE_DDP_CTX' data-ref="AVF_TX_DESC_DTYPE_DDP_CTX">AVF_TX_DESC_DTYPE_DDP_CTX</dfn>	= <var>0x9</var>,</td></tr>
<tr><th id="1115">1115</th><td>	<dfn class="enum" id="AVF_TX_DESC_DTYPE_FLEX_DATA" title='AVF_TX_DESC_DTYPE_FLEX_DATA' data-ref="AVF_TX_DESC_DTYPE_FLEX_DATA">AVF_TX_DESC_DTYPE_FLEX_DATA</dfn>	= <var>0xB</var>,</td></tr>
<tr><th id="1116">1116</th><td>	<dfn class="enum" id="AVF_TX_DESC_DTYPE_FLEX_CTX_1" title='AVF_TX_DESC_DTYPE_FLEX_CTX_1' data-ref="AVF_TX_DESC_DTYPE_FLEX_CTX_1">AVF_TX_DESC_DTYPE_FLEX_CTX_1</dfn>	= <var>0xC</var>,</td></tr>
<tr><th id="1117">1117</th><td>	<dfn class="enum" id="AVF_TX_DESC_DTYPE_FLEX_CTX_2" title='AVF_TX_DESC_DTYPE_FLEX_CTX_2' data-ref="AVF_TX_DESC_DTYPE_FLEX_CTX_2">AVF_TX_DESC_DTYPE_FLEX_CTX_2</dfn>	= <var>0xD</var>,</td></tr>
<tr><th id="1118">1118</th><td>	<dfn class="enum" id="AVF_TX_DESC_DTYPE_DESC_DONE" title='AVF_TX_DESC_DTYPE_DESC_DONE' data-ref="AVF_TX_DESC_DTYPE_DESC_DONE">AVF_TX_DESC_DTYPE_DESC_DONE</dfn>	= <var>0xF</var></td></tr>
<tr><th id="1119">1119</th><td>};</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_CMD_SHIFT" data-ref="_M/AVF_TXD_QW1_CMD_SHIFT">AVF_TXD_QW1_CMD_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_CMD_MASK" data-ref="_M/AVF_TXD_QW1_CMD_MASK">AVF_TXD_QW1_CMD_MASK</dfn>	(0x3FFUL &lt;&lt; AVF_TXD_QW1_CMD_SHIFT)</u></td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td><b>enum</b> <dfn class="type def" id="avf_tx_desc_cmd_bits" title='avf_tx_desc_cmd_bits' data-ref="avf_tx_desc_cmd_bits">avf_tx_desc_cmd_bits</dfn> {</td></tr>
<tr><th id="1125">1125</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_EOP" title='AVF_TX_DESC_CMD_EOP' data-ref="AVF_TX_DESC_CMD_EOP">AVF_TX_DESC_CMD_EOP</dfn>			= <var>0x0001</var>,</td></tr>
<tr><th id="1126">1126</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_RS" title='AVF_TX_DESC_CMD_RS' data-ref="AVF_TX_DESC_CMD_RS">AVF_TX_DESC_CMD_RS</dfn>			= <var>0x0002</var>,</td></tr>
<tr><th id="1127">1127</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_ICRC" title='AVF_TX_DESC_CMD_ICRC' data-ref="AVF_TX_DESC_CMD_ICRC">AVF_TX_DESC_CMD_ICRC</dfn>			= <var>0x0004</var>,</td></tr>
<tr><th id="1128">1128</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_IL2TAG1" title='AVF_TX_DESC_CMD_IL2TAG1' data-ref="AVF_TX_DESC_CMD_IL2TAG1">AVF_TX_DESC_CMD_IL2TAG1</dfn>		= <var>0x0008</var>,</td></tr>
<tr><th id="1129">1129</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_DUMMY" title='AVF_TX_DESC_CMD_DUMMY' data-ref="AVF_TX_DESC_CMD_DUMMY">AVF_TX_DESC_CMD_DUMMY</dfn>			= <var>0x0010</var>,</td></tr>
<tr><th id="1130">1130</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_IIPT_NONIP" title='AVF_TX_DESC_CMD_IIPT_NONIP' data-ref="AVF_TX_DESC_CMD_IIPT_NONIP">AVF_TX_DESC_CMD_IIPT_NONIP</dfn>		= <var>0x0000</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1131">1131</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_IIPT_IPV6" title='AVF_TX_DESC_CMD_IIPT_IPV6' data-ref="AVF_TX_DESC_CMD_IIPT_IPV6">AVF_TX_DESC_CMD_IIPT_IPV6</dfn>		= <var>0x0020</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1132">1132</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_IIPT_IPV4" title='AVF_TX_DESC_CMD_IIPT_IPV4' data-ref="AVF_TX_DESC_CMD_IIPT_IPV4">AVF_TX_DESC_CMD_IIPT_IPV4</dfn>		= <var>0x0040</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1133">1133</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_IIPT_IPV4_CSUM" title='AVF_TX_DESC_CMD_IIPT_IPV4_CSUM' data-ref="AVF_TX_DESC_CMD_IIPT_IPV4_CSUM">AVF_TX_DESC_CMD_IIPT_IPV4_CSUM</dfn>		= <var>0x0060</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1134">1134</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_FCOET" title='AVF_TX_DESC_CMD_FCOET' data-ref="AVF_TX_DESC_CMD_FCOET">AVF_TX_DESC_CMD_FCOET</dfn>			= <var>0x0080</var>,</td></tr>
<tr><th id="1135">1135</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_L4T_EOFT_UNK" title='AVF_TX_DESC_CMD_L4T_EOFT_UNK' data-ref="AVF_TX_DESC_CMD_L4T_EOFT_UNK">AVF_TX_DESC_CMD_L4T_EOFT_UNK</dfn>		= <var>0x0000</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1136">1136</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_L4T_EOFT_TCP" title='AVF_TX_DESC_CMD_L4T_EOFT_TCP' data-ref="AVF_TX_DESC_CMD_L4T_EOFT_TCP">AVF_TX_DESC_CMD_L4T_EOFT_TCP</dfn>		= <var>0x0100</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1137">1137</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_L4T_EOFT_SCTP" title='AVF_TX_DESC_CMD_L4T_EOFT_SCTP' data-ref="AVF_TX_DESC_CMD_L4T_EOFT_SCTP">AVF_TX_DESC_CMD_L4T_EOFT_SCTP</dfn>		= <var>0x0200</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1138">1138</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_L4T_EOFT_UDP" title='AVF_TX_DESC_CMD_L4T_EOFT_UDP' data-ref="AVF_TX_DESC_CMD_L4T_EOFT_UDP">AVF_TX_DESC_CMD_L4T_EOFT_UDP</dfn>		= <var>0x0300</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1139">1139</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_L4T_EOFT_EOF_N" title='AVF_TX_DESC_CMD_L4T_EOFT_EOF_N' data-ref="AVF_TX_DESC_CMD_L4T_EOFT_EOF_N">AVF_TX_DESC_CMD_L4T_EOFT_EOF_N</dfn>		= <var>0x0000</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1140">1140</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_L4T_EOFT_EOF_T" title='AVF_TX_DESC_CMD_L4T_EOFT_EOF_T' data-ref="AVF_TX_DESC_CMD_L4T_EOFT_EOF_T">AVF_TX_DESC_CMD_L4T_EOFT_EOF_T</dfn>		= <var>0x0100</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1141">1141</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_L4T_EOFT_EOF_NI" title='AVF_TX_DESC_CMD_L4T_EOFT_EOF_NI' data-ref="AVF_TX_DESC_CMD_L4T_EOFT_EOF_NI">AVF_TX_DESC_CMD_L4T_EOFT_EOF_NI</dfn>	= <var>0x0200</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1142">1142</th><td>	<dfn class="enum" id="AVF_TX_DESC_CMD_L4T_EOFT_EOF_A" title='AVF_TX_DESC_CMD_L4T_EOFT_EOF_A' data-ref="AVF_TX_DESC_CMD_L4T_EOFT_EOF_A">AVF_TX_DESC_CMD_L4T_EOFT_EOF_A</dfn>		= <var>0x0300</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1143">1143</th><td>};</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_OFFSET_SHIFT" data-ref="_M/AVF_TXD_QW1_OFFSET_SHIFT">AVF_TXD_QW1_OFFSET_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_OFFSET_MASK" data-ref="_M/AVF_TXD_QW1_OFFSET_MASK">AVF_TXD_QW1_OFFSET_MASK</dfn>	(0x3FFFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1147">1147</th><td><u>					 AVF_TXD_QW1_OFFSET_SHIFT)</u></td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td><b>enum</b> <dfn class="type def" id="avf_tx_desc_length_fields" title='avf_tx_desc_length_fields' data-ref="avf_tx_desc_length_fields">avf_tx_desc_length_fields</dfn> {</td></tr>
<tr><th id="1150">1150</th><td>	<i>/* Note: These are predefined bit offsets */</i></td></tr>
<tr><th id="1151">1151</th><td>	<dfn class="enum" id="AVF_TX_DESC_LENGTH_MACLEN_SHIFT" title='AVF_TX_DESC_LENGTH_MACLEN_SHIFT' data-ref="AVF_TX_DESC_LENGTH_MACLEN_SHIFT">AVF_TX_DESC_LENGTH_MACLEN_SHIFT</dfn>	= <var>0</var>, <i>/* 7 BITS */</i></td></tr>
<tr><th id="1152">1152</th><td>	<dfn class="enum" id="AVF_TX_DESC_LENGTH_IPLEN_SHIFT" title='AVF_TX_DESC_LENGTH_IPLEN_SHIFT' data-ref="AVF_TX_DESC_LENGTH_IPLEN_SHIFT">AVF_TX_DESC_LENGTH_IPLEN_SHIFT</dfn>		= <var>7</var>, <i>/* 7 BITS */</i></td></tr>
<tr><th id="1153">1153</th><td>	<dfn class="enum" id="AVF_TX_DESC_LENGTH_L4_FC_LEN_SHIFT" title='AVF_TX_DESC_LENGTH_L4_FC_LEN_SHIFT' data-ref="AVF_TX_DESC_LENGTH_L4_FC_LEN_SHIFT">AVF_TX_DESC_LENGTH_L4_FC_LEN_SHIFT</dfn>	= <var>14</var> <i>/* 4 BITS */</i></td></tr>
<tr><th id="1154">1154</th><td>};</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_MACLEN_MASK" data-ref="_M/AVF_TXD_QW1_MACLEN_MASK">AVF_TXD_QW1_MACLEN_MASK</dfn> (0x7FUL &lt;&lt; AVF_TX_DESC_LENGTH_MACLEN_SHIFT)</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_IPLEN_MASK" data-ref="_M/AVF_TXD_QW1_IPLEN_MASK">AVF_TXD_QW1_IPLEN_MASK</dfn>  (0x7FUL &lt;&lt; AVF_TX_DESC_LENGTH_IPLEN_SHIFT)</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_L4LEN_MASK" data-ref="_M/AVF_TXD_QW1_L4LEN_MASK">AVF_TXD_QW1_L4LEN_MASK</dfn>  (0xFUL &lt;&lt; AVF_TX_DESC_LENGTH_L4_FC_LEN_SHIFT)</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_FCLEN_MASK" data-ref="_M/AVF_TXD_QW1_FCLEN_MASK">AVF_TXD_QW1_FCLEN_MASK</dfn>  (0xFUL &lt;&lt; AVF_TX_DESC_LENGTH_L4_FC_LEN_SHIFT)</u></td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_TX_BUF_SZ_SHIFT" data-ref="_M/AVF_TXD_QW1_TX_BUF_SZ_SHIFT">AVF_TXD_QW1_TX_BUF_SZ_SHIFT</dfn>	34</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_TX_BUF_SZ_MASK" data-ref="_M/AVF_TXD_QW1_TX_BUF_SZ_MASK">AVF_TXD_QW1_TX_BUF_SZ_MASK</dfn>	(0x3FFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1163">1163</th><td><u>					 AVF_TXD_QW1_TX_BUF_SZ_SHIFT)</u></td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_L2TAG1_SHIFT" data-ref="_M/AVF_TXD_QW1_L2TAG1_SHIFT">AVF_TXD_QW1_L2TAG1_SHIFT</dfn>	48</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_QW1_L2TAG1_MASK" data-ref="_M/AVF_TXD_QW1_L2TAG1_MASK">AVF_TXD_QW1_L2TAG1_MASK</dfn>	(0xFFFFULL &lt;&lt; AVF_TXD_QW1_L2TAG1_SHIFT)</u></td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><i>/* Context descriptors */</i></td></tr>
<tr><th id="1169">1169</th><td><b>struct</b> <dfn class="type def" id="avf_tx_context_desc" title='avf_tx_context_desc' data-ref="avf_tx_context_desc">avf_tx_context_desc</dfn> {</td></tr>
<tr><th id="1170">1170</th><td>	<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_tx_context_desc::tunneling_params" title='avf_tx_context_desc::tunneling_params' data-ref="avf_tx_context_desc::tunneling_params">tunneling_params</dfn>;</td></tr>
<tr><th id="1171">1171</th><td>	<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_tx_context_desc::l2tag2" title='avf_tx_context_desc::l2tag2' data-ref="avf_tx_context_desc::l2tag2">l2tag2</dfn>;</td></tr>
<tr><th id="1172">1172</th><td>	<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_tx_context_desc::rsvd" title='avf_tx_context_desc::rsvd' data-ref="avf_tx_context_desc::rsvd">rsvd</dfn>;</td></tr>
<tr><th id="1173">1173</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_tx_context_desc::type_cmd_tso_mss" title='avf_tx_context_desc::type_cmd_tso_mss' data-ref="avf_tx_context_desc::type_cmd_tso_mss">type_cmd_tso_mss</dfn>;</td></tr>
<tr><th id="1174">1174</th><td>};</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW1_DTYPE_SHIFT" data-ref="_M/AVF_TXD_CTX_QW1_DTYPE_SHIFT">AVF_TXD_CTX_QW1_DTYPE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW1_DTYPE_MASK" data-ref="_M/AVF_TXD_CTX_QW1_DTYPE_MASK">AVF_TXD_CTX_QW1_DTYPE_MASK</dfn>	(0xFUL &lt;&lt; AVF_TXD_CTX_QW1_DTYPE_SHIFT)</u></td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW1_CMD_SHIFT" data-ref="_M/AVF_TXD_CTX_QW1_CMD_SHIFT">AVF_TXD_CTX_QW1_CMD_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW1_CMD_MASK" data-ref="_M/AVF_TXD_CTX_QW1_CMD_MASK">AVF_TXD_CTX_QW1_CMD_MASK</dfn>	(0xFFFFUL &lt;&lt; AVF_TXD_CTX_QW1_CMD_SHIFT)</u></td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td><b>enum</b> <dfn class="type def" id="avf_tx_ctx_desc_cmd_bits" title='avf_tx_ctx_desc_cmd_bits' data-ref="avf_tx_ctx_desc_cmd_bits">avf_tx_ctx_desc_cmd_bits</dfn> {</td></tr>
<tr><th id="1183">1183</th><td>	<dfn class="enum" id="AVF_TX_CTX_DESC_TSO" title='AVF_TX_CTX_DESC_TSO' data-ref="AVF_TX_CTX_DESC_TSO">AVF_TX_CTX_DESC_TSO</dfn>		= <var>0x01</var>,</td></tr>
<tr><th id="1184">1184</th><td>	<dfn class="enum" id="AVF_TX_CTX_DESC_TSYN" title='AVF_TX_CTX_DESC_TSYN' data-ref="AVF_TX_CTX_DESC_TSYN">AVF_TX_CTX_DESC_TSYN</dfn>		= <var>0x02</var>,</td></tr>
<tr><th id="1185">1185</th><td>	<dfn class="enum" id="AVF_TX_CTX_DESC_IL2TAG2" title='AVF_TX_CTX_DESC_IL2TAG2' data-ref="AVF_TX_CTX_DESC_IL2TAG2">AVF_TX_CTX_DESC_IL2TAG2</dfn>	= <var>0x04</var>,</td></tr>
<tr><th id="1186">1186</th><td>	<dfn class="enum" id="AVF_TX_CTX_DESC_IL2TAG2_IL2H" title='AVF_TX_CTX_DESC_IL2TAG2_IL2H' data-ref="AVF_TX_CTX_DESC_IL2TAG2_IL2H">AVF_TX_CTX_DESC_IL2TAG2_IL2H</dfn>	= <var>0x08</var>,</td></tr>
<tr><th id="1187">1187</th><td>	<dfn class="enum" id="AVF_TX_CTX_DESC_SWTCH_NOTAG" title='AVF_TX_CTX_DESC_SWTCH_NOTAG' data-ref="AVF_TX_CTX_DESC_SWTCH_NOTAG">AVF_TX_CTX_DESC_SWTCH_NOTAG</dfn>	= <var>0x00</var>,</td></tr>
<tr><th id="1188">1188</th><td>	<dfn class="enum" id="AVF_TX_CTX_DESC_SWTCH_UPLINK" title='AVF_TX_CTX_DESC_SWTCH_UPLINK' data-ref="AVF_TX_CTX_DESC_SWTCH_UPLINK">AVF_TX_CTX_DESC_SWTCH_UPLINK</dfn>	= <var>0x10</var>,</td></tr>
<tr><th id="1189">1189</th><td>	<dfn class="enum" id="AVF_TX_CTX_DESC_SWTCH_LOCAL" title='AVF_TX_CTX_DESC_SWTCH_LOCAL' data-ref="AVF_TX_CTX_DESC_SWTCH_LOCAL">AVF_TX_CTX_DESC_SWTCH_LOCAL</dfn>	= <var>0x20</var>,</td></tr>
<tr><th id="1190">1190</th><td>	<dfn class="enum" id="AVF_TX_CTX_DESC_SWTCH_VSI" title='AVF_TX_CTX_DESC_SWTCH_VSI' data-ref="AVF_TX_CTX_DESC_SWTCH_VSI">AVF_TX_CTX_DESC_SWTCH_VSI</dfn>	= <var>0x30</var>,</td></tr>
<tr><th id="1191">1191</th><td>	<dfn class="enum" id="AVF_TX_CTX_DESC_SWPE" title='AVF_TX_CTX_DESC_SWPE' data-ref="AVF_TX_CTX_DESC_SWPE">AVF_TX_CTX_DESC_SWPE</dfn>		= <var>0x40</var></td></tr>
<tr><th id="1192">1192</th><td>};</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW1_TSO_LEN_SHIFT" data-ref="_M/AVF_TXD_CTX_QW1_TSO_LEN_SHIFT">AVF_TXD_CTX_QW1_TSO_LEN_SHIFT</dfn>	30</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW1_TSO_LEN_MASK" data-ref="_M/AVF_TXD_CTX_QW1_TSO_LEN_MASK">AVF_TXD_CTX_QW1_TSO_LEN_MASK</dfn>	(0x3FFFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1196">1196</th><td><u>					 AVF_TXD_CTX_QW1_TSO_LEN_SHIFT)</u></td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW1_MSS_SHIFT" data-ref="_M/AVF_TXD_CTX_QW1_MSS_SHIFT">AVF_TXD_CTX_QW1_MSS_SHIFT</dfn>	50</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW1_MSS_MASK" data-ref="_M/AVF_TXD_CTX_QW1_MSS_MASK">AVF_TXD_CTX_QW1_MSS_MASK</dfn>	(0x3FFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1200">1200</th><td><u>					 AVF_TXD_CTX_QW1_MSS_SHIFT)</u></td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW1_VSI_SHIFT" data-ref="_M/AVF_TXD_CTX_QW1_VSI_SHIFT">AVF_TXD_CTX_QW1_VSI_SHIFT</dfn>	50</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW1_VSI_MASK" data-ref="_M/AVF_TXD_CTX_QW1_VSI_MASK">AVF_TXD_CTX_QW1_VSI_MASK</dfn>	(0x1FFULL &lt;&lt; AVF_TXD_CTX_QW1_VSI_SHIFT)</u></td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_EXT_IP_SHIFT" data-ref="_M/AVF_TXD_CTX_QW0_EXT_IP_SHIFT">AVF_TXD_CTX_QW0_EXT_IP_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_EXT_IP_MASK" data-ref="_M/AVF_TXD_CTX_QW0_EXT_IP_MASK">AVF_TXD_CTX_QW0_EXT_IP_MASK</dfn>	(0x3ULL &lt;&lt; \</u></td></tr>
<tr><th id="1207">1207</th><td><u>					 AVF_TXD_CTX_QW0_EXT_IP_SHIFT)</u></td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td><b>enum</b> <dfn class="type def" id="avf_tx_ctx_desc_eipt_offload" title='avf_tx_ctx_desc_eipt_offload' data-ref="avf_tx_ctx_desc_eipt_offload">avf_tx_ctx_desc_eipt_offload</dfn> {</td></tr>
<tr><th id="1210">1210</th><td>	<dfn class="enum" id="AVF_TX_CTX_EXT_IP_NONE" title='AVF_TX_CTX_EXT_IP_NONE' data-ref="AVF_TX_CTX_EXT_IP_NONE">AVF_TX_CTX_EXT_IP_NONE</dfn>		= <var>0x0</var>,</td></tr>
<tr><th id="1211">1211</th><td>	<dfn class="enum" id="AVF_TX_CTX_EXT_IP_IPV6" title='AVF_TX_CTX_EXT_IP_IPV6' data-ref="AVF_TX_CTX_EXT_IP_IPV6">AVF_TX_CTX_EXT_IP_IPV6</dfn>		= <var>0x1</var>,</td></tr>
<tr><th id="1212">1212</th><td>	<dfn class="enum" id="AVF_TX_CTX_EXT_IP_IPV4_NO_CSUM" title='AVF_TX_CTX_EXT_IP_IPV4_NO_CSUM' data-ref="AVF_TX_CTX_EXT_IP_IPV4_NO_CSUM">AVF_TX_CTX_EXT_IP_IPV4_NO_CSUM</dfn>	= <var>0x2</var>,</td></tr>
<tr><th id="1213">1213</th><td>	<dfn class="enum" id="AVF_TX_CTX_EXT_IP_IPV4" title='AVF_TX_CTX_EXT_IP_IPV4' data-ref="AVF_TX_CTX_EXT_IP_IPV4">AVF_TX_CTX_EXT_IP_IPV4</dfn>		= <var>0x3</var></td></tr>
<tr><th id="1214">1214</th><td>};</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_EXT_IPLEN_SHIFT" data-ref="_M/AVF_TXD_CTX_QW0_EXT_IPLEN_SHIFT">AVF_TXD_CTX_QW0_EXT_IPLEN_SHIFT</dfn>	2</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_EXT_IPLEN_MASK" data-ref="_M/AVF_TXD_CTX_QW0_EXT_IPLEN_MASK">AVF_TXD_CTX_QW0_EXT_IPLEN_MASK</dfn>	(0x3FULL &lt;&lt; \</u></td></tr>
<tr><th id="1218">1218</th><td><u>					 AVF_TXD_CTX_QW0_EXT_IPLEN_SHIFT)</u></td></tr>
<tr><th id="1219">1219</th><td></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_NATT_SHIFT" data-ref="_M/AVF_TXD_CTX_QW0_NATT_SHIFT">AVF_TXD_CTX_QW0_NATT_SHIFT</dfn>	9</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_NATT_MASK" data-ref="_M/AVF_TXD_CTX_QW0_NATT_MASK">AVF_TXD_CTX_QW0_NATT_MASK</dfn>	(0x3ULL &lt;&lt; AVF_TXD_CTX_QW0_NATT_SHIFT)</u></td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_UDP_TUNNELING" data-ref="_M/AVF_TXD_CTX_UDP_TUNNELING">AVF_TXD_CTX_UDP_TUNNELING</dfn>	BIT_ULL(AVF_TXD_CTX_QW0_NATT_SHIFT)</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_GRE_TUNNELING" data-ref="_M/AVF_TXD_CTX_GRE_TUNNELING">AVF_TXD_CTX_GRE_TUNNELING</dfn>	(0x2ULL &lt;&lt; AVF_TXD_CTX_QW0_NATT_SHIFT)</u></td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_EIP_NOINC_SHIFT" data-ref="_M/AVF_TXD_CTX_QW0_EIP_NOINC_SHIFT">AVF_TXD_CTX_QW0_EIP_NOINC_SHIFT</dfn>	11</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_EIP_NOINC_MASK" data-ref="_M/AVF_TXD_CTX_QW0_EIP_NOINC_MASK">AVF_TXD_CTX_QW0_EIP_NOINC_MASK</dfn>	BIT_ULL(AVF_TXD_CTX_QW0_EIP_NOINC_SHIFT)</u></td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_EIP_NOINC_IPID_CONST" data-ref="_M/AVF_TXD_CTX_EIP_NOINC_IPID_CONST">AVF_TXD_CTX_EIP_NOINC_IPID_CONST</dfn>	AVF_TXD_CTX_QW0_EIP_NOINC_MASK</u></td></tr>
<tr><th id="1230">1230</th><td></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_NATLEN_SHIFT" data-ref="_M/AVF_TXD_CTX_QW0_NATLEN_SHIFT">AVF_TXD_CTX_QW0_NATLEN_SHIFT</dfn>	12</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_NATLEN_MASK" data-ref="_M/AVF_TXD_CTX_QW0_NATLEN_MASK">AVF_TXD_CTX_QW0_NATLEN_MASK</dfn>	(0X7FULL &lt;&lt; \</u></td></tr>
<tr><th id="1233">1233</th><td><u>					 AVF_TXD_CTX_QW0_NATLEN_SHIFT)</u></td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_DECTTL_SHIFT" data-ref="_M/AVF_TXD_CTX_QW0_DECTTL_SHIFT">AVF_TXD_CTX_QW0_DECTTL_SHIFT</dfn>	19</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_DECTTL_MASK" data-ref="_M/AVF_TXD_CTX_QW0_DECTTL_MASK">AVF_TXD_CTX_QW0_DECTTL_MASK</dfn>	(0xFULL &lt;&lt; \</u></td></tr>
<tr><th id="1237">1237</th><td><u>					 AVF_TXD_CTX_QW0_DECTTL_SHIFT)</u></td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_L4T_CS_SHIFT" data-ref="_M/AVF_TXD_CTX_QW0_L4T_CS_SHIFT">AVF_TXD_CTX_QW0_L4T_CS_SHIFT</dfn>	23</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_CTX_QW0_L4T_CS_MASK" data-ref="_M/AVF_TXD_CTX_QW0_L4T_CS_MASK">AVF_TXD_CTX_QW0_L4T_CS_MASK</dfn>	BIT_ULL(AVF_TXD_CTX_QW0_L4T_CS_SHIFT)</u></td></tr>
<tr><th id="1241">1241</th><td><b>struct</b> <dfn class="type def" id="avf_nop_desc" title='avf_nop_desc' data-ref="avf_nop_desc">avf_nop_desc</dfn> {</td></tr>
<tr><th id="1242">1242</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_nop_desc::rsvd" title='avf_nop_desc::rsvd' data-ref="avf_nop_desc::rsvd">rsvd</dfn>;</td></tr>
<tr><th id="1243">1243</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_nop_desc::dtype_cmd" title='avf_nop_desc::dtype_cmd' data-ref="avf_nop_desc::dtype_cmd">dtype_cmd</dfn>;</td></tr>
<tr><th id="1244">1244</th><td>};</td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_NOP_QW1_DTYPE_SHIFT" data-ref="_M/AVF_TXD_NOP_QW1_DTYPE_SHIFT">AVF_TXD_NOP_QW1_DTYPE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_NOP_QW1_DTYPE_MASK" data-ref="_M/AVF_TXD_NOP_QW1_DTYPE_MASK">AVF_TXD_NOP_QW1_DTYPE_MASK</dfn>	(0xFUL &lt;&lt; AVF_TXD_NOP_QW1_DTYPE_SHIFT)</u></td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_NOP_QW1_CMD_SHIFT" data-ref="_M/AVF_TXD_NOP_QW1_CMD_SHIFT">AVF_TXD_NOP_QW1_CMD_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_NOP_QW1_CMD_MASK" data-ref="_M/AVF_TXD_NOP_QW1_CMD_MASK">AVF_TXD_NOP_QW1_CMD_MASK</dfn>	(0x7FUL &lt;&lt; AVF_TXD_NOP_QW1_CMD_SHIFT)</u></td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td><b>enum</b> <dfn class="type def" id="avf_tx_nop_desc_cmd_bits" title='avf_tx_nop_desc_cmd_bits' data-ref="avf_tx_nop_desc_cmd_bits">avf_tx_nop_desc_cmd_bits</dfn> {</td></tr>
<tr><th id="1253">1253</th><td>	<i>/* Note: These are predefined bit offsets */</i></td></tr>
<tr><th id="1254">1254</th><td>	<dfn class="enum" id="AVF_TX_NOP_DESC_EOP_SHIFT" title='AVF_TX_NOP_DESC_EOP_SHIFT' data-ref="AVF_TX_NOP_DESC_EOP_SHIFT">AVF_TX_NOP_DESC_EOP_SHIFT</dfn>	= <var>0</var>,</td></tr>
<tr><th id="1255">1255</th><td>	<dfn class="enum" id="AVF_TX_NOP_DESC_RS_SHIFT" title='AVF_TX_NOP_DESC_RS_SHIFT' data-ref="AVF_TX_NOP_DESC_RS_SHIFT">AVF_TX_NOP_DESC_RS_SHIFT</dfn>	= <var>1</var>,</td></tr>
<tr><th id="1256">1256</th><td>	<dfn class="enum" id="AVF_TX_NOP_DESC_RSV_SHIFT" title='AVF_TX_NOP_DESC_RSV_SHIFT' data-ref="AVF_TX_NOP_DESC_RSV_SHIFT">AVF_TX_NOP_DESC_RSV_SHIFT</dfn>	= <var>2</var> <i>/* 5 bits */</i></td></tr>
<tr><th id="1257">1257</th><td>};</td></tr>
<tr><th id="1258">1258</th><td></td></tr>
<tr><th id="1259">1259</th><td><b>struct</b> <dfn class="type def" id="avf_filter_program_desc" title='avf_filter_program_desc' data-ref="avf_filter_program_desc">avf_filter_program_desc</dfn> {</td></tr>
<tr><th id="1260">1260</th><td>	<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_filter_program_desc::qindex_flex_ptype_vsi" title='avf_filter_program_desc::qindex_flex_ptype_vsi' data-ref="avf_filter_program_desc::qindex_flex_ptype_vsi">qindex_flex_ptype_vsi</dfn>;</td></tr>
<tr><th id="1261">1261</th><td>	<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_filter_program_desc::rsvd" title='avf_filter_program_desc::rsvd' data-ref="avf_filter_program_desc::rsvd">rsvd</dfn>;</td></tr>
<tr><th id="1262">1262</th><td>	<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_filter_program_desc::dtype_cmd_cntindex" title='avf_filter_program_desc::dtype_cmd_cntindex' data-ref="avf_filter_program_desc::dtype_cmd_cntindex">dtype_cmd_cntindex</dfn>;</td></tr>
<tr><th id="1263">1263</th><td>	<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_filter_program_desc::fd_id" title='avf_filter_program_desc::fd_id' data-ref="avf_filter_program_desc::fd_id">fd_id</dfn>;</td></tr>
<tr><th id="1264">1264</th><td>};</td></tr>
<tr><th id="1265">1265</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW0_QINDEX_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW0_QINDEX_SHIFT">AVF_TXD_FLTR_QW0_QINDEX_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW0_QINDEX_MASK" data-ref="_M/AVF_TXD_FLTR_QW0_QINDEX_MASK">AVF_TXD_FLTR_QW0_QINDEX_MASK</dfn>	(0x7FFUL &lt;&lt; \</u></td></tr>
<tr><th id="1267">1267</th><td><u>					 AVF_TXD_FLTR_QW0_QINDEX_SHIFT)</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW0_FLEXOFF_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW0_FLEXOFF_SHIFT">AVF_TXD_FLTR_QW0_FLEXOFF_SHIFT</dfn>	11</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW0_FLEXOFF_MASK" data-ref="_M/AVF_TXD_FLTR_QW0_FLEXOFF_MASK">AVF_TXD_FLTR_QW0_FLEXOFF_MASK</dfn>	(0x7UL &lt;&lt; \</u></td></tr>
<tr><th id="1270">1270</th><td><u>					 AVF_TXD_FLTR_QW0_FLEXOFF_SHIFT)</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW0_PCTYPE_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW0_PCTYPE_SHIFT">AVF_TXD_FLTR_QW0_PCTYPE_SHIFT</dfn>	17</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW0_PCTYPE_MASK" data-ref="_M/AVF_TXD_FLTR_QW0_PCTYPE_MASK">AVF_TXD_FLTR_QW0_PCTYPE_MASK</dfn>	(0x3FUL &lt;&lt; \</u></td></tr>
<tr><th id="1273">1273</th><td><u>					 AVF_TXD_FLTR_QW0_PCTYPE_SHIFT)</u></td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td><i>/* Packet Classifier Types for filters */</i></td></tr>
<tr><th id="1276">1276</th><td><b>enum</b> <dfn class="type def" id="avf_filter_pctype" title='avf_filter_pctype' data-ref="avf_filter_pctype">avf_filter_pctype</dfn> {</td></tr>
<tr><th id="1277">1277</th><td>	<i>/* Note: Values 0-28 are reserved for future use.</i></td></tr>
<tr><th id="1278">1278</th><td><i>	 * Value 29, 30, 32 are not supported on XL710 and X710.</i></td></tr>
<tr><th id="1279">1279</th><td><i>	 */</i></td></tr>
<tr><th id="1280">1280</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_UNICAST_IPV4_UDP" title='AVF_FILTER_PCTYPE_NONF_UNICAST_IPV4_UDP' data-ref="AVF_FILTER_PCTYPE_NONF_UNICAST_IPV4_UDP">AVF_FILTER_PCTYPE_NONF_UNICAST_IPV4_UDP</dfn>	= <var>29</var>,</td></tr>
<tr><th id="1281">1281</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_MULTICAST_IPV4_UDP" title='AVF_FILTER_PCTYPE_NONF_MULTICAST_IPV4_UDP' data-ref="AVF_FILTER_PCTYPE_NONF_MULTICAST_IPV4_UDP">AVF_FILTER_PCTYPE_NONF_MULTICAST_IPV4_UDP</dfn>	= <var>30</var>,</td></tr>
<tr><th id="1282">1282</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_IPV4_UDP" title='AVF_FILTER_PCTYPE_NONF_IPV4_UDP' data-ref="AVF_FILTER_PCTYPE_NONF_IPV4_UDP">AVF_FILTER_PCTYPE_NONF_IPV4_UDP</dfn>		= <var>31</var>,</td></tr>
<tr><th id="1283">1283</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_IPV4_TCP_SYN_NO_ACK" title='AVF_FILTER_PCTYPE_NONF_IPV4_TCP_SYN_NO_ACK' data-ref="AVF_FILTER_PCTYPE_NONF_IPV4_TCP_SYN_NO_ACK">AVF_FILTER_PCTYPE_NONF_IPV4_TCP_SYN_NO_ACK</dfn>	= <var>32</var>,</td></tr>
<tr><th id="1284">1284</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_IPV4_TCP" title='AVF_FILTER_PCTYPE_NONF_IPV4_TCP' data-ref="AVF_FILTER_PCTYPE_NONF_IPV4_TCP">AVF_FILTER_PCTYPE_NONF_IPV4_TCP</dfn>		= <var>33</var>,</td></tr>
<tr><th id="1285">1285</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_IPV4_SCTP" title='AVF_FILTER_PCTYPE_NONF_IPV4_SCTP' data-ref="AVF_FILTER_PCTYPE_NONF_IPV4_SCTP">AVF_FILTER_PCTYPE_NONF_IPV4_SCTP</dfn>		= <var>34</var>,</td></tr>
<tr><th id="1286">1286</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_IPV4_OTHER" title='AVF_FILTER_PCTYPE_NONF_IPV4_OTHER' data-ref="AVF_FILTER_PCTYPE_NONF_IPV4_OTHER">AVF_FILTER_PCTYPE_NONF_IPV4_OTHER</dfn>		= <var>35</var>,</td></tr>
<tr><th id="1287">1287</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_FRAG_IPV4" title='AVF_FILTER_PCTYPE_FRAG_IPV4' data-ref="AVF_FILTER_PCTYPE_FRAG_IPV4">AVF_FILTER_PCTYPE_FRAG_IPV4</dfn>			= <var>36</var>,</td></tr>
<tr><th id="1288">1288</th><td>	<i>/* Note: Values 37-38 are reserved for future use.</i></td></tr>
<tr><th id="1289">1289</th><td><i>	 * Value 39, 40, 42 are not supported on XL710 and X710.</i></td></tr>
<tr><th id="1290">1290</th><td><i>	 */</i></td></tr>
<tr><th id="1291">1291</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_UNICAST_IPV6_UDP" title='AVF_FILTER_PCTYPE_NONF_UNICAST_IPV6_UDP' data-ref="AVF_FILTER_PCTYPE_NONF_UNICAST_IPV6_UDP">AVF_FILTER_PCTYPE_NONF_UNICAST_IPV6_UDP</dfn>	= <var>39</var>,</td></tr>
<tr><th id="1292">1292</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_MULTICAST_IPV6_UDP" title='AVF_FILTER_PCTYPE_NONF_MULTICAST_IPV6_UDP' data-ref="AVF_FILTER_PCTYPE_NONF_MULTICAST_IPV6_UDP">AVF_FILTER_PCTYPE_NONF_MULTICAST_IPV6_UDP</dfn>	= <var>40</var>,</td></tr>
<tr><th id="1293">1293</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_IPV6_UDP" title='AVF_FILTER_PCTYPE_NONF_IPV6_UDP' data-ref="AVF_FILTER_PCTYPE_NONF_IPV6_UDP">AVF_FILTER_PCTYPE_NONF_IPV6_UDP</dfn>		= <var>41</var>,</td></tr>
<tr><th id="1294">1294</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_IPV6_TCP_SYN_NO_ACK" title='AVF_FILTER_PCTYPE_NONF_IPV6_TCP_SYN_NO_ACK' data-ref="AVF_FILTER_PCTYPE_NONF_IPV6_TCP_SYN_NO_ACK">AVF_FILTER_PCTYPE_NONF_IPV6_TCP_SYN_NO_ACK</dfn>	= <var>42</var>,</td></tr>
<tr><th id="1295">1295</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_IPV6_TCP" title='AVF_FILTER_PCTYPE_NONF_IPV6_TCP' data-ref="AVF_FILTER_PCTYPE_NONF_IPV6_TCP">AVF_FILTER_PCTYPE_NONF_IPV6_TCP</dfn>		= <var>43</var>,</td></tr>
<tr><th id="1296">1296</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_IPV6_SCTP" title='AVF_FILTER_PCTYPE_NONF_IPV6_SCTP' data-ref="AVF_FILTER_PCTYPE_NONF_IPV6_SCTP">AVF_FILTER_PCTYPE_NONF_IPV6_SCTP</dfn>		= <var>44</var>,</td></tr>
<tr><th id="1297">1297</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_NONF_IPV6_OTHER" title='AVF_FILTER_PCTYPE_NONF_IPV6_OTHER' data-ref="AVF_FILTER_PCTYPE_NONF_IPV6_OTHER">AVF_FILTER_PCTYPE_NONF_IPV6_OTHER</dfn>		= <var>45</var>,</td></tr>
<tr><th id="1298">1298</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_FRAG_IPV6" title='AVF_FILTER_PCTYPE_FRAG_IPV6' data-ref="AVF_FILTER_PCTYPE_FRAG_IPV6">AVF_FILTER_PCTYPE_FRAG_IPV6</dfn>			= <var>46</var>,</td></tr>
<tr><th id="1299">1299</th><td>	<i>/* Note: Value 47 is reserved for future use */</i></td></tr>
<tr><th id="1300">1300</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_FCOE_OX" title='AVF_FILTER_PCTYPE_FCOE_OX' data-ref="AVF_FILTER_PCTYPE_FCOE_OX">AVF_FILTER_PCTYPE_FCOE_OX</dfn>			= <var>48</var>,</td></tr>
<tr><th id="1301">1301</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_FCOE_RX" title='AVF_FILTER_PCTYPE_FCOE_RX' data-ref="AVF_FILTER_PCTYPE_FCOE_RX">AVF_FILTER_PCTYPE_FCOE_RX</dfn>			= <var>49</var>,</td></tr>
<tr><th id="1302">1302</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_FCOE_OTHER" title='AVF_FILTER_PCTYPE_FCOE_OTHER' data-ref="AVF_FILTER_PCTYPE_FCOE_OTHER">AVF_FILTER_PCTYPE_FCOE_OTHER</dfn>			= <var>50</var>,</td></tr>
<tr><th id="1303">1303</th><td>	<i>/* Note: Values 51-62 are reserved for future use */</i></td></tr>
<tr><th id="1304">1304</th><td>	<dfn class="enum" id="AVF_FILTER_PCTYPE_L2_PAYLOAD" title='AVF_FILTER_PCTYPE_L2_PAYLOAD' data-ref="AVF_FILTER_PCTYPE_L2_PAYLOAD">AVF_FILTER_PCTYPE_L2_PAYLOAD</dfn>			= <var>63</var>,</td></tr>
<tr><th id="1305">1305</th><td>};</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td><b>enum</b> <dfn class="type def" id="avf_filter_program_desc_dest" title='avf_filter_program_desc_dest' data-ref="avf_filter_program_desc_dest">avf_filter_program_desc_dest</dfn> {</td></tr>
<tr><th id="1308">1308</th><td>	<dfn class="enum" id="AVF_FILTER_PROGRAM_DESC_DEST_DROP_PACKET" title='AVF_FILTER_PROGRAM_DESC_DEST_DROP_PACKET' data-ref="AVF_FILTER_PROGRAM_DESC_DEST_DROP_PACKET">AVF_FILTER_PROGRAM_DESC_DEST_DROP_PACKET</dfn>		= <var>0x0</var>,</td></tr>
<tr><th id="1309">1309</th><td>	<dfn class="enum" id="AVF_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_QINDEX" title='AVF_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_QINDEX' data-ref="AVF_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_QINDEX">AVF_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_QINDEX</dfn>	= <var>0x1</var>,</td></tr>
<tr><th id="1310">1310</th><td>	<dfn class="enum" id="AVF_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_OTHER" title='AVF_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_OTHER' data-ref="AVF_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_OTHER">AVF_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_OTHER</dfn>	= <var>0x2</var>,</td></tr>
<tr><th id="1311">1311</th><td>};</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td><b>enum</b> <dfn class="type def" id="avf_filter_program_desc_fd_status" title='avf_filter_program_desc_fd_status' data-ref="avf_filter_program_desc_fd_status">avf_filter_program_desc_fd_status</dfn> {</td></tr>
<tr><th id="1314">1314</th><td>	<dfn class="enum" id="AVF_FILTER_PROGRAM_DESC_FD_STATUS_NONE" title='AVF_FILTER_PROGRAM_DESC_FD_STATUS_NONE' data-ref="AVF_FILTER_PROGRAM_DESC_FD_STATUS_NONE">AVF_FILTER_PROGRAM_DESC_FD_STATUS_NONE</dfn>			= <var>0x0</var>,</td></tr>
<tr><th id="1315">1315</th><td>	<dfn class="enum" id="AVF_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID" title='AVF_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID' data-ref="AVF_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID">AVF_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID</dfn>		= <var>0x1</var>,</td></tr>
<tr><th id="1316">1316</th><td>	<dfn class="enum" id="AVF_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID_4FLEX_BYTES" title='AVF_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID_4FLEX_BYTES' data-ref="AVF_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID_4FLEX_BYTES">AVF_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID_4FLEX_BYTES</dfn>	= <var>0x2</var>,</td></tr>
<tr><th id="1317">1317</th><td>	<dfn class="enum" id="AVF_FILTER_PROGRAM_DESC_FD_STATUS_8FLEX_BYTES" title='AVF_FILTER_PROGRAM_DESC_FD_STATUS_8FLEX_BYTES' data-ref="AVF_FILTER_PROGRAM_DESC_FD_STATUS_8FLEX_BYTES">AVF_FILTER_PROGRAM_DESC_FD_STATUS_8FLEX_BYTES</dfn>		= <var>0x3</var>,</td></tr>
<tr><th id="1318">1318</th><td>};</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW0_DEST_VSI_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW0_DEST_VSI_SHIFT">AVF_TXD_FLTR_QW0_DEST_VSI_SHIFT</dfn>	23</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW0_DEST_VSI_MASK" data-ref="_M/AVF_TXD_FLTR_QW0_DEST_VSI_MASK">AVF_TXD_FLTR_QW0_DEST_VSI_MASK</dfn>	(0x1FFUL &lt;&lt; \</u></td></tr>
<tr><th id="1322">1322</th><td><u>					 AVF_TXD_FLTR_QW0_DEST_VSI_SHIFT)</u></td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_DTYPE_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW1_DTYPE_SHIFT">AVF_TXD_FLTR_QW1_DTYPE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_DTYPE_MASK" data-ref="_M/AVF_TXD_FLTR_QW1_DTYPE_MASK">AVF_TXD_FLTR_QW1_DTYPE_MASK</dfn>	(0xFUL &lt;&lt; AVF_TXD_FLTR_QW1_DTYPE_SHIFT)</u></td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_CMD_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW1_CMD_SHIFT">AVF_TXD_FLTR_QW1_CMD_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_CMD_MASK" data-ref="_M/AVF_TXD_FLTR_QW1_CMD_MASK">AVF_TXD_FLTR_QW1_CMD_MASK</dfn>	(0xFFFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1329">1329</th><td><u>					 AVF_TXD_FLTR_QW1_CMD_SHIFT)</u></td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_PCMD_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW1_PCMD_SHIFT">AVF_TXD_FLTR_QW1_PCMD_SHIFT</dfn>	(0x0ULL + AVF_TXD_FLTR_QW1_CMD_SHIFT)</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_PCMD_MASK" data-ref="_M/AVF_TXD_FLTR_QW1_PCMD_MASK">AVF_TXD_FLTR_QW1_PCMD_MASK</dfn>	(0x7ULL &lt;&lt; AVF_TXD_FLTR_QW1_PCMD_SHIFT)</u></td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td><b>enum</b> <dfn class="type def" id="avf_filter_program_desc_pcmd" title='avf_filter_program_desc_pcmd' data-ref="avf_filter_program_desc_pcmd">avf_filter_program_desc_pcmd</dfn> {</td></tr>
<tr><th id="1335">1335</th><td>	<dfn class="enum" id="AVF_FILTER_PROGRAM_DESC_PCMD_ADD_UPDATE" title='AVF_FILTER_PROGRAM_DESC_PCMD_ADD_UPDATE' data-ref="AVF_FILTER_PROGRAM_DESC_PCMD_ADD_UPDATE">AVF_FILTER_PROGRAM_DESC_PCMD_ADD_UPDATE</dfn>	= <var>0x1</var>,</td></tr>
<tr><th id="1336">1336</th><td>	<dfn class="enum" id="AVF_FILTER_PROGRAM_DESC_PCMD_REMOVE" title='AVF_FILTER_PROGRAM_DESC_PCMD_REMOVE' data-ref="AVF_FILTER_PROGRAM_DESC_PCMD_REMOVE">AVF_FILTER_PROGRAM_DESC_PCMD_REMOVE</dfn>		= <var>0x2</var>,</td></tr>
<tr><th id="1337">1337</th><td>};</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_DEST_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW1_DEST_SHIFT">AVF_TXD_FLTR_QW1_DEST_SHIFT</dfn>	(0x3ULL + AVF_TXD_FLTR_QW1_CMD_SHIFT)</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_DEST_MASK" data-ref="_M/AVF_TXD_FLTR_QW1_DEST_MASK">AVF_TXD_FLTR_QW1_DEST_MASK</dfn>	(0x3ULL &lt;&lt; AVF_TXD_FLTR_QW1_DEST_SHIFT)</u></td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_CNT_ENA_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW1_CNT_ENA_SHIFT">AVF_TXD_FLTR_QW1_CNT_ENA_SHIFT</dfn>	(0x7ULL + AVF_TXD_FLTR_QW1_CMD_SHIFT)</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_CNT_ENA_MASK" data-ref="_M/AVF_TXD_FLTR_QW1_CNT_ENA_MASK">AVF_TXD_FLTR_QW1_CNT_ENA_MASK</dfn>	BIT_ULL(AVF_TXD_FLTR_QW1_CNT_ENA_SHIFT)</u></td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_FD_STATUS_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW1_FD_STATUS_SHIFT">AVF_TXD_FLTR_QW1_FD_STATUS_SHIFT</dfn>	(0x9ULL + \</u></td></tr>
<tr><th id="1346">1346</th><td><u>						 AVF_TXD_FLTR_QW1_CMD_SHIFT)</u></td></tr>
<tr><th id="1347">1347</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_FD_STATUS_MASK" data-ref="_M/AVF_TXD_FLTR_QW1_FD_STATUS_MASK">AVF_TXD_FLTR_QW1_FD_STATUS_MASK</dfn> (0x3ULL &lt;&lt; \</u></td></tr>
<tr><th id="1348">1348</th><td><u>					  AVF_TXD_FLTR_QW1_FD_STATUS_SHIFT)</u></td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_ATR_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW1_ATR_SHIFT">AVF_TXD_FLTR_QW1_ATR_SHIFT</dfn>	(0xEULL + \</u></td></tr>
<tr><th id="1351">1351</th><td><u>					 AVF_TXD_FLTR_QW1_CMD_SHIFT)</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_ATR_MASK" data-ref="_M/AVF_TXD_FLTR_QW1_ATR_MASK">AVF_TXD_FLTR_QW1_ATR_MASK</dfn>	BIT_ULL(AVF_TXD_FLTR_QW1_ATR_SHIFT)</u></td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_CNTINDEX_SHIFT" data-ref="_M/AVF_TXD_FLTR_QW1_CNTINDEX_SHIFT">AVF_TXD_FLTR_QW1_CNTINDEX_SHIFT</dfn> 20</u></td></tr>
<tr><th id="1355">1355</th><td><u>#define <dfn class="macro" id="_M/AVF_TXD_FLTR_QW1_CNTINDEX_MASK" data-ref="_M/AVF_TXD_FLTR_QW1_CNTINDEX_MASK">AVF_TXD_FLTR_QW1_CNTINDEX_MASK</dfn>	(0x1FFUL &lt;&lt; \</u></td></tr>
<tr><th id="1356">1356</th><td><u>					 AVF_TXD_FLTR_QW1_CNTINDEX_SHIFT)</u></td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td><b>enum</b> <dfn class="type def" id="avf_filter_type" title='avf_filter_type' data-ref="avf_filter_type">avf_filter_type</dfn> {</td></tr>
<tr><th id="1359">1359</th><td>	<dfn class="enum" id="AVF_FLOW_DIRECTOR_FLTR" title='AVF_FLOW_DIRECTOR_FLTR' data-ref="AVF_FLOW_DIRECTOR_FLTR">AVF_FLOW_DIRECTOR_FLTR</dfn> = <var>0</var>,</td></tr>
<tr><th id="1360">1360</th><td>	<dfn class="enum" id="AVF_PE_QUAD_HASH_FLTR" title='AVF_PE_QUAD_HASH_FLTR' data-ref="AVF_PE_QUAD_HASH_FLTR">AVF_PE_QUAD_HASH_FLTR</dfn> = <var>1</var>,</td></tr>
<tr><th id="1361">1361</th><td>	<dfn class="enum" id="AVF_ETHERTYPE_FLTR" title='AVF_ETHERTYPE_FLTR' data-ref="AVF_ETHERTYPE_FLTR">AVF_ETHERTYPE_FLTR</dfn>,</td></tr>
<tr><th id="1362">1362</th><td>	<dfn class="enum" id="AVF_FCOE_CTX_FLTR" title='AVF_FCOE_CTX_FLTR' data-ref="AVF_FCOE_CTX_FLTR">AVF_FCOE_CTX_FLTR</dfn>,</td></tr>
<tr><th id="1363">1363</th><td>	<dfn class="enum" id="AVF_MAC_VLAN_FLTR" title='AVF_MAC_VLAN_FLTR' data-ref="AVF_MAC_VLAN_FLTR">AVF_MAC_VLAN_FLTR</dfn>,</td></tr>
<tr><th id="1364">1364</th><td>	<dfn class="enum" id="AVF_HASH_FLTR" title='AVF_HASH_FLTR' data-ref="AVF_HASH_FLTR">AVF_HASH_FLTR</dfn></td></tr>
<tr><th id="1365">1365</th><td>};</td></tr>
<tr><th id="1366">1366</th><td></td></tr>
<tr><th id="1367">1367</th><td><b>struct</b> <dfn class="type def" id="avf_vsi_context" title='avf_vsi_context' data-ref="avf_vsi_context">avf_vsi_context</dfn> {</td></tr>
<tr><th id="1368">1368</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_vsi_context::seid" title='avf_vsi_context::seid' data-ref="avf_vsi_context::seid">seid</dfn>;</td></tr>
<tr><th id="1369">1369</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_vsi_context::uplink_seid" title='avf_vsi_context::uplink_seid' data-ref="avf_vsi_context::uplink_seid">uplink_seid</dfn>;</td></tr>
<tr><th id="1370">1370</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_vsi_context::vsi_number" title='avf_vsi_context::vsi_number' data-ref="avf_vsi_context::vsi_number">vsi_number</dfn>;</td></tr>
<tr><th id="1371">1371</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_vsi_context::vsis_allocated" title='avf_vsi_context::vsis_allocated' data-ref="avf_vsi_context::vsis_allocated">vsis_allocated</dfn>;</td></tr>
<tr><th id="1372">1372</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_vsi_context::vsis_unallocated" title='avf_vsi_context::vsis_unallocated' data-ref="avf_vsi_context::vsis_unallocated">vsis_unallocated</dfn>;</td></tr>
<tr><th id="1373">1373</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_vsi_context::flags" title='avf_vsi_context::flags' data-ref="avf_vsi_context::flags">flags</dfn>;</td></tr>
<tr><th id="1374">1374</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_vsi_context::pf_num" title='avf_vsi_context::pf_num' data-ref="avf_vsi_context::pf_num">pf_num</dfn>;</td></tr>
<tr><th id="1375">1375</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_vsi_context::vf_num" title='avf_vsi_context::vf_num' data-ref="avf_vsi_context::vf_num">vf_num</dfn>;</td></tr>
<tr><th id="1376">1376</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_vsi_context::connection_type" title='avf_vsi_context::connection_type' data-ref="avf_vsi_context::connection_type">connection_type</dfn>;</td></tr>
<tr><th id="1377">1377</th><td>	<b>struct</b> <a class="type" href="avf_adminq_cmd.h.html#avf_aqc_vsi_properties_data" title='avf_aqc_vsi_properties_data' data-ref="avf_aqc_vsi_properties_data">avf_aqc_vsi_properties_data</a> <dfn class="decl field" id="avf_vsi_context::info" title='avf_vsi_context::info' data-ref="avf_vsi_context::info">info</dfn>;</td></tr>
<tr><th id="1378">1378</th><td>};</td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td><b>struct</b> <dfn class="type def" id="avf_veb_context" title='avf_veb_context' data-ref="avf_veb_context">avf_veb_context</dfn> {</td></tr>
<tr><th id="1381">1381</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_veb_context::seid" title='avf_veb_context::seid' data-ref="avf_veb_context::seid">seid</dfn>;</td></tr>
<tr><th id="1382">1382</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_veb_context::uplink_seid" title='avf_veb_context::uplink_seid' data-ref="avf_veb_context::uplink_seid">uplink_seid</dfn>;</td></tr>
<tr><th id="1383">1383</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_veb_context::veb_number" title='avf_veb_context::veb_number' data-ref="avf_veb_context::veb_number">veb_number</dfn>;</td></tr>
<tr><th id="1384">1384</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_veb_context::vebs_allocated" title='avf_veb_context::vebs_allocated' data-ref="avf_veb_context::vebs_allocated">vebs_allocated</dfn>;</td></tr>
<tr><th id="1385">1385</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_veb_context::vebs_unallocated" title='avf_veb_context::vebs_unallocated' data-ref="avf_veb_context::vebs_unallocated">vebs_unallocated</dfn>;</td></tr>
<tr><th id="1386">1386</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_veb_context::flags" title='avf_veb_context::flags' data-ref="avf_veb_context::flags">flags</dfn>;</td></tr>
<tr><th id="1387">1387</th><td>	<b>struct</b> <a class="type" href="avf_adminq_cmd.h.html#avf_aqc_get_veb_parameters_completion" title='avf_aqc_get_veb_parameters_completion' data-ref="avf_aqc_get_veb_parameters_completion">avf_aqc_get_veb_parameters_completion</a> <dfn class="decl field" id="avf_veb_context::info" title='avf_veb_context::info' data-ref="avf_veb_context::info">info</dfn>;</td></tr>
<tr><th id="1388">1388</th><td>};</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td><i>/* Statistics collected by each port, VSI, VEB, and S-channel */</i></td></tr>
<tr><th id="1391">1391</th><td><b>struct</b> <dfn class="type def" id="avf_eth_stats" title='avf_eth_stats' data-ref="avf_eth_stats">avf_eth_stats</dfn> {</td></tr>
<tr><th id="1392">1392</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::rx_bytes" title='avf_eth_stats::rx_bytes' data-ref="avf_eth_stats::rx_bytes">rx_bytes</dfn>;			<i>/* gorc */</i></td></tr>
<tr><th id="1393">1393</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::rx_unicast" title='avf_eth_stats::rx_unicast' data-ref="avf_eth_stats::rx_unicast">rx_unicast</dfn>;			<i>/* uprc */</i></td></tr>
<tr><th id="1394">1394</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::rx_multicast" title='avf_eth_stats::rx_multicast' data-ref="avf_eth_stats::rx_multicast">rx_multicast</dfn>;		<i>/* mprc */</i></td></tr>
<tr><th id="1395">1395</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::rx_broadcast" title='avf_eth_stats::rx_broadcast' data-ref="avf_eth_stats::rx_broadcast">rx_broadcast</dfn>;		<i>/* bprc */</i></td></tr>
<tr><th id="1396">1396</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::rx_discards" title='avf_eth_stats::rx_discards' data-ref="avf_eth_stats::rx_discards">rx_discards</dfn>;		<i>/* rdpc */</i></td></tr>
<tr><th id="1397">1397</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::rx_unknown_protocol" title='avf_eth_stats::rx_unknown_protocol' data-ref="avf_eth_stats::rx_unknown_protocol">rx_unknown_protocol</dfn>;	<i>/* rupp */</i></td></tr>
<tr><th id="1398">1398</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::tx_bytes" title='avf_eth_stats::tx_bytes' data-ref="avf_eth_stats::tx_bytes">tx_bytes</dfn>;			<i>/* gotc */</i></td></tr>
<tr><th id="1399">1399</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::tx_unicast" title='avf_eth_stats::tx_unicast' data-ref="avf_eth_stats::tx_unicast">tx_unicast</dfn>;			<i>/* uptc */</i></td></tr>
<tr><th id="1400">1400</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::tx_multicast" title='avf_eth_stats::tx_multicast' data-ref="avf_eth_stats::tx_multicast">tx_multicast</dfn>;		<i>/* mptc */</i></td></tr>
<tr><th id="1401">1401</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::tx_broadcast" title='avf_eth_stats::tx_broadcast' data-ref="avf_eth_stats::tx_broadcast">tx_broadcast</dfn>;		<i>/* bptc */</i></td></tr>
<tr><th id="1402">1402</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::tx_discards" title='avf_eth_stats::tx_discards' data-ref="avf_eth_stats::tx_discards">tx_discards</dfn>;		<i>/* tdpc */</i></td></tr>
<tr><th id="1403">1403</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_eth_stats::tx_errors" title='avf_eth_stats::tx_errors' data-ref="avf_eth_stats::tx_errors">tx_errors</dfn>;			<i>/* tepc */</i></td></tr>
<tr><th id="1404">1404</th><td>};</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td><i>/* Statistics collected per VEB per TC */</i></td></tr>
<tr><th id="1407">1407</th><td><b>struct</b> <dfn class="type def" id="avf_veb_tc_stats" title='avf_veb_tc_stats' data-ref="avf_veb_tc_stats">avf_veb_tc_stats</dfn> {</td></tr>
<tr><th id="1408">1408</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_veb_tc_stats::tc_rx_packets" title='avf_veb_tc_stats::tc_rx_packets' data-ref="avf_veb_tc_stats::tc_rx_packets">tc_rx_packets</dfn>[<a class="macro" href="#609" title="8" data-ref="_M/AVF_MAX_TRAFFIC_CLASS">AVF_MAX_TRAFFIC_CLASS</a>];</td></tr>
<tr><th id="1409">1409</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_veb_tc_stats::tc_rx_bytes" title='avf_veb_tc_stats::tc_rx_bytes' data-ref="avf_veb_tc_stats::tc_rx_bytes">tc_rx_bytes</dfn>[<a class="macro" href="#609" title="8" data-ref="_M/AVF_MAX_TRAFFIC_CLASS">AVF_MAX_TRAFFIC_CLASS</a>];</td></tr>
<tr><th id="1410">1410</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_veb_tc_stats::tc_tx_packets" title='avf_veb_tc_stats::tc_tx_packets' data-ref="avf_veb_tc_stats::tc_tx_packets">tc_tx_packets</dfn>[<a class="macro" href="#609" title="8" data-ref="_M/AVF_MAX_TRAFFIC_CLASS">AVF_MAX_TRAFFIC_CLASS</a>];</td></tr>
<tr><th id="1411">1411</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_veb_tc_stats::tc_tx_bytes" title='avf_veb_tc_stats::tc_tx_bytes' data-ref="avf_veb_tc_stats::tc_tx_bytes">tc_tx_bytes</dfn>[<a class="macro" href="#609" title="8" data-ref="_M/AVF_MAX_TRAFFIC_CLASS">AVF_MAX_TRAFFIC_CLASS</a>];</td></tr>
<tr><th id="1412">1412</th><td>};</td></tr>
<tr><th id="1413">1413</th><td></td></tr>
<tr><th id="1414">1414</th><td><i>/* Statistics collected per function for FCoE */</i></td></tr>
<tr><th id="1415">1415</th><td><b>struct</b> <dfn class="type def" id="avf_fcoe_stats" title='avf_fcoe_stats' data-ref="avf_fcoe_stats">avf_fcoe_stats</dfn> {</td></tr>
<tr><th id="1416">1416</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_fcoe_stats::rx_fcoe_packets" title='avf_fcoe_stats::rx_fcoe_packets' data-ref="avf_fcoe_stats::rx_fcoe_packets">rx_fcoe_packets</dfn>;		<i>/* fcoeprc */</i></td></tr>
<tr><th id="1417">1417</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_fcoe_stats::rx_fcoe_dwords" title='avf_fcoe_stats::rx_fcoe_dwords' data-ref="avf_fcoe_stats::rx_fcoe_dwords">rx_fcoe_dwords</dfn>;		<i>/* focedwrc */</i></td></tr>
<tr><th id="1418">1418</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_fcoe_stats::rx_fcoe_dropped" title='avf_fcoe_stats::rx_fcoe_dropped' data-ref="avf_fcoe_stats::rx_fcoe_dropped">rx_fcoe_dropped</dfn>;		<i>/* fcoerpdc */</i></td></tr>
<tr><th id="1419">1419</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_fcoe_stats::tx_fcoe_packets" title='avf_fcoe_stats::tx_fcoe_packets' data-ref="avf_fcoe_stats::tx_fcoe_packets">tx_fcoe_packets</dfn>;		<i>/* fcoeptc */</i></td></tr>
<tr><th id="1420">1420</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_fcoe_stats::tx_fcoe_dwords" title='avf_fcoe_stats::tx_fcoe_dwords' data-ref="avf_fcoe_stats::tx_fcoe_dwords">tx_fcoe_dwords</dfn>;		<i>/* focedwtc */</i></td></tr>
<tr><th id="1421">1421</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_fcoe_stats::fcoe_bad_fccrc" title='avf_fcoe_stats::fcoe_bad_fccrc' data-ref="avf_fcoe_stats::fcoe_bad_fccrc">fcoe_bad_fccrc</dfn>;		<i>/* fcoecrc */</i></td></tr>
<tr><th id="1422">1422</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_fcoe_stats::fcoe_last_error" title='avf_fcoe_stats::fcoe_last_error' data-ref="avf_fcoe_stats::fcoe_last_error">fcoe_last_error</dfn>;		<i>/* fcoelast */</i></td></tr>
<tr><th id="1423">1423</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_fcoe_stats::fcoe_ddp_count" title='avf_fcoe_stats::fcoe_ddp_count' data-ref="avf_fcoe_stats::fcoe_ddp_count">fcoe_ddp_count</dfn>;		<i>/* fcoeddpc */</i></td></tr>
<tr><th id="1424">1424</th><td>};</td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td><i>/* offset to per function FCoE statistics block */</i></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_VF_STAT_OFFSET" data-ref="_M/AVF_FCOE_VF_STAT_OFFSET">AVF_FCOE_VF_STAT_OFFSET</dfn>	0</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_PF_STAT_OFFSET" data-ref="_M/AVF_FCOE_PF_STAT_OFFSET">AVF_FCOE_PF_STAT_OFFSET</dfn>	128</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_STAT_MAX" data-ref="_M/AVF_FCOE_STAT_MAX">AVF_FCOE_STAT_MAX</dfn>		(AVF_FCOE_PF_STAT_OFFSET + AVF_MAX_PF)</u></td></tr>
<tr><th id="1430">1430</th><td></td></tr>
<tr><th id="1431">1431</th><td><i>/* Statistics collected by the MAC */</i></td></tr>
<tr><th id="1432">1432</th><td><b>struct</b> <dfn class="type def" id="avf_hw_port_stats" title='avf_hw_port_stats' data-ref="avf_hw_port_stats">avf_hw_port_stats</dfn> {</td></tr>
<tr><th id="1433">1433</th><td>	<i>/* eth stats collected by the port */</i></td></tr>
<tr><th id="1434">1434</th><td>	<b>struct</b> <a class="type" href="#avf_eth_stats" title='avf_eth_stats' data-ref="avf_eth_stats">avf_eth_stats</a> <dfn class="decl field" id="avf_hw_port_stats::eth" title='avf_hw_port_stats::eth' data-ref="avf_hw_port_stats::eth">eth</dfn>;</td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td>	<i>/* additional port specific stats */</i></td></tr>
<tr><th id="1437">1437</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::tx_dropped_link_down" title='avf_hw_port_stats::tx_dropped_link_down' data-ref="avf_hw_port_stats::tx_dropped_link_down">tx_dropped_link_down</dfn>;	<i>/* tdold */</i></td></tr>
<tr><th id="1438">1438</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::crc_errors" title='avf_hw_port_stats::crc_errors' data-ref="avf_hw_port_stats::crc_errors">crc_errors</dfn>;			<i>/* crcerrs */</i></td></tr>
<tr><th id="1439">1439</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::illegal_bytes" title='avf_hw_port_stats::illegal_bytes' data-ref="avf_hw_port_stats::illegal_bytes">illegal_bytes</dfn>;		<i>/* illerrc */</i></td></tr>
<tr><th id="1440">1440</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::error_bytes" title='avf_hw_port_stats::error_bytes' data-ref="avf_hw_port_stats::error_bytes">error_bytes</dfn>;		<i>/* errbc */</i></td></tr>
<tr><th id="1441">1441</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::mac_local_faults" title='avf_hw_port_stats::mac_local_faults' data-ref="avf_hw_port_stats::mac_local_faults">mac_local_faults</dfn>;		<i>/* mlfc */</i></td></tr>
<tr><th id="1442">1442</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::mac_remote_faults" title='avf_hw_port_stats::mac_remote_faults' data-ref="avf_hw_port_stats::mac_remote_faults">mac_remote_faults</dfn>;		<i>/* mrfc */</i></td></tr>
<tr><th id="1443">1443</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_length_errors" title='avf_hw_port_stats::rx_length_errors' data-ref="avf_hw_port_stats::rx_length_errors">rx_length_errors</dfn>;		<i>/* rlec */</i></td></tr>
<tr><th id="1444">1444</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::link_xon_rx" title='avf_hw_port_stats::link_xon_rx' data-ref="avf_hw_port_stats::link_xon_rx">link_xon_rx</dfn>;		<i>/* lxonrxc */</i></td></tr>
<tr><th id="1445">1445</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::link_xoff_rx" title='avf_hw_port_stats::link_xoff_rx' data-ref="avf_hw_port_stats::link_xoff_rx">link_xoff_rx</dfn>;		<i>/* lxoffrxc */</i></td></tr>
<tr><th id="1446">1446</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::priority_xon_rx" title='avf_hw_port_stats::priority_xon_rx' data-ref="avf_hw_port_stats::priority_xon_rx">priority_xon_rx</dfn>[<var>8</var>];		<i>/* pxonrxc[8] */</i></td></tr>
<tr><th id="1447">1447</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::priority_xoff_rx" title='avf_hw_port_stats::priority_xoff_rx' data-ref="avf_hw_port_stats::priority_xoff_rx">priority_xoff_rx</dfn>[<var>8</var>];	<i>/* pxoffrxc[8] */</i></td></tr>
<tr><th id="1448">1448</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::link_xon_tx" title='avf_hw_port_stats::link_xon_tx' data-ref="avf_hw_port_stats::link_xon_tx">link_xon_tx</dfn>;		<i>/* lxontxc */</i></td></tr>
<tr><th id="1449">1449</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::link_xoff_tx" title='avf_hw_port_stats::link_xoff_tx' data-ref="avf_hw_port_stats::link_xoff_tx">link_xoff_tx</dfn>;		<i>/* lxofftxc */</i></td></tr>
<tr><th id="1450">1450</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::priority_xon_tx" title='avf_hw_port_stats::priority_xon_tx' data-ref="avf_hw_port_stats::priority_xon_tx">priority_xon_tx</dfn>[<var>8</var>];		<i>/* pxontxc[8] */</i></td></tr>
<tr><th id="1451">1451</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::priority_xoff_tx" title='avf_hw_port_stats::priority_xoff_tx' data-ref="avf_hw_port_stats::priority_xoff_tx">priority_xoff_tx</dfn>[<var>8</var>];	<i>/* pxofftxc[8] */</i></td></tr>
<tr><th id="1452">1452</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::priority_xon_2_xoff" title='avf_hw_port_stats::priority_xon_2_xoff' data-ref="avf_hw_port_stats::priority_xon_2_xoff">priority_xon_2_xoff</dfn>[<var>8</var>];	<i>/* pxon2offc[8] */</i></td></tr>
<tr><th id="1453">1453</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_size_64" title='avf_hw_port_stats::rx_size_64' data-ref="avf_hw_port_stats::rx_size_64">rx_size_64</dfn>;			<i>/* prc64 */</i></td></tr>
<tr><th id="1454">1454</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_size_127" title='avf_hw_port_stats::rx_size_127' data-ref="avf_hw_port_stats::rx_size_127">rx_size_127</dfn>;		<i>/* prc127 */</i></td></tr>
<tr><th id="1455">1455</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_size_255" title='avf_hw_port_stats::rx_size_255' data-ref="avf_hw_port_stats::rx_size_255">rx_size_255</dfn>;		<i>/* prc255 */</i></td></tr>
<tr><th id="1456">1456</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_size_511" title='avf_hw_port_stats::rx_size_511' data-ref="avf_hw_port_stats::rx_size_511">rx_size_511</dfn>;		<i>/* prc511 */</i></td></tr>
<tr><th id="1457">1457</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_size_1023" title='avf_hw_port_stats::rx_size_1023' data-ref="avf_hw_port_stats::rx_size_1023">rx_size_1023</dfn>;		<i>/* prc1023 */</i></td></tr>
<tr><th id="1458">1458</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_size_1522" title='avf_hw_port_stats::rx_size_1522' data-ref="avf_hw_port_stats::rx_size_1522">rx_size_1522</dfn>;		<i>/* prc1522 */</i></td></tr>
<tr><th id="1459">1459</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_size_big" title='avf_hw_port_stats::rx_size_big' data-ref="avf_hw_port_stats::rx_size_big">rx_size_big</dfn>;		<i>/* prc9522 */</i></td></tr>
<tr><th id="1460">1460</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_undersize" title='avf_hw_port_stats::rx_undersize' data-ref="avf_hw_port_stats::rx_undersize">rx_undersize</dfn>;		<i>/* ruc */</i></td></tr>
<tr><th id="1461">1461</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_fragments" title='avf_hw_port_stats::rx_fragments' data-ref="avf_hw_port_stats::rx_fragments">rx_fragments</dfn>;		<i>/* rfc */</i></td></tr>
<tr><th id="1462">1462</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_oversize" title='avf_hw_port_stats::rx_oversize' data-ref="avf_hw_port_stats::rx_oversize">rx_oversize</dfn>;		<i>/* roc */</i></td></tr>
<tr><th id="1463">1463</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_jabber" title='avf_hw_port_stats::rx_jabber' data-ref="avf_hw_port_stats::rx_jabber">rx_jabber</dfn>;			<i>/* rjc */</i></td></tr>
<tr><th id="1464">1464</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::tx_size_64" title='avf_hw_port_stats::tx_size_64' data-ref="avf_hw_port_stats::tx_size_64">tx_size_64</dfn>;			<i>/* ptc64 */</i></td></tr>
<tr><th id="1465">1465</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::tx_size_127" title='avf_hw_port_stats::tx_size_127' data-ref="avf_hw_port_stats::tx_size_127">tx_size_127</dfn>;		<i>/* ptc127 */</i></td></tr>
<tr><th id="1466">1466</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::tx_size_255" title='avf_hw_port_stats::tx_size_255' data-ref="avf_hw_port_stats::tx_size_255">tx_size_255</dfn>;		<i>/* ptc255 */</i></td></tr>
<tr><th id="1467">1467</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::tx_size_511" title='avf_hw_port_stats::tx_size_511' data-ref="avf_hw_port_stats::tx_size_511">tx_size_511</dfn>;		<i>/* ptc511 */</i></td></tr>
<tr><th id="1468">1468</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::tx_size_1023" title='avf_hw_port_stats::tx_size_1023' data-ref="avf_hw_port_stats::tx_size_1023">tx_size_1023</dfn>;		<i>/* ptc1023 */</i></td></tr>
<tr><th id="1469">1469</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::tx_size_1522" title='avf_hw_port_stats::tx_size_1522' data-ref="avf_hw_port_stats::tx_size_1522">tx_size_1522</dfn>;		<i>/* ptc1522 */</i></td></tr>
<tr><th id="1470">1470</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::tx_size_big" title='avf_hw_port_stats::tx_size_big' data-ref="avf_hw_port_stats::tx_size_big">tx_size_big</dfn>;		<i>/* ptc9522 */</i></td></tr>
<tr><th id="1471">1471</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::mac_short_packet_dropped" title='avf_hw_port_stats::mac_short_packet_dropped' data-ref="avf_hw_port_stats::mac_short_packet_dropped">mac_short_packet_dropped</dfn>;	<i>/* mspdc */</i></td></tr>
<tr><th id="1472">1472</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::checksum_error" title='avf_hw_port_stats::checksum_error' data-ref="avf_hw_port_stats::checksum_error">checksum_error</dfn>;		<i>/* xec */</i></td></tr>
<tr><th id="1473">1473</th><td>	<i>/* flow director stats */</i></td></tr>
<tr><th id="1474">1474</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::fd_atr_match" title='avf_hw_port_stats::fd_atr_match' data-ref="avf_hw_port_stats::fd_atr_match">fd_atr_match</dfn>;</td></tr>
<tr><th id="1475">1475</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::fd_sb_match" title='avf_hw_port_stats::fd_sb_match' data-ref="avf_hw_port_stats::fd_sb_match">fd_sb_match</dfn>;</td></tr>
<tr><th id="1476">1476</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::fd_atr_tunnel_match" title='avf_hw_port_stats::fd_atr_tunnel_match' data-ref="avf_hw_port_stats::fd_atr_tunnel_match">fd_atr_tunnel_match</dfn>;</td></tr>
<tr><th id="1477">1477</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_port_stats::fd_atr_status" title='avf_hw_port_stats::fd_atr_status' data-ref="avf_hw_port_stats::fd_atr_status">fd_atr_status</dfn>;</td></tr>
<tr><th id="1478">1478</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_port_stats::fd_sb_status" title='avf_hw_port_stats::fd_sb_status' data-ref="avf_hw_port_stats::fd_sb_status">fd_sb_status</dfn>;</td></tr>
<tr><th id="1479">1479</th><td>	<i>/* EEE LPI */</i></td></tr>
<tr><th id="1480">1480</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_port_stats::tx_lpi_status" title='avf_hw_port_stats::tx_lpi_status' data-ref="avf_hw_port_stats::tx_lpi_status">tx_lpi_status</dfn>;</td></tr>
<tr><th id="1481">1481</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_hw_port_stats::rx_lpi_status" title='avf_hw_port_stats::rx_lpi_status' data-ref="avf_hw_port_stats::rx_lpi_status">rx_lpi_status</dfn>;</td></tr>
<tr><th id="1482">1482</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::tx_lpi_count" title='avf_hw_port_stats::tx_lpi_count' data-ref="avf_hw_port_stats::tx_lpi_count">tx_lpi_count</dfn>;		<i>/* etlpic */</i></td></tr>
<tr><th id="1483">1483</th><td>	<a class="typedef" href="avf_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="avf_hw_port_stats::rx_lpi_count" title='avf_hw_port_stats::rx_lpi_count' data-ref="avf_hw_port_stats::rx_lpi_count">rx_lpi_count</dfn>;		<i>/* erlpic */</i></td></tr>
<tr><th id="1484">1484</th><td>};</td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td><i>/* Checksum and Shadow RAM pointers */</i></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_NVM_CONTROL_WORD" data-ref="_M/AVF_SR_NVM_CONTROL_WORD">AVF_SR_NVM_CONTROL_WORD</dfn>		0x00</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PCIE_ANALOG_CONFIG_PTR" data-ref="_M/AVF_SR_PCIE_ANALOG_CONFIG_PTR">AVF_SR_PCIE_ANALOG_CONFIG_PTR</dfn>		0x03</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PHY_ANALOG_CONFIG_PTR" data-ref="_M/AVF_SR_PHY_ANALOG_CONFIG_PTR">AVF_SR_PHY_ANALOG_CONFIG_PTR</dfn>		0x04</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_OPTION_ROM_PTR" data-ref="_M/AVF_SR_OPTION_ROM_PTR">AVF_SR_OPTION_ROM_PTR</dfn>			0x05</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_RO_PCIR_REGS_AUTO_LOAD_PTR" data-ref="_M/AVF_SR_RO_PCIR_REGS_AUTO_LOAD_PTR">AVF_SR_RO_PCIR_REGS_AUTO_LOAD_PTR</dfn>	0x06</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_AUTO_GENERATED_POINTERS_PTR" data-ref="_M/AVF_SR_AUTO_GENERATED_POINTERS_PTR">AVF_SR_AUTO_GENERATED_POINTERS_PTR</dfn>	0x07</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PCIR_REGS_AUTO_LOAD_PTR" data-ref="_M/AVF_SR_PCIR_REGS_AUTO_LOAD_PTR">AVF_SR_PCIR_REGS_AUTO_LOAD_PTR</dfn>		0x08</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_EMP_GLOBAL_MODULE_PTR" data-ref="_M/AVF_SR_EMP_GLOBAL_MODULE_PTR">AVF_SR_EMP_GLOBAL_MODULE_PTR</dfn>		0x09</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_RO_PCIE_LCB_PTR" data-ref="_M/AVF_SR_RO_PCIE_LCB_PTR">AVF_SR_RO_PCIE_LCB_PTR</dfn>			0x0A</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_EMP_IMAGE_PTR" data-ref="_M/AVF_SR_EMP_IMAGE_PTR">AVF_SR_EMP_IMAGE_PTR</dfn>			0x0B</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PE_IMAGE_PTR" data-ref="_M/AVF_SR_PE_IMAGE_PTR">AVF_SR_PE_IMAGE_PTR</dfn>			0x0C</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_CSR_PROTECTED_LIST_PTR" data-ref="_M/AVF_SR_CSR_PROTECTED_LIST_PTR">AVF_SR_CSR_PROTECTED_LIST_PTR</dfn>		0x0D</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_MNG_CONFIG_PTR" data-ref="_M/AVF_SR_MNG_CONFIG_PTR">AVF_SR_MNG_CONFIG_PTR</dfn>			0x0E</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/AVF_EMP_MODULE_PTR" data-ref="_M/AVF_EMP_MODULE_PTR">AVF_EMP_MODULE_PTR</dfn>			0x0F</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_EMP_MODULE_PTR" data-ref="_M/AVF_SR_EMP_MODULE_PTR">AVF_SR_EMP_MODULE_PTR</dfn>			0x48</u></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PBA_FLAGS" data-ref="_M/AVF_SR_PBA_FLAGS">AVF_SR_PBA_FLAGS</dfn>			0x15</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PBA_BLOCK_PTR" data-ref="_M/AVF_SR_PBA_BLOCK_PTR">AVF_SR_PBA_BLOCK_PTR</dfn>			0x16</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_BOOT_CONFIG_PTR" data-ref="_M/AVF_SR_BOOT_CONFIG_PTR">AVF_SR_BOOT_CONFIG_PTR</dfn>			0x17</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_OEM_VER_OFF" data-ref="_M/AVF_NVM_OEM_VER_OFF">AVF_NVM_OEM_VER_OFF</dfn>			0x83</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_NVM_DEV_STARTER_VERSION" data-ref="_M/AVF_SR_NVM_DEV_STARTER_VERSION">AVF_SR_NVM_DEV_STARTER_VERSION</dfn>		0x18</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_NVM_WAKE_ON_LAN" data-ref="_M/AVF_SR_NVM_WAKE_ON_LAN">AVF_SR_NVM_WAKE_ON_LAN</dfn>			0x19</u></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_ALTERNATE_SAN_MAC_ADDRESS_PTR" data-ref="_M/AVF_SR_ALTERNATE_SAN_MAC_ADDRESS_PTR">AVF_SR_ALTERNATE_SAN_MAC_ADDRESS_PTR</dfn>	0x27</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PERMANENT_SAN_MAC_ADDRESS_PTR" data-ref="_M/AVF_SR_PERMANENT_SAN_MAC_ADDRESS_PTR">AVF_SR_PERMANENT_SAN_MAC_ADDRESS_PTR</dfn>	0x28</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_NVM_MAP_VERSION" data-ref="_M/AVF_SR_NVM_MAP_VERSION">AVF_SR_NVM_MAP_VERSION</dfn>			0x29</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_NVM_IMAGE_VERSION" data-ref="_M/AVF_SR_NVM_IMAGE_VERSION">AVF_SR_NVM_IMAGE_VERSION</dfn>		0x2A</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_NVM_STRUCTURE_VERSION" data-ref="_M/AVF_SR_NVM_STRUCTURE_VERSION">AVF_SR_NVM_STRUCTURE_VERSION</dfn>		0x2B</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_NVM_EETRACK_LO" data-ref="_M/AVF_SR_NVM_EETRACK_LO">AVF_SR_NVM_EETRACK_LO</dfn>			0x2D</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_NVM_EETRACK_HI" data-ref="_M/AVF_SR_NVM_EETRACK_HI">AVF_SR_NVM_EETRACK_HI</dfn>			0x2E</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_VPD_PTR" data-ref="_M/AVF_SR_VPD_PTR">AVF_SR_VPD_PTR</dfn>				0x2F</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PXE_SETUP_PTR" data-ref="_M/AVF_SR_PXE_SETUP_PTR">AVF_SR_PXE_SETUP_PTR</dfn>			0x30</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PXE_CONFIG_CUST_OPTIONS_PTR" data-ref="_M/AVF_SR_PXE_CONFIG_CUST_OPTIONS_PTR">AVF_SR_PXE_CONFIG_CUST_OPTIONS_PTR</dfn>	0x31</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_NVM_ORIGINAL_EETRACK_LO" data-ref="_M/AVF_SR_NVM_ORIGINAL_EETRACK_LO">AVF_SR_NVM_ORIGINAL_EETRACK_LO</dfn>		0x34</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_NVM_ORIGINAL_EETRACK_HI" data-ref="_M/AVF_SR_NVM_ORIGINAL_EETRACK_HI">AVF_SR_NVM_ORIGINAL_EETRACK_HI</dfn>		0x35</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_SW_ETHERNET_MAC_ADDRESS_PTR" data-ref="_M/AVF_SR_SW_ETHERNET_MAC_ADDRESS_PTR">AVF_SR_SW_ETHERNET_MAC_ADDRESS_PTR</dfn>	0x37</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_POR_REGS_AUTO_LOAD_PTR" data-ref="_M/AVF_SR_POR_REGS_AUTO_LOAD_PTR">AVF_SR_POR_REGS_AUTO_LOAD_PTR</dfn>		0x38</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_EMPR_REGS_AUTO_LOAD_PTR" data-ref="_M/AVF_SR_EMPR_REGS_AUTO_LOAD_PTR">AVF_SR_EMPR_REGS_AUTO_LOAD_PTR</dfn>		0x3A</u></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_GLOBR_REGS_AUTO_LOAD_PTR" data-ref="_M/AVF_SR_GLOBR_REGS_AUTO_LOAD_PTR">AVF_SR_GLOBR_REGS_AUTO_LOAD_PTR</dfn>	0x3B</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_CORER_REGS_AUTO_LOAD_PTR" data-ref="_M/AVF_SR_CORER_REGS_AUTO_LOAD_PTR">AVF_SR_CORER_REGS_AUTO_LOAD_PTR</dfn>	0x3C</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PHY_ACTIVITY_LIST_PTR" data-ref="_M/AVF_SR_PHY_ACTIVITY_LIST_PTR">AVF_SR_PHY_ACTIVITY_LIST_PTR</dfn>		0x3D</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PCIE_ALT_AUTO_LOAD_PTR" data-ref="_M/AVF_SR_PCIE_ALT_AUTO_LOAD_PTR">AVF_SR_PCIE_ALT_AUTO_LOAD_PTR</dfn>		0x3E</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_SW_CHECKSUM_WORD" data-ref="_M/AVF_SR_SW_CHECKSUM_WORD">AVF_SR_SW_CHECKSUM_WORD</dfn>		0x3F</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_1ST_FREE_PROVISION_AREA_PTR" data-ref="_M/AVF_SR_1ST_FREE_PROVISION_AREA_PTR">AVF_SR_1ST_FREE_PROVISION_AREA_PTR</dfn>	0x40</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_4TH_FREE_PROVISION_AREA_PTR" data-ref="_M/AVF_SR_4TH_FREE_PROVISION_AREA_PTR">AVF_SR_4TH_FREE_PROVISION_AREA_PTR</dfn>	0x42</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_3RD_FREE_PROVISION_AREA_PTR" data-ref="_M/AVF_SR_3RD_FREE_PROVISION_AREA_PTR">AVF_SR_3RD_FREE_PROVISION_AREA_PTR</dfn>	0x44</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_2ND_FREE_PROVISION_AREA_PTR" data-ref="_M/AVF_SR_2ND_FREE_PROVISION_AREA_PTR">AVF_SR_2ND_FREE_PROVISION_AREA_PTR</dfn>	0x46</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_EMP_SR_SETTINGS_PTR" data-ref="_M/AVF_SR_EMP_SR_SETTINGS_PTR">AVF_SR_EMP_SR_SETTINGS_PTR</dfn>		0x48</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_FEATURE_CONFIGURATION_PTR" data-ref="_M/AVF_SR_FEATURE_CONFIGURATION_PTR">AVF_SR_FEATURE_CONFIGURATION_PTR</dfn>	0x49</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_CONFIGURATION_METADATA_PTR" data-ref="_M/AVF_SR_CONFIGURATION_METADATA_PTR">AVF_SR_CONFIGURATION_METADATA_PTR</dfn>	0x4D</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_IMMEDIATE_VALUES_PTR" data-ref="_M/AVF_SR_IMMEDIATE_VALUES_PTR">AVF_SR_IMMEDIATE_VALUES_PTR</dfn>		0x4E</u></td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td><i>/* Auxiliary field, mask and shift definition for Shadow RAM and NVM Flash */</i></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_VPD_MODULE_MAX_SIZE" data-ref="_M/AVF_SR_VPD_MODULE_MAX_SIZE">AVF_SR_VPD_MODULE_MAX_SIZE</dfn>		1024</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_PCIE_ALT_MODULE_MAX_SIZE" data-ref="_M/AVF_SR_PCIE_ALT_MODULE_MAX_SIZE">AVF_SR_PCIE_ALT_MODULE_MAX_SIZE</dfn>	1024</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_CONTROL_WORD_1_SHIFT" data-ref="_M/AVF_SR_CONTROL_WORD_1_SHIFT">AVF_SR_CONTROL_WORD_1_SHIFT</dfn>		0x06</u></td></tr>
<tr><th id="1541">1541</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_CONTROL_WORD_1_MASK" data-ref="_M/AVF_SR_CONTROL_WORD_1_MASK">AVF_SR_CONTROL_WORD_1_MASK</dfn>	(0x03 &lt;&lt; AVF_SR_CONTROL_WORD_1_SHIFT)</u></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_CONTROL_WORD_1_NVM_BANK_VALID" data-ref="_M/AVF_SR_CONTROL_WORD_1_NVM_BANK_VALID">AVF_SR_CONTROL_WORD_1_NVM_BANK_VALID</dfn>	BIT(5)</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_NVM_MAP_STRUCTURE_TYPE" data-ref="_M/AVF_SR_NVM_MAP_STRUCTURE_TYPE">AVF_SR_NVM_MAP_STRUCTURE_TYPE</dfn>		BIT(12)</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define <dfn class="macro" id="_M/AVF_PTR_TYPE" data-ref="_M/AVF_PTR_TYPE">AVF_PTR_TYPE</dfn>                           BIT(15)</u></td></tr>
<tr><th id="1545">1545</th><td></td></tr>
<tr><th id="1546">1546</th><td><i>/* Shadow RAM related */</i></td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_SECTOR_SIZE_IN_WORDS" data-ref="_M/AVF_SR_SECTOR_SIZE_IN_WORDS">AVF_SR_SECTOR_SIZE_IN_WORDS</dfn>	0x800</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_BUF_ALIGNMENT" data-ref="_M/AVF_SR_BUF_ALIGNMENT">AVF_SR_BUF_ALIGNMENT</dfn>		4096</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_WORDS_IN_1KB" data-ref="_M/AVF_SR_WORDS_IN_1KB">AVF_SR_WORDS_IN_1KB</dfn>		512</u></td></tr>
<tr><th id="1550">1550</th><td><i>/* Checksum should be calculated such that after adding all the words,</i></td></tr>
<tr><th id="1551">1551</th><td><i> * including the checksum word itself, the sum should be 0xBABA.</i></td></tr>
<tr><th id="1552">1552</th><td><i> */</i></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_SW_CHECKSUM_BASE" data-ref="_M/AVF_SR_SW_CHECKSUM_BASE">AVF_SR_SW_CHECKSUM_BASE</dfn>	0xBABA</u></td></tr>
<tr><th id="1554">1554</th><td></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/AVF_SRRD_SRCTL_ATTEMPTS" data-ref="_M/AVF_SRRD_SRCTL_ATTEMPTS">AVF_SRRD_SRCTL_ATTEMPTS</dfn>	100000</u></td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td><i>/* FCoE Tx context descriptor - Use the avf_tx_context_desc struct */</i></td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td><b>enum</b> <dfn class="type def" id="i40E_fcoe_tx_ctx_desc_cmd_bits" title='i40E_fcoe_tx_ctx_desc_cmd_bits' data-ref="i40E_fcoe_tx_ctx_desc_cmd_bits">i40E_fcoe_tx_ctx_desc_cmd_bits</dfn> {</td></tr>
<tr><th id="1560">1560</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_OPCODE_SINGLE_SEND" title='AVF_FCOE_TX_CTX_DESC_OPCODE_SINGLE_SEND' data-ref="AVF_FCOE_TX_CTX_DESC_OPCODE_SINGLE_SEND">AVF_FCOE_TX_CTX_DESC_OPCODE_SINGLE_SEND</dfn>	= <var>0x00</var>, <i>/* 4 BITS */</i></td></tr>
<tr><th id="1561">1561</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_OPCODE_TSO_FC_CLASS2" title='AVF_FCOE_TX_CTX_DESC_OPCODE_TSO_FC_CLASS2' data-ref="AVF_FCOE_TX_CTX_DESC_OPCODE_TSO_FC_CLASS2">AVF_FCOE_TX_CTX_DESC_OPCODE_TSO_FC_CLASS2</dfn>	= <var>0x01</var>, <i>/* 4 BITS */</i></td></tr>
<tr><th id="1562">1562</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_OPCODE_TSO_FC_CLASS3" title='AVF_FCOE_TX_CTX_DESC_OPCODE_TSO_FC_CLASS3' data-ref="AVF_FCOE_TX_CTX_DESC_OPCODE_TSO_FC_CLASS3">AVF_FCOE_TX_CTX_DESC_OPCODE_TSO_FC_CLASS3</dfn>	= <var>0x05</var>, <i>/* 4 BITS */</i></td></tr>
<tr><th id="1563">1563</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_OPCODE_ETSO_FC_CLASS2" title='AVF_FCOE_TX_CTX_DESC_OPCODE_ETSO_FC_CLASS2' data-ref="AVF_FCOE_TX_CTX_DESC_OPCODE_ETSO_FC_CLASS2">AVF_FCOE_TX_CTX_DESC_OPCODE_ETSO_FC_CLASS2</dfn>	= <var>0x02</var>, <i>/* 4 BITS */</i></td></tr>
<tr><th id="1564">1564</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_OPCODE_ETSO_FC_CLASS3" title='AVF_FCOE_TX_CTX_DESC_OPCODE_ETSO_FC_CLASS3' data-ref="AVF_FCOE_TX_CTX_DESC_OPCODE_ETSO_FC_CLASS3">AVF_FCOE_TX_CTX_DESC_OPCODE_ETSO_FC_CLASS3</dfn>	= <var>0x06</var>, <i>/* 4 BITS */</i></td></tr>
<tr><th id="1565">1565</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_FC_CLASS2" title='AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_FC_CLASS2' data-ref="AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_FC_CLASS2">AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_FC_CLASS2</dfn>	= <var>0x03</var>, <i>/* 4 BITS */</i></td></tr>
<tr><th id="1566">1566</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_FC_CLASS3" title='AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_FC_CLASS3' data-ref="AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_FC_CLASS3">AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_FC_CLASS3</dfn>	= <var>0x07</var>, <i>/* 4 BITS */</i></td></tr>
<tr><th id="1567">1567</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_OPCODE_DDP_CTX_INVL" title='AVF_FCOE_TX_CTX_DESC_OPCODE_DDP_CTX_INVL' data-ref="AVF_FCOE_TX_CTX_DESC_OPCODE_DDP_CTX_INVL">AVF_FCOE_TX_CTX_DESC_OPCODE_DDP_CTX_INVL</dfn>	= <var>0x08</var>, <i>/* 4 BITS */</i></td></tr>
<tr><th id="1568">1568</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_CTX_INVL" title='AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_CTX_INVL' data-ref="AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_CTX_INVL">AVF_FCOE_TX_CTX_DESC_OPCODE_DWO_CTX_INVL</dfn>	= <var>0x09</var>, <i>/* 4 BITS */</i></td></tr>
<tr><th id="1569">1569</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_RELOFF" title='AVF_FCOE_TX_CTX_DESC_RELOFF' data-ref="AVF_FCOE_TX_CTX_DESC_RELOFF">AVF_FCOE_TX_CTX_DESC_RELOFF</dfn>			= <var>0x10</var>,</td></tr>
<tr><th id="1570">1570</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_CLRSEQ" title='AVF_FCOE_TX_CTX_DESC_CLRSEQ' data-ref="AVF_FCOE_TX_CTX_DESC_CLRSEQ">AVF_FCOE_TX_CTX_DESC_CLRSEQ</dfn>			= <var>0x20</var>,</td></tr>
<tr><th id="1571">1571</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_DIFENA" title='AVF_FCOE_TX_CTX_DESC_DIFENA' data-ref="AVF_FCOE_TX_CTX_DESC_DIFENA">AVF_FCOE_TX_CTX_DESC_DIFENA</dfn>			= <var>0x40</var>,</td></tr>
<tr><th id="1572">1572</th><td>	<dfn class="enum" id="AVF_FCOE_TX_CTX_DESC_IL2TAG2" title='AVF_FCOE_TX_CTX_DESC_IL2TAG2' data-ref="AVF_FCOE_TX_CTX_DESC_IL2TAG2">AVF_FCOE_TX_CTX_DESC_IL2TAG2</dfn>			= <var>0x80</var></td></tr>
<tr><th id="1573">1573</th><td>};</td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td><i>/* FCoE DIF/DIX Context descriptor */</i></td></tr>
<tr><th id="1576">1576</th><td><b>struct</b> <dfn class="type def" id="avf_fcoe_difdix_context_desc" title='avf_fcoe_difdix_context_desc' data-ref="avf_fcoe_difdix_context_desc">avf_fcoe_difdix_context_desc</dfn> {</td></tr>
<tr><th id="1577">1577</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_fcoe_difdix_context_desc::flags_buff0_buff1_ref" title='avf_fcoe_difdix_context_desc::flags_buff0_buff1_ref' data-ref="avf_fcoe_difdix_context_desc::flags_buff0_buff1_ref">flags_buff0_buff1_ref</dfn>;</td></tr>
<tr><th id="1578">1578</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_fcoe_difdix_context_desc::difapp_msk_bias" title='avf_fcoe_difdix_context_desc::difapp_msk_bias' data-ref="avf_fcoe_difdix_context_desc::difapp_msk_bias">difapp_msk_bias</dfn>;</td></tr>
<tr><th id="1579">1579</th><td>};</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW0_FLAGS_SHIFT" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW0_FLAGS_SHIFT">AVF_FCOE_DIFDIX_CTX_QW0_FLAGS_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW0_FLAGS_MASK" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW0_FLAGS_MASK">AVF_FCOE_DIFDIX_CTX_QW0_FLAGS_MASK</dfn>	(0xFFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1583">1583</th><td><u>					AVF_FCOE_DIFDIX_CTX_QW0_FLAGS_SHIFT)</u></td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td><b>enum</b> <dfn class="type def" id="avf_fcoe_difdix_ctx_desc_flags_bits" title='avf_fcoe_difdix_ctx_desc_flags_bits' data-ref="avf_fcoe_difdix_ctx_desc_flags_bits">avf_fcoe_difdix_ctx_desc_flags_bits</dfn> {</td></tr>
<tr><th id="1586">1586</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1587">1587</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_RSVD" title='AVF_FCOE_DIFDIX_CTX_DESC_RSVD' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_RSVD">AVF_FCOE_DIFDIX_CTX_DESC_RSVD</dfn>				= <var>0x0000</var>,</td></tr>
<tr><th id="1588">1588</th><td>	<i>/* 1 BIT  */</i></td></tr>
<tr><th id="1589">1589</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_APPTYPE_TAGCHK" title='AVF_FCOE_DIFDIX_CTX_DESC_APPTYPE_TAGCHK' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_APPTYPE_TAGCHK">AVF_FCOE_DIFDIX_CTX_DESC_APPTYPE_TAGCHK</dfn>		= <var>0x0000</var>,</td></tr>
<tr><th id="1590">1590</th><td>	<i>/* 1 BIT  */</i></td></tr>
<tr><th id="1591">1591</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_APPTYPE_TAGNOTCHK" title='AVF_FCOE_DIFDIX_CTX_DESC_APPTYPE_TAGNOTCHK' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_APPTYPE_TAGNOTCHK">AVF_FCOE_DIFDIX_CTX_DESC_APPTYPE_TAGNOTCHK</dfn>		= <var>0x0004</var>,</td></tr>
<tr><th id="1592">1592</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1593">1593</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_OPAQUE" title='AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_OPAQUE' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_OPAQUE">AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_OPAQUE</dfn>			= <var>0x0000</var>,</td></tr>
<tr><th id="1594">1594</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1595">1595</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY" title='AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY">AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY</dfn>		= <var>0x0008</var>,</td></tr>
<tr><th id="1596">1596</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1597">1597</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY_APPTAG" title='AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY_APPTAG' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY_APPTAG">AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY_APPTAG</dfn>	= <var>0x0010</var>,</td></tr>
<tr><th id="1598">1598</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1599">1599</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY_APPREFTAG" title='AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY_APPREFTAG' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY_APPREFTAG">AVF_FCOE_DIFDIX_CTX_DESC_GTYPE_CHKINTEGRITY_APPREFTAG</dfn>	= <var>0x0018</var>,</td></tr>
<tr><th id="1600">1600</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1601">1601</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_CNST" title='AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_CNST' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_CNST">AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_CNST</dfn>			= <var>0x0000</var>,</td></tr>
<tr><th id="1602">1602</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1603">1603</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_INC1BLK" title='AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_INC1BLK' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_INC1BLK">AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_INC1BLK</dfn>		= <var>0x0020</var>,</td></tr>
<tr><th id="1604">1604</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1605">1605</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_APPTAG" title='AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_APPTAG' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_APPTAG">AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_APPTAG</dfn>		= <var>0x0040</var>,</td></tr>
<tr><th id="1606">1606</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1607">1607</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_RSVD" title='AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_RSVD' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_RSVD">AVF_FCOE_DIFDIX_CTX_DESC_REFTYPE_RSVD</dfn>			= <var>0x0060</var>,</td></tr>
<tr><th id="1608">1608</th><td>	<i>/* 1 BIT  */</i></td></tr>
<tr><th id="1609">1609</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_DIXMODE_XSUM" title='AVF_FCOE_DIFDIX_CTX_DESC_DIXMODE_XSUM' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_DIXMODE_XSUM">AVF_FCOE_DIFDIX_CTX_DESC_DIXMODE_XSUM</dfn>			= <var>0x0000</var>,</td></tr>
<tr><th id="1610">1610</th><td>	<i>/* 1 BIT  */</i></td></tr>
<tr><th id="1611">1611</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_DIXMODE_CRC" title='AVF_FCOE_DIFDIX_CTX_DESC_DIXMODE_CRC' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_DIXMODE_CRC">AVF_FCOE_DIFDIX_CTX_DESC_DIXMODE_CRC</dfn>			= <var>0x0080</var>,</td></tr>
<tr><th id="1612">1612</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1613">1613</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_UNTAG" title='AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_UNTAG' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_UNTAG">AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_UNTAG</dfn>			= <var>0x0000</var>,</td></tr>
<tr><th id="1614">1614</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1615">1615</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_BUF" title='AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_BUF' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_BUF">AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_BUF</dfn>			= <var>0x0100</var>,</td></tr>
<tr><th id="1616">1616</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1617">1617</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_RSVD" title='AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_RSVD' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_RSVD">AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_RSVD</dfn>			= <var>0x0200</var>,</td></tr>
<tr><th id="1618">1618</th><td>	<i>/* 2 BITS */</i></td></tr>
<tr><th id="1619">1619</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_EMBDTAGS" title='AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_EMBDTAGS' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_EMBDTAGS">AVF_FCOE_DIFDIX_CTX_DESC_DIFHOST_EMBDTAGS</dfn>		= <var>0x0300</var>,</td></tr>
<tr><th id="1620">1620</th><td>	<i>/* 1 BIT  */</i></td></tr>
<tr><th id="1621">1621</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_DIFLAN_UNTAG" title='AVF_FCOE_DIFDIX_CTX_DESC_DIFLAN_UNTAG' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_DIFLAN_UNTAG">AVF_FCOE_DIFDIX_CTX_DESC_DIFLAN_UNTAG</dfn>			= <var>0x0000</var>,</td></tr>
<tr><th id="1622">1622</th><td>	<i>/* 1 BIT  */</i></td></tr>
<tr><th id="1623">1623</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_DIFLAN_TAG" title='AVF_FCOE_DIFDIX_CTX_DESC_DIFLAN_TAG' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_DIFLAN_TAG">AVF_FCOE_DIFDIX_CTX_DESC_DIFLAN_TAG</dfn>			= <var>0x0400</var>,</td></tr>
<tr><th id="1624">1624</th><td>	<i>/* 1 BIT */</i></td></tr>
<tr><th id="1625">1625</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_DIFBLK_512B" title='AVF_FCOE_DIFDIX_CTX_DESC_DIFBLK_512B' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_DIFBLK_512B">AVF_FCOE_DIFDIX_CTX_DESC_DIFBLK_512B</dfn>			= <var>0x0000</var>,</td></tr>
<tr><th id="1626">1626</th><td>	<i>/* 1 BIT */</i></td></tr>
<tr><th id="1627">1627</th><td>	<dfn class="enum" id="AVF_FCOE_DIFDIX_CTX_DESC_DIFBLK_4K" title='AVF_FCOE_DIFDIX_CTX_DESC_DIFBLK_4K' data-ref="AVF_FCOE_DIFDIX_CTX_DESC_DIFBLK_4K">AVF_FCOE_DIFDIX_CTX_DESC_DIFBLK_4K</dfn>			= <var>0x0800</var></td></tr>
<tr><th id="1628">1628</th><td>};</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW0_BUFF0_SHIFT" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW0_BUFF0_SHIFT">AVF_FCOE_DIFDIX_CTX_QW0_BUFF0_SHIFT</dfn>	12</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW0_BUFF0_MASK" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW0_BUFF0_MASK">AVF_FCOE_DIFDIX_CTX_QW0_BUFF0_MASK</dfn>	(0x3FFULL &lt;&lt; \</u></td></tr>
<tr><th id="1632">1632</th><td><u>					AVF_FCOE_DIFDIX_CTX_QW0_BUFF0_SHIFT)</u></td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW0_BUFF1_SHIFT" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW0_BUFF1_SHIFT">AVF_FCOE_DIFDIX_CTX_QW0_BUFF1_SHIFT</dfn>	22</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW0_BUFF1_MASK" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW0_BUFF1_MASK">AVF_FCOE_DIFDIX_CTX_QW0_BUFF1_MASK</dfn>	(0x3FFULL &lt;&lt; \</u></td></tr>
<tr><th id="1636">1636</th><td><u>					AVF_FCOE_DIFDIX_CTX_QW0_BUFF1_SHIFT)</u></td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW0_REF_SHIFT" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW0_REF_SHIFT">AVF_FCOE_DIFDIX_CTX_QW0_REF_SHIFT</dfn>	32</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW0_REF_MASK" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW0_REF_MASK">AVF_FCOE_DIFDIX_CTX_QW0_REF_MASK</dfn>	(0xFFFFFFFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1640">1640</th><td><u>					AVF_FCOE_DIFDIX_CTX_QW0_REF_SHIFT)</u></td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW1_APP_SHIFT" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW1_APP_SHIFT">AVF_FCOE_DIFDIX_CTX_QW1_APP_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW1_APP_MASK" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW1_APP_MASK">AVF_FCOE_DIFDIX_CTX_QW1_APP_MASK</dfn>	(0xFFFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1644">1644</th><td><u>					AVF_FCOE_DIFDIX_CTX_QW1_APP_SHIFT)</u></td></tr>
<tr><th id="1645">1645</th><td></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW1_APP_MSK_SHIFT" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW1_APP_MSK_SHIFT">AVF_FCOE_DIFDIX_CTX_QW1_APP_MSK_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1647">1647</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW1_APP_MSK_MASK" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW1_APP_MSK_MASK">AVF_FCOE_DIFDIX_CTX_QW1_APP_MSK_MASK</dfn>	(0xFFFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1648">1648</th><td><u>					AVF_FCOE_DIFDIX_CTX_QW1_APP_MSK_SHIFT)</u></td></tr>
<tr><th id="1649">1649</th><td></td></tr>
<tr><th id="1650">1650</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW1_REF_BIAS_SHIFT" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW1_REF_BIAS_SHIFT">AVF_FCOE_DIFDIX_CTX_QW1_REF_BIAS_SHIFT</dfn>	32</u></td></tr>
<tr><th id="1651">1651</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DIFDIX_CTX_QW0_REF_BIAS_MASK" data-ref="_M/AVF_FCOE_DIFDIX_CTX_QW0_REF_BIAS_MASK">AVF_FCOE_DIFDIX_CTX_QW0_REF_BIAS_MASK</dfn>	(0xFFFFFFFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1652">1652</th><td><u>					AVF_FCOE_DIFDIX_CTX_QW1_REF_BIAS_SHIFT)</u></td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td><i>/* FCoE DIF/DIX Buffers descriptor */</i></td></tr>
<tr><th id="1655">1655</th><td><b>struct</b> <dfn class="type def" id="avf_fcoe_difdix_buffers_desc" title='avf_fcoe_difdix_buffers_desc' data-ref="avf_fcoe_difdix_buffers_desc">avf_fcoe_difdix_buffers_desc</dfn> {</td></tr>
<tr><th id="1656">1656</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_fcoe_difdix_buffers_desc::buff_addr0" title='avf_fcoe_difdix_buffers_desc::buff_addr0' data-ref="avf_fcoe_difdix_buffers_desc::buff_addr0">buff_addr0</dfn>;</td></tr>
<tr><th id="1657">1657</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_fcoe_difdix_buffers_desc::buff_addr1" title='avf_fcoe_difdix_buffers_desc::buff_addr1' data-ref="avf_fcoe_difdix_buffers_desc::buff_addr1">buff_addr1</dfn>;</td></tr>
<tr><th id="1658">1658</th><td>};</td></tr>
<tr><th id="1659">1659</th><td></td></tr>
<tr><th id="1660">1660</th><td><i>/* FCoE DDP Context descriptor */</i></td></tr>
<tr><th id="1661">1661</th><td><b>struct</b> <dfn class="type def" id="avf_fcoe_ddp_context_desc" title='avf_fcoe_ddp_context_desc' data-ref="avf_fcoe_ddp_context_desc">avf_fcoe_ddp_context_desc</dfn> {</td></tr>
<tr><th id="1662">1662</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_fcoe_ddp_context_desc::rsvd" title='avf_fcoe_ddp_context_desc::rsvd' data-ref="avf_fcoe_ddp_context_desc::rsvd">rsvd</dfn>;</td></tr>
<tr><th id="1663">1663</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_fcoe_ddp_context_desc::type_cmd_foff_lsize" title='avf_fcoe_ddp_context_desc::type_cmd_foff_lsize' data-ref="avf_fcoe_ddp_context_desc::type_cmd_foff_lsize">type_cmd_foff_lsize</dfn>;</td></tr>
<tr><th id="1664">1664</th><td>};</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DDP_CTX_QW1_DTYPE_SHIFT" data-ref="_M/AVF_FCOE_DDP_CTX_QW1_DTYPE_SHIFT">AVF_FCOE_DDP_CTX_QW1_DTYPE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DDP_CTX_QW1_DTYPE_MASK" data-ref="_M/AVF_FCOE_DDP_CTX_QW1_DTYPE_MASK">AVF_FCOE_DDP_CTX_QW1_DTYPE_MASK</dfn>	(0xFULL &lt;&lt; \</u></td></tr>
<tr><th id="1668">1668</th><td><u>					AVF_FCOE_DDP_CTX_QW1_DTYPE_SHIFT)</u></td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DDP_CTX_QW1_CMD_SHIFT" data-ref="_M/AVF_FCOE_DDP_CTX_QW1_CMD_SHIFT">AVF_FCOE_DDP_CTX_QW1_CMD_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DDP_CTX_QW1_CMD_MASK" data-ref="_M/AVF_FCOE_DDP_CTX_QW1_CMD_MASK">AVF_FCOE_DDP_CTX_QW1_CMD_MASK</dfn>	(0xFULL &lt;&lt; \</u></td></tr>
<tr><th id="1672">1672</th><td><u>					 AVF_FCOE_DDP_CTX_QW1_CMD_SHIFT)</u></td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td><b>enum</b> <dfn class="type def" id="avf_fcoe_ddp_ctx_desc_cmd_bits" title='avf_fcoe_ddp_ctx_desc_cmd_bits' data-ref="avf_fcoe_ddp_ctx_desc_cmd_bits">avf_fcoe_ddp_ctx_desc_cmd_bits</dfn> {</td></tr>
<tr><th id="1675">1675</th><td>	<dfn class="enum" id="AVF_FCOE_DDP_CTX_DESC_BSIZE_512B" title='AVF_FCOE_DDP_CTX_DESC_BSIZE_512B' data-ref="AVF_FCOE_DDP_CTX_DESC_BSIZE_512B">AVF_FCOE_DDP_CTX_DESC_BSIZE_512B</dfn>	= <var>0x00</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1676">1676</th><td>	<dfn class="enum" id="AVF_FCOE_DDP_CTX_DESC_BSIZE_4K" title='AVF_FCOE_DDP_CTX_DESC_BSIZE_4K' data-ref="AVF_FCOE_DDP_CTX_DESC_BSIZE_4K">AVF_FCOE_DDP_CTX_DESC_BSIZE_4K</dfn>		= <var>0x01</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1677">1677</th><td>	<dfn class="enum" id="AVF_FCOE_DDP_CTX_DESC_BSIZE_8K" title='AVF_FCOE_DDP_CTX_DESC_BSIZE_8K' data-ref="AVF_FCOE_DDP_CTX_DESC_BSIZE_8K">AVF_FCOE_DDP_CTX_DESC_BSIZE_8K</dfn>		= <var>0x02</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1678">1678</th><td>	<dfn class="enum" id="AVF_FCOE_DDP_CTX_DESC_BSIZE_16K" title='AVF_FCOE_DDP_CTX_DESC_BSIZE_16K' data-ref="AVF_FCOE_DDP_CTX_DESC_BSIZE_16K">AVF_FCOE_DDP_CTX_DESC_BSIZE_16K</dfn>	= <var>0x03</var>, <i>/* 2 BITS */</i></td></tr>
<tr><th id="1679">1679</th><td>	<dfn class="enum" id="AVF_FCOE_DDP_CTX_DESC_DIFENA" title='AVF_FCOE_DDP_CTX_DESC_DIFENA' data-ref="AVF_FCOE_DDP_CTX_DESC_DIFENA">AVF_FCOE_DDP_CTX_DESC_DIFENA</dfn>		= <var>0x04</var>, <i>/* 1 BIT  */</i></td></tr>
<tr><th id="1680">1680</th><td>	<dfn class="enum" id="AVF_FCOE_DDP_CTX_DESC_LASTSEQH" title='AVF_FCOE_DDP_CTX_DESC_LASTSEQH' data-ref="AVF_FCOE_DDP_CTX_DESC_LASTSEQH">AVF_FCOE_DDP_CTX_DESC_LASTSEQH</dfn>		= <var>0x08</var>, <i>/* 1 BIT  */</i></td></tr>
<tr><th id="1681">1681</th><td>};</td></tr>
<tr><th id="1682">1682</th><td></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DDP_CTX_QW1_FOFF_SHIFT" data-ref="_M/AVF_FCOE_DDP_CTX_QW1_FOFF_SHIFT">AVF_FCOE_DDP_CTX_QW1_FOFF_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1684">1684</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DDP_CTX_QW1_FOFF_MASK" data-ref="_M/AVF_FCOE_DDP_CTX_QW1_FOFF_MASK">AVF_FCOE_DDP_CTX_QW1_FOFF_MASK</dfn>	(0x3FFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1685">1685</th><td><u>					 AVF_FCOE_DDP_CTX_QW1_FOFF_SHIFT)</u></td></tr>
<tr><th id="1686">1686</th><td></td></tr>
<tr><th id="1687">1687</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DDP_CTX_QW1_LSIZE_SHIFT" data-ref="_M/AVF_FCOE_DDP_CTX_QW1_LSIZE_SHIFT">AVF_FCOE_DDP_CTX_QW1_LSIZE_SHIFT</dfn>	32</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_DDP_CTX_QW1_LSIZE_MASK" data-ref="_M/AVF_FCOE_DDP_CTX_QW1_LSIZE_MASK">AVF_FCOE_DDP_CTX_QW1_LSIZE_MASK</dfn>	(0x3FFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1689">1689</th><td><u>					AVF_FCOE_DDP_CTX_QW1_LSIZE_SHIFT)</u></td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td><i>/* FCoE DDP/DWO Queue Context descriptor */</i></td></tr>
<tr><th id="1692">1692</th><td><b>struct</b> <dfn class="type def" id="avf_fcoe_queue_context_desc" title='avf_fcoe_queue_context_desc' data-ref="avf_fcoe_queue_context_desc">avf_fcoe_queue_context_desc</dfn> {</td></tr>
<tr><th id="1693">1693</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_fcoe_queue_context_desc::dmaindx_fbase" title='avf_fcoe_queue_context_desc::dmaindx_fbase' data-ref="avf_fcoe_queue_context_desc::dmaindx_fbase">dmaindx_fbase</dfn>;           <i>/* 0:11 DMAINDX, 12:63 FBASE */</i></td></tr>
<tr><th id="1694">1694</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_fcoe_queue_context_desc::flen_tph" title='avf_fcoe_queue_context_desc::flen_tph' data-ref="avf_fcoe_queue_context_desc::flen_tph">flen_tph</dfn>;                <i>/* 0:12 FLEN, 13:15 TPH */</i></td></tr>
<tr><th id="1695">1695</th><td>};</td></tr>
<tr><th id="1696">1696</th><td></td></tr>
<tr><th id="1697">1697</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_QUEUE_CTX_QW0_DMAINDX_SHIFT" data-ref="_M/AVF_FCOE_QUEUE_CTX_QW0_DMAINDX_SHIFT">AVF_FCOE_QUEUE_CTX_QW0_DMAINDX_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1698">1698</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_QUEUE_CTX_QW0_DMAINDX_MASK" data-ref="_M/AVF_FCOE_QUEUE_CTX_QW0_DMAINDX_MASK">AVF_FCOE_QUEUE_CTX_QW0_DMAINDX_MASK</dfn>	(0xFFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1699">1699</th><td><u>					AVF_FCOE_QUEUE_CTX_QW0_DMAINDX_SHIFT)</u></td></tr>
<tr><th id="1700">1700</th><td></td></tr>
<tr><th id="1701">1701</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_QUEUE_CTX_QW0_FBASE_SHIFT" data-ref="_M/AVF_FCOE_QUEUE_CTX_QW0_FBASE_SHIFT">AVF_FCOE_QUEUE_CTX_QW0_FBASE_SHIFT</dfn>	12</u></td></tr>
<tr><th id="1702">1702</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_QUEUE_CTX_QW0_FBASE_MASK" data-ref="_M/AVF_FCOE_QUEUE_CTX_QW0_FBASE_MASK">AVF_FCOE_QUEUE_CTX_QW0_FBASE_MASK</dfn>	(0xFFFFFFFFFFFFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1703">1703</th><td><u>					AVF_FCOE_QUEUE_CTX_QW0_FBASE_SHIFT)</u></td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_QUEUE_CTX_QW1_FLEN_SHIFT" data-ref="_M/AVF_FCOE_QUEUE_CTX_QW1_FLEN_SHIFT">AVF_FCOE_QUEUE_CTX_QW1_FLEN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_QUEUE_CTX_QW1_FLEN_MASK" data-ref="_M/AVF_FCOE_QUEUE_CTX_QW1_FLEN_MASK">AVF_FCOE_QUEUE_CTX_QW1_FLEN_MASK</dfn>	(0x1FFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1707">1707</th><td><u>					AVF_FCOE_QUEUE_CTX_QW1_FLEN_SHIFT)</u></td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_QUEUE_CTX_QW1_TPH_SHIFT" data-ref="_M/AVF_FCOE_QUEUE_CTX_QW1_TPH_SHIFT">AVF_FCOE_QUEUE_CTX_QW1_TPH_SHIFT</dfn>	13</u></td></tr>
<tr><th id="1710">1710</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_QUEUE_CTX_QW1_TPH_MASK" data-ref="_M/AVF_FCOE_QUEUE_CTX_QW1_TPH_MASK">AVF_FCOE_QUEUE_CTX_QW1_TPH_MASK</dfn>	(0x7ULL &lt;&lt; \</u></td></tr>
<tr><th id="1711">1711</th><td><u>					AVF_FCOE_QUEUE_CTX_QW1_FLEN_SHIFT)</u></td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td><b>enum</b> <dfn class="type def" id="avf_fcoe_queue_ctx_desc_tph_bits" title='avf_fcoe_queue_ctx_desc_tph_bits' data-ref="avf_fcoe_queue_ctx_desc_tph_bits">avf_fcoe_queue_ctx_desc_tph_bits</dfn> {</td></tr>
<tr><th id="1714">1714</th><td>	<dfn class="enum" id="AVF_FCOE_QUEUE_CTX_DESC_TPHRDESC" title='AVF_FCOE_QUEUE_CTX_DESC_TPHRDESC' data-ref="AVF_FCOE_QUEUE_CTX_DESC_TPHRDESC">AVF_FCOE_QUEUE_CTX_DESC_TPHRDESC</dfn>	= <var>0x1</var>,</td></tr>
<tr><th id="1715">1715</th><td>	<dfn class="enum" id="AVF_FCOE_QUEUE_CTX_DESC_TPHDATA" title='AVF_FCOE_QUEUE_CTX_DESC_TPHDATA' data-ref="AVF_FCOE_QUEUE_CTX_DESC_TPHDATA">AVF_FCOE_QUEUE_CTX_DESC_TPHDATA</dfn>	= <var>0x2</var></td></tr>
<tr><th id="1716">1716</th><td>};</td></tr>
<tr><th id="1717">1717</th><td></td></tr>
<tr><th id="1718">1718</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_QUEUE_CTX_QW1_RECIPE_SHIFT" data-ref="_M/AVF_FCOE_QUEUE_CTX_QW1_RECIPE_SHIFT">AVF_FCOE_QUEUE_CTX_QW1_RECIPE_SHIFT</dfn>	30</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_QUEUE_CTX_QW1_RECIPE_MASK" data-ref="_M/AVF_FCOE_QUEUE_CTX_QW1_RECIPE_MASK">AVF_FCOE_QUEUE_CTX_QW1_RECIPE_MASK</dfn>	(0x3ULL &lt;&lt; \</u></td></tr>
<tr><th id="1720">1720</th><td><u>					AVF_FCOE_QUEUE_CTX_QW1_RECIPE_SHIFT)</u></td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td><i>/* FCoE DDP/DWO Filter Context descriptor */</i></td></tr>
<tr><th id="1723">1723</th><td><b>struct</b> <dfn class="type def" id="avf_fcoe_filter_context_desc" title='avf_fcoe_filter_context_desc' data-ref="avf_fcoe_filter_context_desc">avf_fcoe_filter_context_desc</dfn> {</td></tr>
<tr><th id="1724">1724</th><td>	<a class="macro" href="avf_osdep.h.html#49" title="uint32_t" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="avf_fcoe_filter_context_desc::param" title='avf_fcoe_filter_context_desc::param' data-ref="avf_fcoe_filter_context_desc::param">param</dfn>;</td></tr>
<tr><th id="1725">1725</th><td>	<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_fcoe_filter_context_desc::seqn" title='avf_fcoe_filter_context_desc::seqn' data-ref="avf_fcoe_filter_context_desc::seqn">seqn</dfn>;</td></tr>
<tr><th id="1726">1726</th><td></td></tr>
<tr><th id="1727">1727</th><td>	<i>/* 48:51(0:3) RSVD, 52:63(4:15) DMAINDX */</i></td></tr>
<tr><th id="1728">1728</th><td>	<a class="macro" href="avf_osdep.h.html#46" title="uint16_t" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="avf_fcoe_filter_context_desc::rsvd_dmaindx" title='avf_fcoe_filter_context_desc::rsvd_dmaindx' data-ref="avf_fcoe_filter_context_desc::rsvd_dmaindx">rsvd_dmaindx</dfn>;</td></tr>
<tr><th id="1729">1729</th><td></td></tr>
<tr><th id="1730">1730</th><td>	<i>/* 0:7 FLAGS, 8:52 RSVD, 53:63 LANQ */</i></td></tr>
<tr><th id="1731">1731</th><td>	<a class="macro" href="avf_osdep.h.html#52" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="avf_fcoe_filter_context_desc::flags_rsvd_lanq" title='avf_fcoe_filter_context_desc::flags_rsvd_lanq' data-ref="avf_fcoe_filter_context_desc::flags_rsvd_lanq">flags_rsvd_lanq</dfn>;</td></tr>
<tr><th id="1732">1732</th><td>};</td></tr>
<tr><th id="1733">1733</th><td></td></tr>
<tr><th id="1734">1734</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_FILTER_CTX_QW0_DMAINDX_SHIFT" data-ref="_M/AVF_FCOE_FILTER_CTX_QW0_DMAINDX_SHIFT">AVF_FCOE_FILTER_CTX_QW0_DMAINDX_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1735">1735</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_FILTER_CTX_QW0_DMAINDX_MASK" data-ref="_M/AVF_FCOE_FILTER_CTX_QW0_DMAINDX_MASK">AVF_FCOE_FILTER_CTX_QW0_DMAINDX_MASK</dfn>	(0xFFF &lt;&lt; \</u></td></tr>
<tr><th id="1736">1736</th><td><u>					AVF_FCOE_FILTER_CTX_QW0_DMAINDX_SHIFT)</u></td></tr>
<tr><th id="1737">1737</th><td></td></tr>
<tr><th id="1738">1738</th><td><b>enum</b> <dfn class="type def" id="avf_fcoe_filter_ctx_desc_flags_bits" title='avf_fcoe_filter_ctx_desc_flags_bits' data-ref="avf_fcoe_filter_ctx_desc_flags_bits">avf_fcoe_filter_ctx_desc_flags_bits</dfn> {</td></tr>
<tr><th id="1739">1739</th><td>	<dfn class="enum" id="AVF_FCOE_FILTER_CTX_DESC_CTYP_DDP" title='AVF_FCOE_FILTER_CTX_DESC_CTYP_DDP' data-ref="AVF_FCOE_FILTER_CTX_DESC_CTYP_DDP">AVF_FCOE_FILTER_CTX_DESC_CTYP_DDP</dfn>	= <var>0x00</var>,</td></tr>
<tr><th id="1740">1740</th><td>	<dfn class="enum" id="AVF_FCOE_FILTER_CTX_DESC_CTYP_DWO" title='AVF_FCOE_FILTER_CTX_DESC_CTYP_DWO' data-ref="AVF_FCOE_FILTER_CTX_DESC_CTYP_DWO">AVF_FCOE_FILTER_CTX_DESC_CTYP_DWO</dfn>	= <var>0x01</var>,</td></tr>
<tr><th id="1741">1741</th><td>	<dfn class="enum" id="AVF_FCOE_FILTER_CTX_DESC_ENODE_INIT" title='AVF_FCOE_FILTER_CTX_DESC_ENODE_INIT' data-ref="AVF_FCOE_FILTER_CTX_DESC_ENODE_INIT">AVF_FCOE_FILTER_CTX_DESC_ENODE_INIT</dfn>	= <var>0x00</var>,</td></tr>
<tr><th id="1742">1742</th><td>	<dfn class="enum" id="AVF_FCOE_FILTER_CTX_DESC_ENODE_RSP" title='AVF_FCOE_FILTER_CTX_DESC_ENODE_RSP' data-ref="AVF_FCOE_FILTER_CTX_DESC_ENODE_RSP">AVF_FCOE_FILTER_CTX_DESC_ENODE_RSP</dfn>	= <var>0x02</var>,</td></tr>
<tr><th id="1743">1743</th><td>	<dfn class="enum" id="AVF_FCOE_FILTER_CTX_DESC_FC_CLASS2" title='AVF_FCOE_FILTER_CTX_DESC_FC_CLASS2' data-ref="AVF_FCOE_FILTER_CTX_DESC_FC_CLASS2">AVF_FCOE_FILTER_CTX_DESC_FC_CLASS2</dfn>	= <var>0x00</var>,</td></tr>
<tr><th id="1744">1744</th><td>	<dfn class="enum" id="AVF_FCOE_FILTER_CTX_DESC_FC_CLASS3" title='AVF_FCOE_FILTER_CTX_DESC_FC_CLASS3' data-ref="AVF_FCOE_FILTER_CTX_DESC_FC_CLASS3">AVF_FCOE_FILTER_CTX_DESC_FC_CLASS3</dfn>	= <var>0x04</var></td></tr>
<tr><th id="1745">1745</th><td>};</td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_FILTER_CTX_QW1_FLAGS_SHIFT" data-ref="_M/AVF_FCOE_FILTER_CTX_QW1_FLAGS_SHIFT">AVF_FCOE_FILTER_CTX_QW1_FLAGS_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1748">1748</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_FILTER_CTX_QW1_FLAGS_MASK" data-ref="_M/AVF_FCOE_FILTER_CTX_QW1_FLAGS_MASK">AVF_FCOE_FILTER_CTX_QW1_FLAGS_MASK</dfn>	(0xFFULL &lt;&lt; \</u></td></tr>
<tr><th id="1749">1749</th><td><u>					AVF_FCOE_FILTER_CTX_QW1_FLAGS_SHIFT)</u></td></tr>
<tr><th id="1750">1750</th><td></td></tr>
<tr><th id="1751">1751</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_FILTER_CTX_QW1_PCTYPE_SHIFT" data-ref="_M/AVF_FCOE_FILTER_CTX_QW1_PCTYPE_SHIFT">AVF_FCOE_FILTER_CTX_QW1_PCTYPE_SHIFT</dfn>     8</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_FILTER_CTX_QW1_PCTYPE_MASK" data-ref="_M/AVF_FCOE_FILTER_CTX_QW1_PCTYPE_MASK">AVF_FCOE_FILTER_CTX_QW1_PCTYPE_MASK</dfn>      (0x3FULL &lt;&lt; \</u></td></tr>
<tr><th id="1753">1753</th><td><u>			AVF_FCOE_FILTER_CTX_QW1_PCTYPE_SHIFT)</u></td></tr>
<tr><th id="1754">1754</th><td></td></tr>
<tr><th id="1755">1755</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_FILTER_CTX_QW1_LANQINDX_SHIFT" data-ref="_M/AVF_FCOE_FILTER_CTX_QW1_LANQINDX_SHIFT">AVF_FCOE_FILTER_CTX_QW1_LANQINDX_SHIFT</dfn>     53</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define <dfn class="macro" id="_M/AVF_FCOE_FILTER_CTX_QW1_LANQINDX_MASK" data-ref="_M/AVF_FCOE_FILTER_CTX_QW1_LANQINDX_MASK">AVF_FCOE_FILTER_CTX_QW1_LANQINDX_MASK</dfn>      (0x7FFULL &lt;&lt; \</u></td></tr>
<tr><th id="1757">1757</th><td><u>			AVF_FCOE_FILTER_CTX_QW1_LANQINDX_SHIFT)</u></td></tr>
<tr><th id="1758">1758</th><td></td></tr>
<tr><th id="1759">1759</th><td><b>enum</b> <dfn class="type def" id="avf_switch_element_types" title='avf_switch_element_types' data-ref="avf_switch_element_types">avf_switch_element_types</dfn> {</td></tr>
<tr><th id="1760">1760</th><td>	<dfn class="enum" id="AVF_SWITCH_ELEMENT_TYPE_MAC" title='AVF_SWITCH_ELEMENT_TYPE_MAC' data-ref="AVF_SWITCH_ELEMENT_TYPE_MAC">AVF_SWITCH_ELEMENT_TYPE_MAC</dfn>	= <var>1</var>,</td></tr>
<tr><th id="1761">1761</th><td>	<dfn class="enum" id="AVF_SWITCH_ELEMENT_TYPE_PF" title='AVF_SWITCH_ELEMENT_TYPE_PF' data-ref="AVF_SWITCH_ELEMENT_TYPE_PF">AVF_SWITCH_ELEMENT_TYPE_PF</dfn>	= <var>2</var>,</td></tr>
<tr><th id="1762">1762</th><td>	<dfn class="enum" id="AVF_SWITCH_ELEMENT_TYPE_VF" title='AVF_SWITCH_ELEMENT_TYPE_VF' data-ref="AVF_SWITCH_ELEMENT_TYPE_VF">AVF_SWITCH_ELEMENT_TYPE_VF</dfn>	= <var>3</var>,</td></tr>
<tr><th id="1763">1763</th><td>	<dfn class="enum" id="AVF_SWITCH_ELEMENT_TYPE_EMP" title='AVF_SWITCH_ELEMENT_TYPE_EMP' data-ref="AVF_SWITCH_ELEMENT_TYPE_EMP">AVF_SWITCH_ELEMENT_TYPE_EMP</dfn>	= <var>4</var>,</td></tr>
<tr><th id="1764">1764</th><td>	<dfn class="enum" id="AVF_SWITCH_ELEMENT_TYPE_BMC" title='AVF_SWITCH_ELEMENT_TYPE_BMC' data-ref="AVF_SWITCH_ELEMENT_TYPE_BMC">AVF_SWITCH_ELEMENT_TYPE_BMC</dfn>	= <var>6</var>,</td></tr>
<tr><th id="1765">1765</th><td>	<dfn class="enum" id="AVF_SWITCH_ELEMENT_TYPE_PE" title='AVF_SWITCH_ELEMENT_TYPE_PE' data-ref="AVF_SWITCH_ELEMENT_TYPE_PE">AVF_SWITCH_ELEMENT_TYPE_PE</dfn>	= <var>16</var>,</td></tr>
<tr><th id="1766">1766</th><td>	<dfn class="enum" id="AVF_SWITCH_ELEMENT_TYPE_VEB" title='AVF_SWITCH_ELEMENT_TYPE_VEB' data-ref="AVF_SWITCH_ELEMENT_TYPE_VEB">AVF_SWITCH_ELEMENT_TYPE_VEB</dfn>	= <var>17</var>,</td></tr>
<tr><th id="1767">1767</th><td>	<dfn class="enum" id="AVF_SWITCH_ELEMENT_TYPE_PA" title='AVF_SWITCH_ELEMENT_TYPE_PA' data-ref="AVF_SWITCH_ELEMENT_TYPE_PA">AVF_SWITCH_ELEMENT_TYPE_PA</dfn>	= <var>18</var>,</td></tr>
<tr><th id="1768">1768</th><td>	<dfn class="enum" id="AVF_SWITCH_ELEMENT_TYPE_VSI" title='AVF_SWITCH_ELEMENT_TYPE_VSI' data-ref="AVF_SWITCH_ELEMENT_TYPE_VSI">AVF_SWITCH_ELEMENT_TYPE_VSI</dfn>	= <var>19</var>,</td></tr>
<tr><th id="1769">1769</th><td>};</td></tr>
<tr><th id="1770">1770</th><td></td></tr>
<tr><th id="1771">1771</th><td><i>/* Supported EtherType filters */</i></td></tr>
<tr><th id="1772">1772</th><td><b>enum</b> <dfn class="type def" id="avf_ether_type_index" title='avf_ether_type_index' data-ref="avf_ether_type_index">avf_ether_type_index</dfn> {</td></tr>
<tr><th id="1773">1773</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_1588" title='AVF_ETHER_TYPE_1588' data-ref="AVF_ETHER_TYPE_1588">AVF_ETHER_TYPE_1588</dfn>		= <var>0</var>,</td></tr>
<tr><th id="1774">1774</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_FIP" title='AVF_ETHER_TYPE_FIP' data-ref="AVF_ETHER_TYPE_FIP">AVF_ETHER_TYPE_FIP</dfn>		= <var>1</var>,</td></tr>
<tr><th id="1775">1775</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_OUI_EXTENDED" title='AVF_ETHER_TYPE_OUI_EXTENDED' data-ref="AVF_ETHER_TYPE_OUI_EXTENDED">AVF_ETHER_TYPE_OUI_EXTENDED</dfn>	= <var>2</var>,</td></tr>
<tr><th id="1776">1776</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_MAC_CONTROL" title='AVF_ETHER_TYPE_MAC_CONTROL' data-ref="AVF_ETHER_TYPE_MAC_CONTROL">AVF_ETHER_TYPE_MAC_CONTROL</dfn>	= <var>3</var>,</td></tr>
<tr><th id="1777">1777</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_LLDP" title='AVF_ETHER_TYPE_LLDP' data-ref="AVF_ETHER_TYPE_LLDP">AVF_ETHER_TYPE_LLDP</dfn>		= <var>4</var>,</td></tr>
<tr><th id="1778">1778</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_EVB_PROTOCOL1" title='AVF_ETHER_TYPE_EVB_PROTOCOL1' data-ref="AVF_ETHER_TYPE_EVB_PROTOCOL1">AVF_ETHER_TYPE_EVB_PROTOCOL1</dfn>	= <var>5</var>,</td></tr>
<tr><th id="1779">1779</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_EVB_PROTOCOL2" title='AVF_ETHER_TYPE_EVB_PROTOCOL2' data-ref="AVF_ETHER_TYPE_EVB_PROTOCOL2">AVF_ETHER_TYPE_EVB_PROTOCOL2</dfn>	= <var>6</var>,</td></tr>
<tr><th id="1780">1780</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_QCN_CNM" title='AVF_ETHER_TYPE_QCN_CNM' data-ref="AVF_ETHER_TYPE_QCN_CNM">AVF_ETHER_TYPE_QCN_CNM</dfn>		= <var>7</var>,</td></tr>
<tr><th id="1781">1781</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_8021X" title='AVF_ETHER_TYPE_8021X' data-ref="AVF_ETHER_TYPE_8021X">AVF_ETHER_TYPE_8021X</dfn>		= <var>8</var>,</td></tr>
<tr><th id="1782">1782</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_ARP" title='AVF_ETHER_TYPE_ARP' data-ref="AVF_ETHER_TYPE_ARP">AVF_ETHER_TYPE_ARP</dfn>		= <var>9</var>,</td></tr>
<tr><th id="1783">1783</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_RSV1" title='AVF_ETHER_TYPE_RSV1' data-ref="AVF_ETHER_TYPE_RSV1">AVF_ETHER_TYPE_RSV1</dfn>		= <var>10</var>,</td></tr>
<tr><th id="1784">1784</th><td>	<dfn class="enum" id="AVF_ETHER_TYPE_RSV2" title='AVF_ETHER_TYPE_RSV2' data-ref="AVF_ETHER_TYPE_RSV2">AVF_ETHER_TYPE_RSV2</dfn>		= <var>11</var>,</td></tr>
<tr><th id="1785">1785</th><td>};</td></tr>
<tr><th id="1786">1786</th><td></td></tr>
<tr><th id="1787">1787</th><td><i>/* Filter context base size is 1K */</i></td></tr>
<tr><th id="1788">1788</th><td><u>#define <dfn class="macro" id="_M/AVF_HASH_FILTER_BASE_SIZE" data-ref="_M/AVF_HASH_FILTER_BASE_SIZE">AVF_HASH_FILTER_BASE_SIZE</dfn>	1024</u></td></tr>
<tr><th id="1789">1789</th><td><i>/* Supported Hash filter values */</i></td></tr>
<tr><th id="1790">1790</th><td><b>enum</b> <dfn class="type def" id="avf_hash_filter_size" title='avf_hash_filter_size' data-ref="avf_hash_filter_size">avf_hash_filter_size</dfn> {</td></tr>
<tr><th id="1791">1791</th><td>	<dfn class="enum" id="AVF_HASH_FILTER_SIZE_1K" title='AVF_HASH_FILTER_SIZE_1K' data-ref="AVF_HASH_FILTER_SIZE_1K">AVF_HASH_FILTER_SIZE_1K</dfn>	= <var>0</var>,</td></tr>
<tr><th id="1792">1792</th><td>	<dfn class="enum" id="AVF_HASH_FILTER_SIZE_2K" title='AVF_HASH_FILTER_SIZE_2K' data-ref="AVF_HASH_FILTER_SIZE_2K">AVF_HASH_FILTER_SIZE_2K</dfn>	= <var>1</var>,</td></tr>
<tr><th id="1793">1793</th><td>	<dfn class="enum" id="AVF_HASH_FILTER_SIZE_4K" title='AVF_HASH_FILTER_SIZE_4K' data-ref="AVF_HASH_FILTER_SIZE_4K">AVF_HASH_FILTER_SIZE_4K</dfn>	= <var>2</var>,</td></tr>
<tr><th id="1794">1794</th><td>	<dfn class="enum" id="AVF_HASH_FILTER_SIZE_8K" title='AVF_HASH_FILTER_SIZE_8K' data-ref="AVF_HASH_FILTER_SIZE_8K">AVF_HASH_FILTER_SIZE_8K</dfn>	= <var>3</var>,</td></tr>
<tr><th id="1795">1795</th><td>	<dfn class="enum" id="AVF_HASH_FILTER_SIZE_16K" title='AVF_HASH_FILTER_SIZE_16K' data-ref="AVF_HASH_FILTER_SIZE_16K">AVF_HASH_FILTER_SIZE_16K</dfn>	= <var>4</var>,</td></tr>
<tr><th id="1796">1796</th><td>	<dfn class="enum" id="AVF_HASH_FILTER_SIZE_32K" title='AVF_HASH_FILTER_SIZE_32K' data-ref="AVF_HASH_FILTER_SIZE_32K">AVF_HASH_FILTER_SIZE_32K</dfn>	= <var>5</var>,</td></tr>
<tr><th id="1797">1797</th><td>	<dfn class="enum" id="AVF_HASH_FILTER_SIZE_64K" title='AVF_HASH_FILTER_SIZE_64K' data-ref="AVF_HASH_FILTER_SIZE_64K">AVF_HASH_FILTER_SIZE_64K</dfn>	= <var>6</var>,</td></tr>
<tr><th id="1798">1798</th><td>	<dfn class="enum" id="AVF_HASH_FILTER_SIZE_128K" title='AVF_HASH_FILTER_SIZE_128K' data-ref="AVF_HASH_FILTER_SIZE_128K">AVF_HASH_FILTER_SIZE_128K</dfn>	= <var>7</var>,</td></tr>
<tr><th id="1799">1799</th><td>	<dfn class="enum" id="AVF_HASH_FILTER_SIZE_256K" title='AVF_HASH_FILTER_SIZE_256K' data-ref="AVF_HASH_FILTER_SIZE_256K">AVF_HASH_FILTER_SIZE_256K</dfn>	= <var>8</var>,</td></tr>
<tr><th id="1800">1800</th><td>	<dfn class="enum" id="AVF_HASH_FILTER_SIZE_512K" title='AVF_HASH_FILTER_SIZE_512K' data-ref="AVF_HASH_FILTER_SIZE_512K">AVF_HASH_FILTER_SIZE_512K</dfn>	= <var>9</var>,</td></tr>
<tr><th id="1801">1801</th><td>	<dfn class="enum" id="AVF_HASH_FILTER_SIZE_1M" title='AVF_HASH_FILTER_SIZE_1M' data-ref="AVF_HASH_FILTER_SIZE_1M">AVF_HASH_FILTER_SIZE_1M</dfn>	= <var>10</var>,</td></tr>
<tr><th id="1802">1802</th><td>};</td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td><i>/* DMA context base size is 0.5K */</i></td></tr>
<tr><th id="1805">1805</th><td><u>#define <dfn class="macro" id="_M/AVF_DMA_CNTX_BASE_SIZE" data-ref="_M/AVF_DMA_CNTX_BASE_SIZE">AVF_DMA_CNTX_BASE_SIZE</dfn>		512</u></td></tr>
<tr><th id="1806">1806</th><td><i>/* Supported DMA context values */</i></td></tr>
<tr><th id="1807">1807</th><td><b>enum</b> <dfn class="type def" id="avf_dma_cntx_size" title='avf_dma_cntx_size' data-ref="avf_dma_cntx_size">avf_dma_cntx_size</dfn> {</td></tr>
<tr><th id="1808">1808</th><td>	<dfn class="enum" id="AVF_DMA_CNTX_SIZE_512" title='AVF_DMA_CNTX_SIZE_512' data-ref="AVF_DMA_CNTX_SIZE_512">AVF_DMA_CNTX_SIZE_512</dfn>		= <var>0</var>,</td></tr>
<tr><th id="1809">1809</th><td>	<dfn class="enum" id="AVF_DMA_CNTX_SIZE_1K" title='AVF_DMA_CNTX_SIZE_1K' data-ref="AVF_DMA_CNTX_SIZE_1K">AVF_DMA_CNTX_SIZE_1K</dfn>		= <var>1</var>,</td></tr>
<tr><th id="1810">1810</th><td>	<dfn class="enum" id="AVF_DMA_CNTX_SIZE_2K" title='AVF_DMA_CNTX_SIZE_2K' data-ref="AVF_DMA_CNTX_SIZE_2K">AVF_DMA_CNTX_SIZE_2K</dfn>		= <var>2</var>,</td></tr>
<tr><th id="1811">1811</th><td>	<dfn class="enum" id="AVF_DMA_CNTX_SIZE_4K" title='AVF_DMA_CNTX_SIZE_4K' data-ref="AVF_DMA_CNTX_SIZE_4K">AVF_DMA_CNTX_SIZE_4K</dfn>		= <var>3</var>,</td></tr>
<tr><th id="1812">1812</th><td>	<dfn class="enum" id="AVF_DMA_CNTX_SIZE_8K" title='AVF_DMA_CNTX_SIZE_8K' data-ref="AVF_DMA_CNTX_SIZE_8K">AVF_DMA_CNTX_SIZE_8K</dfn>		= <var>4</var>,</td></tr>
<tr><th id="1813">1813</th><td>	<dfn class="enum" id="AVF_DMA_CNTX_SIZE_16K" title='AVF_DMA_CNTX_SIZE_16K' data-ref="AVF_DMA_CNTX_SIZE_16K">AVF_DMA_CNTX_SIZE_16K</dfn>		= <var>5</var>,</td></tr>
<tr><th id="1814">1814</th><td>	<dfn class="enum" id="AVF_DMA_CNTX_SIZE_32K" title='AVF_DMA_CNTX_SIZE_32K' data-ref="AVF_DMA_CNTX_SIZE_32K">AVF_DMA_CNTX_SIZE_32K</dfn>		= <var>6</var>,</td></tr>
<tr><th id="1815">1815</th><td>	<dfn class="enum" id="AVF_DMA_CNTX_SIZE_64K" title='AVF_DMA_CNTX_SIZE_64K' data-ref="AVF_DMA_CNTX_SIZE_64K">AVF_DMA_CNTX_SIZE_64K</dfn>		= <var>7</var>,</td></tr>
<tr><th id="1816">1816</th><td>	<dfn class="enum" id="AVF_DMA_CNTX_SIZE_128K" title='AVF_DMA_CNTX_SIZE_128K' data-ref="AVF_DMA_CNTX_SIZE_128K">AVF_DMA_CNTX_SIZE_128K</dfn>		= <var>8</var>,</td></tr>
<tr><th id="1817">1817</th><td>	<dfn class="enum" id="AVF_DMA_CNTX_SIZE_256K" title='AVF_DMA_CNTX_SIZE_256K' data-ref="AVF_DMA_CNTX_SIZE_256K">AVF_DMA_CNTX_SIZE_256K</dfn>		= <var>9</var>,</td></tr>
<tr><th id="1818">1818</th><td>};</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td><i>/* Supported Hash look up table (LUT) sizes */</i></td></tr>
<tr><th id="1821">1821</th><td><b>enum</b> <dfn class="type def" id="avf_hash_lut_size" title='avf_hash_lut_size' data-ref="avf_hash_lut_size">avf_hash_lut_size</dfn> {</td></tr>
<tr><th id="1822">1822</th><td>	<dfn class="enum" id="AVF_HASH_LUT_SIZE_128" title='AVF_HASH_LUT_SIZE_128' data-ref="AVF_HASH_LUT_SIZE_128">AVF_HASH_LUT_SIZE_128</dfn>		= <var>0</var>,</td></tr>
<tr><th id="1823">1823</th><td>	<dfn class="enum" id="AVF_HASH_LUT_SIZE_512" title='AVF_HASH_LUT_SIZE_512' data-ref="AVF_HASH_LUT_SIZE_512">AVF_HASH_LUT_SIZE_512</dfn>		= <var>1</var>,</td></tr>
<tr><th id="1824">1824</th><td>};</td></tr>
<tr><th id="1825">1825</th><td></td></tr>
<tr><th id="1826">1826</th><td><i>/* Structure to hold a per PF filter control settings */</i></td></tr>
<tr><th id="1827">1827</th><td><b>struct</b> <dfn class="type def" id="avf_filter_control_settings" title='avf_filter_control_settings' data-ref="avf_filter_control_settings">avf_filter_control_settings</dfn> {</td></tr>
<tr><th id="1828">1828</th><td>	<i>/* number of PE Quad Hash filter buckets */</i></td></tr>
<tr><th id="1829">1829</th><td>	<b>enum</b> <a class="type" href="#avf_hash_filter_size" title='avf_hash_filter_size' data-ref="avf_hash_filter_size">avf_hash_filter_size</a> <dfn class="decl field" id="avf_filter_control_settings::pe_filt_num" title='avf_filter_control_settings::pe_filt_num' data-ref="avf_filter_control_settings::pe_filt_num">pe_filt_num</dfn>;</td></tr>
<tr><th id="1830">1830</th><td>	<i>/* number of PE Quad Hash contexts */</i></td></tr>
<tr><th id="1831">1831</th><td>	<b>enum</b> <a class="type" href="#avf_dma_cntx_size" title='avf_dma_cntx_size' data-ref="avf_dma_cntx_size">avf_dma_cntx_size</a> <dfn class="decl field" id="avf_filter_control_settings::pe_cntx_num" title='avf_filter_control_settings::pe_cntx_num' data-ref="avf_filter_control_settings::pe_cntx_num">pe_cntx_num</dfn>;</td></tr>
<tr><th id="1832">1832</th><td>	<i>/* number of FCoE filter buckets */</i></td></tr>
<tr><th id="1833">1833</th><td>	<b>enum</b> <a class="type" href="#avf_hash_filter_size" title='avf_hash_filter_size' data-ref="avf_hash_filter_size">avf_hash_filter_size</a> <dfn class="decl field" id="avf_filter_control_settings::fcoe_filt_num" title='avf_filter_control_settings::fcoe_filt_num' data-ref="avf_filter_control_settings::fcoe_filt_num">fcoe_filt_num</dfn>;</td></tr>
<tr><th id="1834">1834</th><td>	<i>/* number of FCoE DDP contexts */</i></td></tr>
<tr><th id="1835">1835</th><td>	<b>enum</b> <a class="type" href="#avf_dma_cntx_size" title='avf_dma_cntx_size' data-ref="avf_dma_cntx_size">avf_dma_cntx_size</a> <dfn class="decl field" id="avf_filter_control_settings::fcoe_cntx_num" title='avf_filter_control_settings::fcoe_cntx_num' data-ref="avf_filter_control_settings::fcoe_cntx_num">fcoe_cntx_num</dfn>;</td></tr>
<tr><th id="1836">1836</th><td>	<i>/* size of the Hash LUT */</i></td></tr>
<tr><th id="1837">1837</th><td>	<b>enum</b> <a class="type" href="#avf_hash_lut_size" title='avf_hash_lut_size' data-ref="avf_hash_lut_size">avf_hash_lut_size</a>	<dfn class="decl field" id="avf_filter_control_settings::hash_lut_size" title='avf_filter_control_settings::hash_lut_size' data-ref="avf_filter_control_settings::hash_lut_size">hash_lut_size</dfn>;</td></tr>
<tr><th id="1838">1838</th><td>	<i>/* enable FDIR filters for PF and its VFs */</i></td></tr>
<tr><th id="1839">1839</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_filter_control_settings::enable_fdir" title='avf_filter_control_settings::enable_fdir' data-ref="avf_filter_control_settings::enable_fdir">enable_fdir</dfn>;</td></tr>
<tr><th id="1840">1840</th><td>	<i>/* enable Ethertype filters for PF and its VFs */</i></td></tr>
<tr><th id="1841">1841</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_filter_control_settings::enable_ethtype" title='avf_filter_control_settings::enable_ethtype' data-ref="avf_filter_control_settings::enable_ethtype">enable_ethtype</dfn>;</td></tr>
<tr><th id="1842">1842</th><td>	<i>/* enable MAC/VLAN filters for PF and its VFs */</i></td></tr>
<tr><th id="1843">1843</th><td>	<span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl field" id="avf_filter_control_settings::enable_macvlan" title='avf_filter_control_settings::enable_macvlan' data-ref="avf_filter_control_settings::enable_macvlan">enable_macvlan</dfn>;</td></tr>
<tr><th id="1844">1844</th><td>};</td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td><i>/* Structure to hold device level control filter counts */</i></td></tr>
<tr><th id="1847">1847</th><td><b>struct</b> <dfn class="type def" id="avf_control_filter_stats" title='avf_control_filter_stats' data-ref="avf_control_filter_stats">avf_control_filter_stats</dfn> {</td></tr>
<tr><th id="1848">1848</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_control_filter_stats::mac_etype_used" title='avf_control_filter_stats::mac_etype_used' data-ref="avf_control_filter_stats::mac_etype_used">mac_etype_used</dfn>;   <i>/* Used perfect match MAC/EtherType filters */</i></td></tr>
<tr><th id="1849">1849</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_control_filter_stats::etype_used" title='avf_control_filter_stats::etype_used' data-ref="avf_control_filter_stats::etype_used">etype_used</dfn>;       <i>/* Used perfect EtherType filters */</i></td></tr>
<tr><th id="1850">1850</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_control_filter_stats::mac_etype_free" title='avf_control_filter_stats::mac_etype_free' data-ref="avf_control_filter_stats::mac_etype_free">mac_etype_free</dfn>;   <i>/* Un-used perfect match MAC/EtherType filters */</i></td></tr>
<tr><th id="1851">1851</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_control_filter_stats::etype_free" title='avf_control_filter_stats::etype_free' data-ref="avf_control_filter_stats::etype_free">etype_free</dfn>;       <i>/* Un-used perfect EtherType filters */</i></td></tr>
<tr><th id="1852">1852</th><td>};</td></tr>
<tr><th id="1853">1853</th><td></td></tr>
<tr><th id="1854">1854</th><td><b>enum</b> <dfn class="type def" id="avf_reset_type" title='avf_reset_type' data-ref="avf_reset_type">avf_reset_type</dfn> {</td></tr>
<tr><th id="1855">1855</th><td>	<dfn class="enum" id="AVF_RESET_POR" title='AVF_RESET_POR' data-ref="AVF_RESET_POR">AVF_RESET_POR</dfn>		= <var>0</var>,</td></tr>
<tr><th id="1856">1856</th><td>	<dfn class="enum" id="AVF_RESET_CORER" title='AVF_RESET_CORER' data-ref="AVF_RESET_CORER">AVF_RESET_CORER</dfn>	= <var>1</var>,</td></tr>
<tr><th id="1857">1857</th><td>	<dfn class="enum" id="AVF_RESET_GLOBR" title='AVF_RESET_GLOBR' data-ref="AVF_RESET_GLOBR">AVF_RESET_GLOBR</dfn>	= <var>2</var>,</td></tr>
<tr><th id="1858">1858</th><td>	<dfn class="enum" id="AVF_RESET_EMPR" title='AVF_RESET_EMPR' data-ref="AVF_RESET_EMPR">AVF_RESET_EMPR</dfn>		= <var>3</var>,</td></tr>
<tr><th id="1859">1859</th><td>};</td></tr>
<tr><th id="1860">1860</th><td></td></tr>
<tr><th id="1861">1861</th><td><i>/* IEEE 802.1AB LLDP Agent Variables from NVM */</i></td></tr>
<tr><th id="1862">1862</th><td><u>#define <dfn class="macro" id="_M/AVF_NVM_LLDP_CFG_PTR" data-ref="_M/AVF_NVM_LLDP_CFG_PTR">AVF_NVM_LLDP_CFG_PTR</dfn>   0x06</u></td></tr>
<tr><th id="1863">1863</th><td><u>#define <dfn class="macro" id="_M/AVF_SR_LLDP_CFG_PTR" data-ref="_M/AVF_SR_LLDP_CFG_PTR">AVF_SR_LLDP_CFG_PTR</dfn>    0x31</u></td></tr>
<tr><th id="1864">1864</th><td><b>struct</b> <dfn class="type def" id="avf_lldp_variables" title='avf_lldp_variables' data-ref="avf_lldp_variables">avf_lldp_variables</dfn> {</td></tr>
<tr><th id="1865">1865</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_lldp_variables::length" title='avf_lldp_variables::length' data-ref="avf_lldp_variables::length">length</dfn>;</td></tr>
<tr><th id="1866">1866</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_lldp_variables::adminstatus" title='avf_lldp_variables::adminstatus' data-ref="avf_lldp_variables::adminstatus">adminstatus</dfn>;</td></tr>
<tr><th id="1867">1867</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_lldp_variables::msgfasttx" title='avf_lldp_variables::msgfasttx' data-ref="avf_lldp_variables::msgfasttx">msgfasttx</dfn>;</td></tr>
<tr><th id="1868">1868</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_lldp_variables::msgtxinterval" title='avf_lldp_variables::msgtxinterval' data-ref="avf_lldp_variables::msgtxinterval">msgtxinterval</dfn>;</td></tr>
<tr><th id="1869">1869</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_lldp_variables::txparams" title='avf_lldp_variables::txparams' data-ref="avf_lldp_variables::txparams">txparams</dfn>;</td></tr>
<tr><th id="1870">1870</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_lldp_variables::timers" title='avf_lldp_variables::timers' data-ref="avf_lldp_variables::timers">timers</dfn>;</td></tr>
<tr><th id="1871">1871</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_lldp_variables::crc8" title='avf_lldp_variables::crc8' data-ref="avf_lldp_variables::crc8">crc8</dfn>;</td></tr>
<tr><th id="1872">1872</th><td>};</td></tr>
<tr><th id="1873">1873</th><td></td></tr>
<tr><th id="1874">1874</th><td><i>/* Offsets into Alternate Ram */</i></td></tr>
<tr><th id="1875">1875</th><td><u>#define <dfn class="macro" id="_M/AVF_ALT_STRUCT_FIRST_PF_OFFSET" data-ref="_M/AVF_ALT_STRUCT_FIRST_PF_OFFSET">AVF_ALT_STRUCT_FIRST_PF_OFFSET</dfn>		0   /* in dwords */</u></td></tr>
<tr><th id="1876">1876</th><td><u>#define <dfn class="macro" id="_M/AVF_ALT_STRUCT_DWORDS_PER_PF" data-ref="_M/AVF_ALT_STRUCT_DWORDS_PER_PF">AVF_ALT_STRUCT_DWORDS_PER_PF</dfn>		64   /* in dwords */</u></td></tr>
<tr><th id="1877">1877</th><td><u>#define <dfn class="macro" id="_M/AVF_ALT_STRUCT_OUTER_VLAN_TAG_OFFSET" data-ref="_M/AVF_ALT_STRUCT_OUTER_VLAN_TAG_OFFSET">AVF_ALT_STRUCT_OUTER_VLAN_TAG_OFFSET</dfn>	0xD  /* in dwords */</u></td></tr>
<tr><th id="1878">1878</th><td><u>#define <dfn class="macro" id="_M/AVF_ALT_STRUCT_USER_PRIORITY_OFFSET" data-ref="_M/AVF_ALT_STRUCT_USER_PRIORITY_OFFSET">AVF_ALT_STRUCT_USER_PRIORITY_OFFSET</dfn>	0xC  /* in dwords */</u></td></tr>
<tr><th id="1879">1879</th><td><u>#define <dfn class="macro" id="_M/AVF_ALT_STRUCT_MIN_BW_OFFSET" data-ref="_M/AVF_ALT_STRUCT_MIN_BW_OFFSET">AVF_ALT_STRUCT_MIN_BW_OFFSET</dfn>		0xE  /* in dwords */</u></td></tr>
<tr><th id="1880">1880</th><td><u>#define <dfn class="macro" id="_M/AVF_ALT_STRUCT_MAX_BW_OFFSET" data-ref="_M/AVF_ALT_STRUCT_MAX_BW_OFFSET">AVF_ALT_STRUCT_MAX_BW_OFFSET</dfn>		0xF  /* in dwords */</u></td></tr>
<tr><th id="1881">1881</th><td></td></tr>
<tr><th id="1882">1882</th><td><i>/* Alternate Ram Bandwidth Masks */</i></td></tr>
<tr><th id="1883">1883</th><td><u>#define <dfn class="macro" id="_M/AVF_ALT_BW_VALUE_MASK" data-ref="_M/AVF_ALT_BW_VALUE_MASK">AVF_ALT_BW_VALUE_MASK</dfn>		0xFF</u></td></tr>
<tr><th id="1884">1884</th><td><u>#define <dfn class="macro" id="_M/AVF_ALT_BW_RELATIVE_MASK" data-ref="_M/AVF_ALT_BW_RELATIVE_MASK">AVF_ALT_BW_RELATIVE_MASK</dfn>	0x40000000</u></td></tr>
<tr><th id="1885">1885</th><td><u>#define <dfn class="macro" id="_M/AVF_ALT_BW_VALID_MASK" data-ref="_M/AVF_ALT_BW_VALID_MASK">AVF_ALT_BW_VALID_MASK</dfn>		0x80000000</u></td></tr>
<tr><th id="1886">1886</th><td></td></tr>
<tr><th id="1887">1887</th><td><i>/* RSS Hash Table Size */</i></td></tr>
<tr><th id="1888">1888</th><td><u>#define <dfn class="macro" id="_M/AVF_PFQF_CTL_0_HASHLUTSIZE_512" data-ref="_M/AVF_PFQF_CTL_0_HASHLUTSIZE_512">AVF_PFQF_CTL_0_HASHLUTSIZE_512</dfn>	0x00010000</u></td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td><i>/* INPUT SET MASK for RSS, flow director, and flexible payload */</i></td></tr>
<tr><th id="1891">1891</th><td><u>#define <dfn class="macro" id="_M/AVF_L3_SRC_SHIFT" data-ref="_M/AVF_L3_SRC_SHIFT">AVF_L3_SRC_SHIFT</dfn>		47</u></td></tr>
<tr><th id="1892">1892</th><td><u>#define <dfn class="macro" id="_M/AVF_L3_SRC_MASK" data-ref="_M/AVF_L3_SRC_MASK">AVF_L3_SRC_MASK</dfn>		(0x3ULL &lt;&lt; AVF_L3_SRC_SHIFT)</u></td></tr>
<tr><th id="1893">1893</th><td><u>#define <dfn class="macro" id="_M/AVF_L3_V6_SRC_SHIFT" data-ref="_M/AVF_L3_V6_SRC_SHIFT">AVF_L3_V6_SRC_SHIFT</dfn>		43</u></td></tr>
<tr><th id="1894">1894</th><td><u>#define <dfn class="macro" id="_M/AVF_L3_V6_SRC_MASK" data-ref="_M/AVF_L3_V6_SRC_MASK">AVF_L3_V6_SRC_MASK</dfn>		(0xFFULL &lt;&lt; AVF_L3_V6_SRC_SHIFT)</u></td></tr>
<tr><th id="1895">1895</th><td><u>#define <dfn class="macro" id="_M/AVF_L3_DST_SHIFT" data-ref="_M/AVF_L3_DST_SHIFT">AVF_L3_DST_SHIFT</dfn>		35</u></td></tr>
<tr><th id="1896">1896</th><td><u>#define <dfn class="macro" id="_M/AVF_L3_DST_MASK" data-ref="_M/AVF_L3_DST_MASK">AVF_L3_DST_MASK</dfn>		(0x3ULL &lt;&lt; AVF_L3_DST_SHIFT)</u></td></tr>
<tr><th id="1897">1897</th><td><u>#define <dfn class="macro" id="_M/AVF_L3_V6_DST_SHIFT" data-ref="_M/AVF_L3_V6_DST_SHIFT">AVF_L3_V6_DST_SHIFT</dfn>		35</u></td></tr>
<tr><th id="1898">1898</th><td><u>#define <dfn class="macro" id="_M/AVF_L3_V6_DST_MASK" data-ref="_M/AVF_L3_V6_DST_MASK">AVF_L3_V6_DST_MASK</dfn>		(0xFFULL &lt;&lt; AVF_L3_V6_DST_SHIFT)</u></td></tr>
<tr><th id="1899">1899</th><td><u>#define <dfn class="macro" id="_M/AVF_L4_SRC_SHIFT" data-ref="_M/AVF_L4_SRC_SHIFT">AVF_L4_SRC_SHIFT</dfn>		34</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define <dfn class="macro" id="_M/AVF_L4_SRC_MASK" data-ref="_M/AVF_L4_SRC_MASK">AVF_L4_SRC_MASK</dfn>		(0x1ULL &lt;&lt; AVF_L4_SRC_SHIFT)</u></td></tr>
<tr><th id="1901">1901</th><td><u>#define <dfn class="macro" id="_M/AVF_L4_DST_SHIFT" data-ref="_M/AVF_L4_DST_SHIFT">AVF_L4_DST_SHIFT</dfn>		33</u></td></tr>
<tr><th id="1902">1902</th><td><u>#define <dfn class="macro" id="_M/AVF_L4_DST_MASK" data-ref="_M/AVF_L4_DST_MASK">AVF_L4_DST_MASK</dfn>		(0x1ULL &lt;&lt; AVF_L4_DST_SHIFT)</u></td></tr>
<tr><th id="1903">1903</th><td><u>#define <dfn class="macro" id="_M/AVF_VERIFY_TAG_SHIFT" data-ref="_M/AVF_VERIFY_TAG_SHIFT">AVF_VERIFY_TAG_SHIFT</dfn>		31</u></td></tr>
<tr><th id="1904">1904</th><td><u>#define <dfn class="macro" id="_M/AVF_VERIFY_TAG_MASK" data-ref="_M/AVF_VERIFY_TAG_MASK">AVF_VERIFY_TAG_MASK</dfn>		(0x3ULL &lt;&lt; AVF_VERIFY_TAG_SHIFT)</u></td></tr>
<tr><th id="1905">1905</th><td></td></tr>
<tr><th id="1906">1906</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_50_SHIFT" data-ref="_M/AVF_FLEX_50_SHIFT">AVF_FLEX_50_SHIFT</dfn>		13</u></td></tr>
<tr><th id="1907">1907</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_50_MASK" data-ref="_M/AVF_FLEX_50_MASK">AVF_FLEX_50_MASK</dfn>		(0x1ULL &lt;&lt; AVF_FLEX_50_SHIFT)</u></td></tr>
<tr><th id="1908">1908</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_51_SHIFT" data-ref="_M/AVF_FLEX_51_SHIFT">AVF_FLEX_51_SHIFT</dfn>		12</u></td></tr>
<tr><th id="1909">1909</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_51_MASK" data-ref="_M/AVF_FLEX_51_MASK">AVF_FLEX_51_MASK</dfn>		(0x1ULL &lt;&lt; AVF_FLEX_51_SHIFT)</u></td></tr>
<tr><th id="1910">1910</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_52_SHIFT" data-ref="_M/AVF_FLEX_52_SHIFT">AVF_FLEX_52_SHIFT</dfn>		11</u></td></tr>
<tr><th id="1911">1911</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_52_MASK" data-ref="_M/AVF_FLEX_52_MASK">AVF_FLEX_52_MASK</dfn>		(0x1ULL &lt;&lt; AVF_FLEX_52_SHIFT)</u></td></tr>
<tr><th id="1912">1912</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_53_SHIFT" data-ref="_M/AVF_FLEX_53_SHIFT">AVF_FLEX_53_SHIFT</dfn>		10</u></td></tr>
<tr><th id="1913">1913</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_53_MASK" data-ref="_M/AVF_FLEX_53_MASK">AVF_FLEX_53_MASK</dfn>		(0x1ULL &lt;&lt; AVF_FLEX_53_SHIFT)</u></td></tr>
<tr><th id="1914">1914</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_54_SHIFT" data-ref="_M/AVF_FLEX_54_SHIFT">AVF_FLEX_54_SHIFT</dfn>		9</u></td></tr>
<tr><th id="1915">1915</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_54_MASK" data-ref="_M/AVF_FLEX_54_MASK">AVF_FLEX_54_MASK</dfn>		(0x1ULL &lt;&lt; AVF_FLEX_54_SHIFT)</u></td></tr>
<tr><th id="1916">1916</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_55_SHIFT" data-ref="_M/AVF_FLEX_55_SHIFT">AVF_FLEX_55_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1917">1917</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_55_MASK" data-ref="_M/AVF_FLEX_55_MASK">AVF_FLEX_55_MASK</dfn>		(0x1ULL &lt;&lt; AVF_FLEX_55_SHIFT)</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_56_SHIFT" data-ref="_M/AVF_FLEX_56_SHIFT">AVF_FLEX_56_SHIFT</dfn>		7</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_56_MASK" data-ref="_M/AVF_FLEX_56_MASK">AVF_FLEX_56_MASK</dfn>		(0x1ULL &lt;&lt; AVF_FLEX_56_SHIFT)</u></td></tr>
<tr><th id="1920">1920</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_57_SHIFT" data-ref="_M/AVF_FLEX_57_SHIFT">AVF_FLEX_57_SHIFT</dfn>		6</u></td></tr>
<tr><th id="1921">1921</th><td><u>#define <dfn class="macro" id="_M/AVF_FLEX_57_MASK" data-ref="_M/AVF_FLEX_57_MASK">AVF_FLEX_57_MASK</dfn>		(0x1ULL &lt;&lt; AVF_FLEX_57_SHIFT)</u></td></tr>
<tr><th id="1922">1922</th><td></td></tr>
<tr><th id="1923">1923</th><td><i>/* Version format for Dynamic Device Personalization(DDP) */</i></td></tr>
<tr><th id="1924">1924</th><td><b>struct</b> <dfn class="type def" id="avf_ddp_version" title='avf_ddp_version' data-ref="avf_ddp_version">avf_ddp_version</dfn> {</td></tr>
<tr><th id="1925">1925</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_ddp_version::major" title='avf_ddp_version::major' data-ref="avf_ddp_version::major">major</dfn>;</td></tr>
<tr><th id="1926">1926</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_ddp_version::minor" title='avf_ddp_version::minor' data-ref="avf_ddp_version::minor">minor</dfn>;</td></tr>
<tr><th id="1927">1927</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_ddp_version::update" title='avf_ddp_version::update' data-ref="avf_ddp_version::update">update</dfn>;</td></tr>
<tr><th id="1928">1928</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_ddp_version::draft" title='avf_ddp_version::draft' data-ref="avf_ddp_version::draft">draft</dfn>;</td></tr>
<tr><th id="1929">1929</th><td>};</td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td><u>#define <dfn class="macro" id="_M/AVF_DDP_NAME_SIZE" data-ref="_M/AVF_DDP_NAME_SIZE">AVF_DDP_NAME_SIZE</dfn>	32</u></td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td><i>/* Package header */</i></td></tr>
<tr><th id="1934">1934</th><td><b>struct</b> <dfn class="type def" id="avf_package_header" title='avf_package_header' data-ref="avf_package_header">avf_package_header</dfn> {</td></tr>
<tr><th id="1935">1935</th><td>	<b>struct</b> <a class="type" href="#avf_ddp_version" title='avf_ddp_version' data-ref="avf_ddp_version">avf_ddp_version</a> <dfn class="decl field" id="avf_package_header::version" title='avf_package_header::version' data-ref="avf_package_header::version">version</dfn>;</td></tr>
<tr><th id="1936">1936</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_package_header::segment_count" title='avf_package_header::segment_count' data-ref="avf_package_header::segment_count">segment_count</dfn>;</td></tr>
<tr><th id="1937">1937</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_package_header::segment_offset" title='avf_package_header::segment_offset' data-ref="avf_package_header::segment_offset">segment_offset</dfn>[<var>1</var>];</td></tr>
<tr><th id="1938">1938</th><td>};</td></tr>
<tr><th id="1939">1939</th><td></td></tr>
<tr><th id="1940">1940</th><td><i>/* Generic segment header */</i></td></tr>
<tr><th id="1941">1941</th><td><b>struct</b> <dfn class="type def" id="avf_generic_seg_header" title='avf_generic_seg_header' data-ref="avf_generic_seg_header">avf_generic_seg_header</dfn> {</td></tr>
<tr><th id="1942">1942</th><td><u>#define <dfn class="macro" id="_M/SEGMENT_TYPE_METADATA" data-ref="_M/SEGMENT_TYPE_METADATA">SEGMENT_TYPE_METADATA</dfn>	0x00000001</u></td></tr>
<tr><th id="1943">1943</th><td><u>#define <dfn class="macro" id="_M/SEGMENT_TYPE_NOTES" data-ref="_M/SEGMENT_TYPE_NOTES">SEGMENT_TYPE_NOTES</dfn>	0x00000002</u></td></tr>
<tr><th id="1944">1944</th><td><u>#define <dfn class="macro" id="_M/SEGMENT_TYPE_AVF" data-ref="_M/SEGMENT_TYPE_AVF">SEGMENT_TYPE_AVF</dfn>	0x00000011</u></td></tr>
<tr><th id="1945">1945</th><td><u>#define <dfn class="macro" id="_M/SEGMENT_TYPE_X722" data-ref="_M/SEGMENT_TYPE_X722">SEGMENT_TYPE_X722</dfn>	0x00000012</u></td></tr>
<tr><th id="1946">1946</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_generic_seg_header::type" title='avf_generic_seg_header::type' data-ref="avf_generic_seg_header::type">type</dfn>;</td></tr>
<tr><th id="1947">1947</th><td>	<b>struct</b> <a class="type" href="#avf_ddp_version" title='avf_ddp_version' data-ref="avf_ddp_version">avf_ddp_version</a> <dfn class="decl field" id="avf_generic_seg_header::version" title='avf_generic_seg_header::version' data-ref="avf_generic_seg_header::version">version</dfn>;</td></tr>
<tr><th id="1948">1948</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_generic_seg_header::size" title='avf_generic_seg_header::size' data-ref="avf_generic_seg_header::size">size</dfn>;</td></tr>
<tr><th id="1949">1949</th><td>	<em>char</em> <dfn class="decl field" id="avf_generic_seg_header::name" title='avf_generic_seg_header::name' data-ref="avf_generic_seg_header::name">name</dfn>[<a class="macro" href="#1931" title="32" data-ref="_M/AVF_DDP_NAME_SIZE">AVF_DDP_NAME_SIZE</a>];</td></tr>
<tr><th id="1950">1950</th><td>};</td></tr>
<tr><th id="1951">1951</th><td></td></tr>
<tr><th id="1952">1952</th><td><b>struct</b> <dfn class="type def" id="avf_metadata_segment" title='avf_metadata_segment' data-ref="avf_metadata_segment">avf_metadata_segment</dfn> {</td></tr>
<tr><th id="1953">1953</th><td>	<b>struct</b> <a class="type" href="#avf_generic_seg_header" title='avf_generic_seg_header' data-ref="avf_generic_seg_header">avf_generic_seg_header</a> <dfn class="decl field" id="avf_metadata_segment::header" title='avf_metadata_segment::header' data-ref="avf_metadata_segment::header">header</dfn>;</td></tr>
<tr><th id="1954">1954</th><td>	<b>struct</b> <a class="type" href="#avf_ddp_version" title='avf_ddp_version' data-ref="avf_ddp_version">avf_ddp_version</a> <dfn class="decl field" id="avf_metadata_segment::version" title='avf_metadata_segment::version' data-ref="avf_metadata_segment::version">version</dfn>;</td></tr>
<tr><th id="1955">1955</th><td><u>#define <dfn class="macro" id="_M/AVF_DDP_TRACKID_RDONLY" data-ref="_M/AVF_DDP_TRACKID_RDONLY">AVF_DDP_TRACKID_RDONLY</dfn>		0</u></td></tr>
<tr><th id="1956">1956</th><td><u>#define <dfn class="macro" id="_M/AVF_DDP_TRACKID_INVALID" data-ref="_M/AVF_DDP_TRACKID_INVALID">AVF_DDP_TRACKID_INVALID</dfn>	0xFFFFFFFF</u></td></tr>
<tr><th id="1957">1957</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_metadata_segment::track_id" title='avf_metadata_segment::track_id' data-ref="avf_metadata_segment::track_id">track_id</dfn>;</td></tr>
<tr><th id="1958">1958</th><td>	<em>char</em> <dfn class="decl field" id="avf_metadata_segment::name" title='avf_metadata_segment::name' data-ref="avf_metadata_segment::name">name</dfn>[<a class="macro" href="#1931" title="32" data-ref="_M/AVF_DDP_NAME_SIZE">AVF_DDP_NAME_SIZE</a>];</td></tr>
<tr><th id="1959">1959</th><td>};</td></tr>
<tr><th id="1960">1960</th><td></td></tr>
<tr><th id="1961">1961</th><td><b>struct</b> <dfn class="type def" id="avf_device_id_entry" title='avf_device_id_entry' data-ref="avf_device_id_entry">avf_device_id_entry</dfn> {</td></tr>
<tr><th id="1962">1962</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_device_id_entry::vendor_dev_id" title='avf_device_id_entry::vendor_dev_id' data-ref="avf_device_id_entry::vendor_dev_id">vendor_dev_id</dfn>;</td></tr>
<tr><th id="1963">1963</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_device_id_entry::sub_vendor_dev_id" title='avf_device_id_entry::sub_vendor_dev_id' data-ref="avf_device_id_entry::sub_vendor_dev_id">sub_vendor_dev_id</dfn>;</td></tr>
<tr><th id="1964">1964</th><td>};</td></tr>
<tr><th id="1965">1965</th><td></td></tr>
<tr><th id="1966">1966</th><td><b>struct</b> <dfn class="type def" id="avf_profile_segment" title='avf_profile_segment' data-ref="avf_profile_segment">avf_profile_segment</dfn> {</td></tr>
<tr><th id="1967">1967</th><td>	<b>struct</b> <a class="type" href="#avf_generic_seg_header" title='avf_generic_seg_header' data-ref="avf_generic_seg_header">avf_generic_seg_header</a> <dfn class="decl field" id="avf_profile_segment::header" title='avf_profile_segment::header' data-ref="avf_profile_segment::header">header</dfn>;</td></tr>
<tr><th id="1968">1968</th><td>	<b>struct</b> <a class="type" href="#avf_ddp_version" title='avf_ddp_version' data-ref="avf_ddp_version">avf_ddp_version</a> <dfn class="decl field" id="avf_profile_segment::version" title='avf_profile_segment::version' data-ref="avf_profile_segment::version">version</dfn>;</td></tr>
<tr><th id="1969">1969</th><td>	<em>char</em> <dfn class="decl field" id="avf_profile_segment::name" title='avf_profile_segment::name' data-ref="avf_profile_segment::name">name</dfn>[<a class="macro" href="#1931" title="32" data-ref="_M/AVF_DDP_NAME_SIZE">AVF_DDP_NAME_SIZE</a>];</td></tr>
<tr><th id="1970">1970</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_profile_segment::device_table_count" title='avf_profile_segment::device_table_count' data-ref="avf_profile_segment::device_table_count">device_table_count</dfn>;</td></tr>
<tr><th id="1971">1971</th><td>	<b>struct</b> <a class="type" href="#avf_device_id_entry" title='avf_device_id_entry' data-ref="avf_device_id_entry">avf_device_id_entry</a> <dfn class="decl field" id="avf_profile_segment::device_table" title='avf_profile_segment::device_table' data-ref="avf_profile_segment::device_table">device_table</dfn>[<var>1</var>];</td></tr>
<tr><th id="1972">1972</th><td>};</td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td><b>struct</b> <dfn class="type def" id="avf_section_table" title='avf_section_table' data-ref="avf_section_table">avf_section_table</dfn> {</td></tr>
<tr><th id="1975">1975</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_section_table::section_count" title='avf_section_table::section_count' data-ref="avf_section_table::section_count">section_count</dfn>;</td></tr>
<tr><th id="1976">1976</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_section_table::section_offset" title='avf_section_table::section_offset' data-ref="avf_section_table::section_offset">section_offset</dfn>[<var>1</var>];</td></tr>
<tr><th id="1977">1977</th><td>};</td></tr>
<tr><th id="1978">1978</th><td></td></tr>
<tr><th id="1979">1979</th><td><b>struct</b> <dfn class="type def" id="avf_profile_section_header" title='avf_profile_section_header' data-ref="avf_profile_section_header">avf_profile_section_header</dfn> {</td></tr>
<tr><th id="1980">1980</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_profile_section_header::tbl_size" title='avf_profile_section_header::tbl_size' data-ref="avf_profile_section_header::tbl_size">tbl_size</dfn>;</td></tr>
<tr><th id="1981">1981</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_profile_section_header::data_end" title='avf_profile_section_header::data_end' data-ref="avf_profile_section_header::data_end">data_end</dfn>;</td></tr>
<tr><th id="1982">1982</th><td>	<b>struct</b> {</td></tr>
<tr><th id="1983">1983</th><td><u>#define <dfn class="macro" id="_M/SECTION_TYPE_INFO" data-ref="_M/SECTION_TYPE_INFO">SECTION_TYPE_INFO</dfn>	0x00000010</u></td></tr>
<tr><th id="1984">1984</th><td><u>#define <dfn class="macro" id="_M/SECTION_TYPE_MMIO" data-ref="_M/SECTION_TYPE_MMIO">SECTION_TYPE_MMIO</dfn>	0x00000800</u></td></tr>
<tr><th id="1985">1985</th><td><u>#define <dfn class="macro" id="_M/SECTION_TYPE_RB_MMIO" data-ref="_M/SECTION_TYPE_RB_MMIO">SECTION_TYPE_RB_MMIO</dfn>	0x00001800</u></td></tr>
<tr><th id="1986">1986</th><td><u>#define <dfn class="macro" id="_M/SECTION_TYPE_AQ" data-ref="_M/SECTION_TYPE_AQ">SECTION_TYPE_AQ</dfn>		0x00000801</u></td></tr>
<tr><th id="1987">1987</th><td><u>#define <dfn class="macro" id="_M/SECTION_TYPE_RB_AQ" data-ref="_M/SECTION_TYPE_RB_AQ">SECTION_TYPE_RB_AQ</dfn>	0x00001801</u></td></tr>
<tr><th id="1988">1988</th><td><u>#define <dfn class="macro" id="_M/SECTION_TYPE_NOTE" data-ref="_M/SECTION_TYPE_NOTE">SECTION_TYPE_NOTE</dfn>	0x80000000</u></td></tr>
<tr><th id="1989">1989</th><td><u>#define <dfn class="macro" id="_M/SECTION_TYPE_NAME" data-ref="_M/SECTION_TYPE_NAME">SECTION_TYPE_NAME</dfn>	0x80000001</u></td></tr>
<tr><th id="1990">1990</th><td><u>#define <dfn class="macro" id="_M/SECTION_TYPE_PROTO" data-ref="_M/SECTION_TYPE_PROTO">SECTION_TYPE_PROTO</dfn>	0x80000002</u></td></tr>
<tr><th id="1991">1991</th><td><u>#define <dfn class="macro" id="_M/SECTION_TYPE_PCTYPE" data-ref="_M/SECTION_TYPE_PCTYPE">SECTION_TYPE_PCTYPE</dfn>	0x80000003</u></td></tr>
<tr><th id="1992">1992</th><td><u>#define <dfn class="macro" id="_M/SECTION_TYPE_PTYPE" data-ref="_M/SECTION_TYPE_PTYPE">SECTION_TYPE_PTYPE</dfn>	0x80000004</u></td></tr>
<tr><th id="1993">1993</th><td>		<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_profile_section_header::(anonymous)::type" title='avf_profile_section_header::(anonymous struct)::type' data-ref="avf_profile_section_header::(anonymous)::type">type</dfn>;</td></tr>
<tr><th id="1994">1994</th><td>		<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_profile_section_header::(anonymous)::offset" title='avf_profile_section_header::(anonymous struct)::offset' data-ref="avf_profile_section_header::(anonymous)::offset">offset</dfn>;</td></tr>
<tr><th id="1995">1995</th><td>		<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_profile_section_header::(anonymous)::size" title='avf_profile_section_header::(anonymous struct)::size' data-ref="avf_profile_section_header::(anonymous)::size">size</dfn>;</td></tr>
<tr><th id="1996">1996</th><td>	} <dfn class="decl field" id="avf_profile_section_header::section" title='avf_profile_section_header::section' data-ref="avf_profile_section_header::section">section</dfn>;</td></tr>
<tr><th id="1997">1997</th><td>};</td></tr>
<tr><th id="1998">1998</th><td></td></tr>
<tr><th id="1999">1999</th><td><b>struct</b> <dfn class="type def" id="avf_profile_tlv_section_record" title='avf_profile_tlv_section_record' data-ref="avf_profile_tlv_section_record">avf_profile_tlv_section_record</dfn> {</td></tr>
<tr><th id="2000">2000</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_profile_tlv_section_record::rtype" title='avf_profile_tlv_section_record::rtype' data-ref="avf_profile_tlv_section_record::rtype">rtype</dfn>;</td></tr>
<tr><th id="2001">2001</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_profile_tlv_section_record::type" title='avf_profile_tlv_section_record::type' data-ref="avf_profile_tlv_section_record::type">type</dfn>;</td></tr>
<tr><th id="2002">2002</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_profile_tlv_section_record::len" title='avf_profile_tlv_section_record::len' data-ref="avf_profile_tlv_section_record::len">len</dfn>;</td></tr>
<tr><th id="2003">2003</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_profile_tlv_section_record::data" title='avf_profile_tlv_section_record::data' data-ref="avf_profile_tlv_section_record::data">data</dfn>[<var>12</var>];</td></tr>
<tr><th id="2004">2004</th><td>};</td></tr>
<tr><th id="2005">2005</th><td></td></tr>
<tr><th id="2006">2006</th><td><i>/* Generic AQ section in proflie */</i></td></tr>
<tr><th id="2007">2007</th><td><b>struct</b> <dfn class="type def" id="avf_profile_aq_section" title='avf_profile_aq_section' data-ref="avf_profile_aq_section">avf_profile_aq_section</dfn> {</td></tr>
<tr><th id="2008">2008</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_profile_aq_section::opcode" title='avf_profile_aq_section::opcode' data-ref="avf_profile_aq_section::opcode">opcode</dfn>;</td></tr>
<tr><th id="2009">2009</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_profile_aq_section::flags" title='avf_profile_aq_section::flags' data-ref="avf_profile_aq_section::flags">flags</dfn>;</td></tr>
<tr><th id="2010">2010</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="avf_profile_aq_section::param" title='avf_profile_aq_section::param' data-ref="avf_profile_aq_section::param">param</dfn>[<var>16</var>];</td></tr>
<tr><th id="2011">2011</th><td>	<a class="typedef" href="avf_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="avf_profile_aq_section::datalen" title='avf_profile_aq_section::datalen' data-ref="avf_profile_aq_section::datalen">datalen</dfn>;</td></tr>
<tr><th id="2012">2012</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="avf_profile_aq_section::data" title='avf_profile_aq_section::data' data-ref="avf_profile_aq_section::data">data</dfn>[<var>1</var>];</td></tr>
<tr><th id="2013">2013</th><td>};</td></tr>
<tr><th id="2014">2014</th><td></td></tr>
<tr><th id="2015">2015</th><td><b>struct</b> <dfn class="type def" id="avf_profile_info" title='avf_profile_info' data-ref="avf_profile_info">avf_profile_info</dfn> {</td></tr>
<tr><th id="2016">2016</th><td>	<a class="typedef" href="avf_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="avf_profile_info::track_id" title='avf_profile_info::track_id' data-ref="avf_profile_info::track_id">track_id</dfn>;</td></tr>
<tr><th id="2017">2017</th><td>	<b>struct</b> <a class="type" href="#avf_ddp_version" title='avf_ddp_version' data-ref="avf_ddp_version">avf_ddp_version</a> <dfn class="decl field" id="avf_profile_info::version" title='avf_profile_info::version' data-ref="avf_profile_info::version">version</dfn>;</td></tr>
<tr><th id="2018">2018</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_profile_info::op" title='avf_profile_info::op' data-ref="avf_profile_info::op">op</dfn>;</td></tr>
<tr><th id="2019">2019</th><td><u>#define <dfn class="macro" id="_M/AVF_DDP_ADD_TRACKID" data-ref="_M/AVF_DDP_ADD_TRACKID">AVF_DDP_ADD_TRACKID</dfn>		0x01</u></td></tr>
<tr><th id="2020">2020</th><td><u>#define <dfn class="macro" id="_M/AVF_DDP_REMOVE_TRACKID" data-ref="_M/AVF_DDP_REMOVE_TRACKID">AVF_DDP_REMOVE_TRACKID</dfn>	0x02</u></td></tr>
<tr><th id="2021">2021</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_profile_info::reserved" title='avf_profile_info::reserved' data-ref="avf_profile_info::reserved">reserved</dfn>[<var>7</var>];</td></tr>
<tr><th id="2022">2022</th><td>	<a class="typedef" href="avf_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="avf_profile_info::name" title='avf_profile_info::name' data-ref="avf_profile_info::name">name</dfn>[<a class="macro" href="#1931" title="32" data-ref="_M/AVF_DDP_NAME_SIZE">AVF_DDP_NAME_SIZE</a>];</td></tr>
<tr><th id="2023">2023</th><td>};</td></tr>
<tr><th id="2024">2024</th><td><u>#<span data-ppcond="34">endif</span> /* _AVF_TYPE_H_ */</u></td></tr>
<tr><th id="2025">2025</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../avf_ethdev.c.html'>linux-4.18.y/drivers/net/avf/avf_ethdev.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
