Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2_AR000036317 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Oct  9 16:17:38 2025
| Host         : matt-lenovo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file car_check_control_sets_placed.rpt
| Design       : car_check
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              63 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cnt/count[3]_i_2_n_0         | cnt/count        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | fsm/FSM_onehot_st[6]_i_1_n_0 | dbcer2/SR[0]     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG |                              |                  |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG | dbcer0/count[0]_i_1_n_0      |                  |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG | dbcer1/count[0]_i_1__0_n_0   |                  |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG | dbcer2/count[0]_i_1__1_n_0   |                  |                6 |             21 |         3.50 |
+----------------+------------------------------+------------------+------------------+----------------+--------------+


