/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [15:0] _01_;
  reg [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  reg [7:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [6:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [10:0] celloutsig_0_52z;
  wire [4:0] celloutsig_0_53z;
  wire [17:0] celloutsig_0_54z;
  wire [5:0] celloutsig_0_55z;
  wire [26:0] celloutsig_0_56z;
  wire [4:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_68z;
  wire [2:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_77z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [75:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_83z = !(celloutsig_0_82z ? celloutsig_0_15z[4] : celloutsig_0_12z);
  assign celloutsig_1_5z = !(celloutsig_1_4z ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_18z = !(celloutsig_1_12z[4] ? celloutsig_1_11z : celloutsig_1_4z);
  assign celloutsig_1_19z = !(celloutsig_1_12z[6] ? celloutsig_1_5z : celloutsig_1_7z);
  assign celloutsig_0_12z = !(celloutsig_0_11z[10] ? celloutsig_0_8z : celloutsig_0_7z[10]);
  assign celloutsig_0_22z = !(celloutsig_0_2z ? celloutsig_0_11z[8] : celloutsig_0_2z);
  assign celloutsig_0_29z = ~(celloutsig_0_7z[7] | celloutsig_0_10z);
  assign celloutsig_0_48z = ~celloutsig_0_13z;
  assign celloutsig_0_10z = ~celloutsig_0_5z;
  assign celloutsig_1_7z = celloutsig_1_12z[14] | ~(celloutsig_1_1z);
  assign celloutsig_0_17z = celloutsig_0_9z[0] | ~(celloutsig_0_10z);
  reg [15:0] _14_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 16'h0000;
    else _14_ <= { celloutsig_0_27z[8:3], celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_33z };
  assign { _01_[15:5], _00_, _01_[3:0] } = _14_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= { in_data[33:28], celloutsig_0_12z, celloutsig_0_22z };
  reg [15:0] _16_;
  always_ff @(negedge clkin_data[160], negedge clkin_data[96])
    if (!clkin_data[96]) _16_ <= 16'h0000;
    else _16_ <= in_data[127:112];
  assign celloutsig_1_12z[16:1] = _16_;
  assign celloutsig_0_53z = celloutsig_0_52z[9:5] & { celloutsig_0_7z[11:8], celloutsig_0_31z };
  assign celloutsig_0_77z = { celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_68z, celloutsig_0_17z } & celloutsig_0_56z[21:7];
  assign celloutsig_1_9z = { celloutsig_1_12z[7], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z } & { in_data[142:139], celloutsig_1_4z };
  assign celloutsig_0_28z = { celloutsig_0_6z[2:1], celloutsig_0_26z } & { celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_2z };
  assign celloutsig_0_50z = { in_data[5:2], celloutsig_0_48z, celloutsig_0_33z, celloutsig_0_21z } / { 1'h1, celloutsig_0_36z[5:1], celloutsig_0_30z };
  assign celloutsig_0_52z = { celloutsig_0_6z[2:1], celloutsig_0_35z, celloutsig_0_36z } / { 1'h1, celloutsig_0_50z[1:0], celloutsig_0_32z, celloutsig_0_9z };
  assign celloutsig_0_46z = { celloutsig_0_38z[7:0], celloutsig_0_22z } >= { _01_[10:5], celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_51z = { celloutsig_0_39z, celloutsig_0_33z, celloutsig_0_48z } >= celloutsig_0_50z[5:3];
  assign celloutsig_0_81z = { _02_[4], celloutsig_0_33z, celloutsig_0_62z, celloutsig_0_29z, celloutsig_0_63z, celloutsig_0_64z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_63z } >= { celloutsig_0_53z[3:0], celloutsig_0_31z, celloutsig_0_55z };
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >= { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_4z = { celloutsig_1_12z[9:8], celloutsig_1_1z } > { in_data[179:178], celloutsig_1_2z };
  assign celloutsig_0_35z = { in_data[88:81], celloutsig_0_19z } <= { celloutsig_0_27z[8:5], celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_28z };
  assign celloutsig_1_0z = in_data[109:106] <= in_data[175:172];
  assign celloutsig_1_1z = in_data[179:176] && in_data[188:185];
  assign celloutsig_0_8z = ! { in_data[61:58], celloutsig_0_3z };
  assign celloutsig_1_6z = ! { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_2z = ! { in_data[37:10], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_33z = in_data[50:41] || { celloutsig_0_11z[5:1], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_26z };
  assign celloutsig_0_39z = celloutsig_0_31z & ~(celloutsig_0_1z);
  assign celloutsig_0_61z = celloutsig_0_58z[2] & ~(celloutsig_0_32z);
  assign celloutsig_0_62z = celloutsig_0_20z[4] & ~(celloutsig_0_13z);
  assign celloutsig_0_84z = celloutsig_0_77z[11] & ~(celloutsig_0_26z);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_23z = celloutsig_0_20z[4] & ~(celloutsig_0_12z);
  assign celloutsig_0_30z = celloutsig_0_27z[5] & ~(celloutsig_0_12z);
  assign celloutsig_0_3z = celloutsig_0_1z & ~(in_data[23]);
  assign celloutsig_0_32z = celloutsig_0_9z[6] & ~(celloutsig_0_0z);
  assign celloutsig_0_4z = in_data[44:38] % { 1'h1, in_data[90:89], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_54z = { celloutsig_0_52z[5:4], celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_48z, celloutsig_0_5z, celloutsig_0_39z } % { 1'h1, celloutsig_0_52z[8:1], celloutsig_0_50z, celloutsig_0_1z, celloutsig_0_30z };
  assign celloutsig_0_58z = celloutsig_0_15z[4:0] % { 1'h1, in_data[61:58] };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_55z = celloutsig_0_17z ? { celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_46z, celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_33z } : { celloutsig_0_27z[5:1], celloutsig_0_51z };
  assign celloutsig_0_56z = celloutsig_0_4z[3] ? { celloutsig_0_27z[8:1], celloutsig_0_17z, celloutsig_0_54z } : { celloutsig_0_15z[8:5], celloutsig_0_18z, celloutsig_0_36z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_23z };
  assign celloutsig_0_41z = in_data[27:25] !== { celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_16z };
  assign celloutsig_0_21z = { in_data[95:85], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_18z } !== { in_data[91:75], celloutsig_0_4z };
  assign celloutsig_0_38z = { celloutsig_0_20z, celloutsig_0_23z } | { celloutsig_0_15z[10:7], celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_25z };
  assign celloutsig_0_20z = celloutsig_0_7z[10:3] | { celloutsig_0_7z[12:7], celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_0_64z = & { celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_9z[4:2], celloutsig_0_4z };
  assign celloutsig_0_16z = & celloutsig_0_15z[4:0];
  assign celloutsig_0_1z = & { in_data[63:46], celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_9z[3] & celloutsig_1_5z;
  assign celloutsig_0_13z = celloutsig_0_11z[1] & celloutsig_0_7z[7];
  assign celloutsig_0_18z = ~^ { celloutsig_0_15z[3:1], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_19z = ~^ celloutsig_0_11z[9:0];
  assign celloutsig_0_24z = ~^ { in_data[73:71], celloutsig_0_1z, celloutsig_0_23z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_26z = ~^ in_data[64:60];
  assign celloutsig_0_63z = ^ { celloutsig_0_54z[16:8], celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_61z, celloutsig_0_41z };
  assign celloutsig_0_68z = ^ { celloutsig_0_56z[17:7], celloutsig_0_5z };
  assign celloutsig_0_15z = { in_data[16:7], celloutsig_0_1z, celloutsig_0_8z } >> { celloutsig_0_11z[9:3], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_7z[7:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_3z } >> { celloutsig_0_9z[4:0], celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_9z = { in_data[28:26], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } >>> { in_data[80:78], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[43:33], celloutsig_0_0z, celloutsig_0_0z } ~^ { celloutsig_0_4z[6:4], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_0z = ~((in_data[7] & in_data[41]) | in_data[82]);
  assign celloutsig_0_5z = ~((celloutsig_0_0z & celloutsig_0_1z) | in_data[14]);
  assign celloutsig_0_82z = ~((celloutsig_0_28z[1] & celloutsig_0_81z) | celloutsig_0_53z[1]);
  assign celloutsig_0_31z = ~((celloutsig_0_21z & celloutsig_0_4z[2]) | celloutsig_0_24z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_36z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_36z = in_data[31:24];
  always_latch
    if (!clkin_data[0]) celloutsig_0_11z = 11'h000;
    else if (!celloutsig_1_18z) celloutsig_0_11z = { in_data[33:30], celloutsig_0_4z };
  assign _01_[4] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
