<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="simple_CPU_adder_Lab11.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ROM.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ROM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ROM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ROM.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ROM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ROM.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ROM.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ROM.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ROM.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ROM.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ROM.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ROM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ROM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ROM.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ROM.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ROM.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ROM.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ROM.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ROM_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ROM_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ROM_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ROM_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ROM_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ROM_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ROM_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ROM_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ROM_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ROM_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ROM_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ROM_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ROM_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ROM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Register_dffBase.cmd_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="Register_dffBase.lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_dffBase.prj"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Register_dffBase.syr"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Register_dffBase.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_dffBase_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_dffBase_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="shiftRegister.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="shiftRegister.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="shiftRegister.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="shiftRegister.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="shiftRegister.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="shiftRegister.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="shiftRegister.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="shiftRegister.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="shiftRegister.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="shiftRegister.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shiftRegister.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="shiftRegister.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="shiftRegister.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="shiftRegister.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="shiftRegister.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="shiftRegister.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="shiftRegister.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="shiftRegister.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="shiftRegister.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="shiftRegister_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="shiftRegister_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="shiftRegister_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="shiftRegister_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="shiftRegister_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shiftRegister_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shiftRegister_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="shiftRegister_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="shiftRegister_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shiftRegister_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="shiftRegister_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="shiftRegister_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shiftRegister_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shiftRegister_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="simple_CPU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="simple_CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="simple_CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="simple_CPU.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="simple_CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="simple_CPU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="simple_CPU.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="simple_CPU.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="simple_CPU.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="simple_CPU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simple_CPU.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="simple_CPU.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="simple_CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="simple_CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="simple_CPU.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="simple_CPU.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="simple_CPU.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="simple_CPU.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="simple_CPU.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="simple_CPU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="simple_CPU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="simple_CPU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="simple_CPU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="simple_CPU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simple_CPU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simple_CPU_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="simple_CPU_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="simple_CPU_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simple_CPU_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="simple_CPU_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="simple_CPU_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simple_CPU_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simple_CPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testBench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1654351205" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1654351205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654355115" xil_pn:in_ck="-6178726111431290488" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1654355115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_8bit.vhd"/>
      <outfile xil_pn:name="DFF.vhd"/>
      <outfile xil_pn:name="DFLipFlop.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="Register8bit.vhd"/>
      <outfile xil_pn:name="Register9Bit.vhd"/>
      <outfile xil_pn:name="adder8.vhd"/>
      <outfile xil_pn:name="multiplexer.vhd"/>
      <outfile xil_pn:name="secondshiftRegister.vhd"/>
      <outfile xil_pn:name="shiftRegister.vhd"/>
      <outfile xil_pn:name="simple_CPU.vhd"/>
      <outfile xil_pn:name="testBench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1654351461" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6476590610956473738" xil_pn:start_ts="1654351461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654351461" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8263435940405822766" xil_pn:start_ts="1654351461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654351205" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6290808575145787480" xil_pn:start_ts="1654351205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654355115" xil_pn:in_ck="-6178726111431290488" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1654355115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_8bit.vhd"/>
      <outfile xil_pn:name="DFF.vhd"/>
      <outfile xil_pn:name="DFLipFlop.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="Register8bit.vhd"/>
      <outfile xil_pn:name="Register9Bit.vhd"/>
      <outfile xil_pn:name="adder8.vhd"/>
      <outfile xil_pn:name="multiplexer.vhd"/>
      <outfile xil_pn:name="secondshiftRegister.vhd"/>
      <outfile xil_pn:name="shiftRegister.vhd"/>
      <outfile xil_pn:name="simple_CPU.vhd"/>
      <outfile xil_pn:name="testBench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1654355121" xil_pn:in_ck="-6178726111431290488" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7265333335838663447" xil_pn:start_ts="1654355115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testBench_beh.prj"/>
      <outfile xil_pn:name="testBench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1654355121" xil_pn:in_ck="6841331894081880463" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3281069264958046410" xil_pn:start_ts="1654355121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testBench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1654245304" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1654245304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654351221" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5628489367356530744" xil_pn:start_ts="1654351221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654351221" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6290808575145787480" xil_pn:start_ts="1654351221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654245304" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1654245304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654351221" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8969704111489659632" xil_pn:start_ts="1654351221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654245304" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1654245304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654351221" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2076344353807613346" xil_pn:start_ts="1654351221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654351237" xil_pn:in_ck="4113035511589051352" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="2345015824273162870" xil_pn:start_ts="1654351221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ROM.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="simple_CPU.lso"/>
      <outfile xil_pn:name="simple_CPU.ngc"/>
      <outfile xil_pn:name="simple_CPU.ngr"/>
      <outfile xil_pn:name="simple_CPU.prj"/>
      <outfile xil_pn:name="simple_CPU.stx"/>
      <outfile xil_pn:name="simple_CPU.syr"/>
      <outfile xil_pn:name="simple_CPU.xst"/>
      <outfile xil_pn:name="simple_CPU_vhdl.prj"/>
      <outfile xil_pn:name="simple_CPU_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1654351237" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6097166638305645755" xil_pn:start_ts="1654351237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654351247" xil_pn:in_ck="4840886461500864971" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4561060132508942336" xil_pn:start_ts="1654351237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="simple_CPU.bld"/>
      <outfile xil_pn:name="simple_CPU.ngd"/>
      <outfile xil_pn:name="simple_CPU_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1654351255" xil_pn:in_ck="-5055095051944122483" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7868858794111860816" xil_pn:start_ts="1654351247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="simple_CPU.pcf"/>
      <outfile xil_pn:name="simple_CPU_map.map"/>
      <outfile xil_pn:name="simple_CPU_map.mrp"/>
      <outfile xil_pn:name="simple_CPU_map.ncd"/>
      <outfile xil_pn:name="simple_CPU_map.ngm"/>
      <outfile xil_pn:name="simple_CPU_map.xrpt"/>
      <outfile xil_pn:name="simple_CPU_summary.xml"/>
      <outfile xil_pn:name="simple_CPU_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1654351269" xil_pn:in_ck="553434167625761535" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1654351255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="simple_CPU.ncd"/>
      <outfile xil_pn:name="simple_CPU.pad"/>
      <outfile xil_pn:name="simple_CPU.par"/>
      <outfile xil_pn:name="simple_CPU.ptwx"/>
      <outfile xil_pn:name="simple_CPU.unroutes"/>
      <outfile xil_pn:name="simple_CPU.xpi"/>
      <outfile xil_pn:name="simple_CPU_pad.csv"/>
      <outfile xil_pn:name="simple_CPU_pad.txt"/>
      <outfile xil_pn:name="simple_CPU_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1654351269" xil_pn:in_ck="-8504364510583943291" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1654351266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="simple_CPU.twr"/>
      <outfile xil_pn:name="simple_CPU.twx"/>
    </transform>
  </transforms>

</generated_project>
