# week-1

## Daywise Updates

The workshop is organized by day, each with a dedicated folder and README:

- [Day 1: Introduction to Verilog RTL Design & Synthesis](Day_1/README.md)
- [Day 2: Timing Libraries, Synthesis Approaches, and Efficient Flip-Flop Coding](Day_2/README.md)
- [Day 3: Combinational and Sequential Optimization](Day_3/README.md)
- [Day 4: Gate-Level Simulation (GLS), Blocking vs. Non-Blocking in Verilog, and Synthesis-Simulation Mismatch ](Day_4/README.md)
- [Day 5: Optimization in Synthesis ](Day_5/README.md)
