
---------- Begin Simulation Statistics ----------
simSeconds                                   4.601241                       # Number of seconds simulated (Second)
simTicks                                 4601240869500                       # Number of ticks simulated (Tick)
finalTick                                4601240869500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  63502.31                       # Real time elapsed on the host (Second)
hostTickRate                                 72457848                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4634268                       # Number of bytes of host memory used (Byte)
simInsts                                  15292432845                       # Number of instructions simulated (Count)
simOps                                    16466223957                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   240817                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     259301                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       9202481751                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.601725                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.661888                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                     20545457037                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   321559                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                    19022746380                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                8590663                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined           4079554638                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined        2909602588                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                5447                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          9140826140                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.081075                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.159836                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                3297430235     36.07%     36.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                1179499125     12.90%     48.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                1194718106     13.07%     62.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                1172843220     12.83%     74.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 932088035     10.20%     85.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                 534840208      5.85%     90.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                 443122264      4.85%     95.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                 216284957      2.37%     98.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                 169999990      1.86%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            9140826140                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu               143563316     75.80%     75.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                1077813      0.57%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                   16      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     76.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               31844364     16.81%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite              12913155      6.82%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2626      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu   13746003161     72.26%     72.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1421285      0.01%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        411103      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         1956      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        19562      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        16626      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        17605      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv         1956      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        43015      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            1      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         5893      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp        48416      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        73577      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         9119      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead   3033958506     15.95%     88.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite   2240711973     11.78%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total    19022746380                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.067132                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           189398664                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009956                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads              46770781036                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites             24351390643                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses     18414282443                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                613527191                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites               274281035                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses       263636669                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                 18897129725                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                   315012693                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                 202027967                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          686140                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        61655611                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads     3308809737                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores    2430893005                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads   1638838284                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores    909382024                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       5001155      0.13%      0.13% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2508486      0.06%      0.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect      1974212      0.05%      0.24% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond   3756050816     96.87%     97.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond    109394050      2.82%     99.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      2463566      0.06%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total     3877392285                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      1374836      0.11%      0.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       451208      0.04%      0.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect       405166      0.03%      0.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond   1159091259     96.46%     96.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond     39538861      3.29%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       750661      0.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total    1201611991                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         4320      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        35026      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect        60188      0.05%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond    126155833     99.81%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        24808      0.02%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond       111812      0.09%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total    126391987                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      3626319      0.14%      0.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      2057278      0.08%      0.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect      1569046      0.06%      0.27% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond   2596959557     97.05%     97.33% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond     69855189      2.61%     99.94% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.94% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      1712905      0.06%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total   2675780294                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         1968      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        25913      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect        56432      0.05%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond    118456376     99.82%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        17113      0.01%     99.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond       107324      0.09%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total    118665126                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget   2324979475     59.96%     59.96% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB   1543762643     39.81%     99.78% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      5001155      0.13%     99.91% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      3649012      0.09%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total   3877392285                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch     63719971     50.41%     50.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return     62627276     49.55%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect         4320      0.00%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect        40420      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total    126391987                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted        3756050816                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken   1432027719                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect         126391987                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          92418                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted     63764711                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted      62627276                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups           3877392285                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates             63588391                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits              3212867988                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.828616                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           99061                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         4437778                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            3649012                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           788766                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      5001155      0.13%      0.13% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2508486      0.06%      0.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect      1974212      0.05%      0.24% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond   3756050816     96.87%     97.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond    109394050      2.82%     99.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      2463566      0.06%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total   3877392285                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      5001155      0.75%      0.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        45985      0.01%      0.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect      1974212      0.30%      1.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond    655005730     98.57%     99.62% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        33649      0.01%     99.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      2463566      0.37%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total     664524297                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        35026      0.06%      0.06% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.06% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond     63528557     99.91%     99.96% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        24808      0.04%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total     63588391                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        35026      0.06%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond     63528557     99.91%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        24808      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total     63588391                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      4437778                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      3649012                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       788766                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords       172000                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      4609778                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              5857534                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                5857529                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            2231210                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                3626319                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             3624351                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              1968                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts      4079843406                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          316112                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts         126332600                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   8570451173                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.921402                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.858618                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      4563158581     53.24%     53.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1      1422310026     16.60%     69.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2       172241763      2.01%     71.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3       408852155      4.77%     76.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4       339909734      3.97%     80.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5       265353856      3.10%     83.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6       161074499      1.88%     85.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        79324540      0.93%     86.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8      1158226019     13.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   8570451173                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          41                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               3626324                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2140      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu  11712658820     71.13%     71.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1379431      0.01%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       408042      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         1956      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        17604      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        15648      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        13692      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv         1956      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        38013      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         5886      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp        40662      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        72560      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         8086      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead   2659781569     16.15%     87.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite   2092839093     12.71%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total  16467285159                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples    1158226019                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts          15293494047                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps            16467285159                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP    15292432845                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP      16466223957                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.601725                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.661888                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs         4752620662                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts       14125727566                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts       2659781569                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts      2092839075                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts         263355357                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2140      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu  11712658820     71.13%     71.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1379431      0.01%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       408042      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         1956      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        17604      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt        15648      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult        13692      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv         1956      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        38013      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            1      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         5886      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp        40662      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        72560      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         8086      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead   2659781569     16.15%     87.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite   2092839093     12.71%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total  16467285159                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl   2675780294                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl   2668872024                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      6908270                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl   2596959557                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     78820737                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      3626324                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      3626319                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data     4047603609                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total        4047603609                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data    4047603609                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total       4047603609                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    829189304                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       829189304                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    829189304                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      829189304                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 14513951673947                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 14513951673947                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 14513951673947                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 14513951673947                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data   4876792913                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    4876792913                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data   4876792913                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   4876792913                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.170028                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.170028                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.170028                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.170028                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 17503.785449                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 17503.785449                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 17503.785449                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 17503.785449                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    793701877                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets     57406610                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     90759464                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets      4422708                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       8.745114                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    12.979968                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks    268556710                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total         268556710                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data    554051755                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total     554051755                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data    554051755                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total    554051755                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    275137549                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    275137549                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    275137549                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    275137549                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 4254527796554                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 4254527796554                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 4254527796554                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 4254527796554                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.056418                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.056418                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.056418                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.056418                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 15463.275776                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 15463.275776                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 15463.275776                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 15463.275776                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              275137426                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data   2432342285                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total      2432342285                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    338690173                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     338690173                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 5988713752000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 5988713752000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data   2771032458                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total   2771032458                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.122225                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.122225                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 17681.982618                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 17681.982618                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data    201129261                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total    201129261                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data    137560912                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total    137560912                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 2247362760000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 2247362760000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.049642                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.049642                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 16337.219108                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 16337.219108                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           13                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              13                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       480000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       480000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           18                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           18                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.277778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.277778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        96000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        96000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       475000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       475000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.277778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.277778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        95000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        95000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data        28518                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        28518                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data     68756468                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total     68756468                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data 1018278695629                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total 1018278695629                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data     68784986                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total     68784986                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.999585                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.999585                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 14809.933163                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 14809.933163                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data     68756468                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total     68756468                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data 949522227629                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total 949522227629                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.999585                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.999585                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 13809.933163                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 13809.933163                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data   1615232806                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total     1615232806                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data    421742663                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total    421742663                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 7506959226318                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 7506959226318                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data   2036975469                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total   2036975469                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.207044                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.207044                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 17799.857318                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 17799.857318                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data    352922494                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total    352922494                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     68820169                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     68820169                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 1057642808925                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 1057642808925                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.033785                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.033785                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 15368.209993                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 15368.209993                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           127.999870                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs           4322741176                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          275137554                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              15.711200                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              266500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   127.999870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        19782309278                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       19782309278                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles               2134934003                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            3068433346                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                3329592874                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             480986654                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles              126879263                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved           1495711689                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 61252                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts            21842788320                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                185813                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts         18820718413                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop               1113168                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches       3026548413                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts      2982101290                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts     2216879939                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.045179                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads     8350696911                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites    8506015242                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads   22520698675                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites  10947232660                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs        5198981229                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads   2057045734                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites        50893                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads        26424                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites         9794                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads     176850265                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites     86948472                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches         1552412810                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    6239014365                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles               253878194                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  511                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3359                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          258                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                2686143386                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes              48055374                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         9140826140                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.476642                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.089381                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               4694050201     51.35%     51.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                618598815      6.77%     58.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                386421063      4.23%     62.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                144885517      1.59%     63.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                690407410      7.55%     71.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                501047467      5.48%     76.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                494333021      5.41%     82.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                309072421      3.38%     85.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8               1302010225     14.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           9140826140                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts           21054310037                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.287895                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches         3877392285                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.421342                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles   2774868550                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     2685310483                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        2685310483                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    2685310483                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       2685310483                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       832903                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          832903                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       832903                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         832903                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  51224032489                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  51224032489                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  51224032489                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  51224032489                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   2686143386                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    2686143386                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   2686143386                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   2686143386                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000310                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000310                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000310                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000310                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 61500.597896                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 61500.597896                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 61500.597896                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 61500.597896                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        45320                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         2210                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      20.506787                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       757912                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            757912                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst        74796                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         74796                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst        74796                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        74796                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       758107                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       758107                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       758107                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       758107                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst  46376313989                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  46376313989                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst  46376313989                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  46376313989                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000282                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000282                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000282                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000282                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 61173.836924                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 61173.836924                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 61173.836924                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 61173.836924                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 757912                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   2685310483                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      2685310483                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       832903                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        832903                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  51224032489                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  51224032489                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   2686143386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   2686143386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000310                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000310                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 61500.597896                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 61500.597896                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst        74796                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        74796                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       758107                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       758107                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst  46376313989                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  46376313989                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000282                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000282                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 61173.836924                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 61173.836924                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           191.999684                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           2686068589                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             758106                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3543.130629                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   191.999684                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          192                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          112                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           70                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses        16117618422                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses       16117618422                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                 126879263                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  667573672                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                252306271                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts            20546891764                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts             23650906                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts               3308809737                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts              2430893005                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                321554                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                  29335411                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                213480483                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         348729                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect       74747184                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect     82793724                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts            157540908                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit              18716048863                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount             18677919112                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst               11536591127                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst               20943723244                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.029661                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.550838                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                   131983884                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads               649028168                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses             13453809                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              348729                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores              338053912                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               464645                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               58999805                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples         2659781569                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              8.034149                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            22.956296                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9             2311625724     86.91%     86.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             21874987      0.82%     87.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29            284151642     10.68%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39             13549840      0.51%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               791634      0.03%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               999053      0.04%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               591798      0.02%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               232905      0.01%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               291446      0.01%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               181422      0.01%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             230761      0.01%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             180540      0.01%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             394929      0.01%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139            1745252      0.07%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149            8084306      0.30%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            4522521      0.17%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            1216749      0.05%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             794414      0.03%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             541090      0.02%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             415884      0.02%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             730466      0.03%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             557486      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229             261250      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             119134      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249             218722      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             280574      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269             216597      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279             352131      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289             388953      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299             291922      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows          3947437      0.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1313                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total           2659781569                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                        11                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                        11                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                  11                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                 11                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                 11                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles              126879263                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles               2361317359                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              1311526060                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       39629085                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                3557768485                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            1743705888                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts            21416614551                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              59255306                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              703282331                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               58818127                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              849174638                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands         25071028053                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                 37866003023                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups              25578157529                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                181424565                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups                19588                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.committedMaps           19054919159                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps               6016108894                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  499787                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              322514                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                2211452328                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                      27955239180                       # The number of ROB reads (Count)
system.cpu.rob.writes                     41665230564                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts              15292432845                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                16466223957                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                316070                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 268520                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data              196325055                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                 196593575                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                268520                       # number of overall hits (Count)
system.l2.overallHits::cpu.data             196325055                       # number of overall hits (Count)
system.l2.overallHits::total                196593575                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst               489587                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              9895163                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                10384750                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst              489587                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             9895163                       # number of overall misses (Count)
system.l2.overallMisses::total               10384750                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst     42266387000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    898551466000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       940817853000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst    42266387000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   898551466000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      940817853000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             758107                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data          206220218                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total             206978325                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            758107                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data         206220218                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total            206978325                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.645802                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.047983                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.050173                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.645802                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.047983                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.050173                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 86330.697098                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 90807.141429                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    90596.100339                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 86330.697098                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 90807.141429                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   90596.100339                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks             10110934                       # number of writebacks (Count)
system.l2.writebacks::total                  10110934                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.data                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst           489587                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          9895162                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            10384749                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst          489587                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         9895162                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           10384749                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst  37370476601                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 799599777502                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   836970254103                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst  37370476601                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 799599777502                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  836970254103                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.645802                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.047983                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.050173                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.645802                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.047983                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.050173                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 76330.614581                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 80807.143683                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 80596.098577                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 76330.614581                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 80807.143683                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 80596.098577                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       11836395                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         1956                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           1956                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data       67724871                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total          67724871                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data      1192465                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total         1192465                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data     68917336                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total      68917336                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.017303                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.017303                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data      1192465                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total      1192465                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data  23109083248                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total  23109083248                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.017303                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.017303                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19379.254945                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 19379.254945                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst          268520                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             268520                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst        489587                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total           489587                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst  42266387000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total  42266387000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       758107                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         758107                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.645802                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.645802                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 86330.697098                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 86330.697098                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst       489587                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total       489587                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst  37370476601                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total  37370476601                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.645802                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.645802                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 76330.614581                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76330.614581                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data           65658998                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total              65658998                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          3002712                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             3002712                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 250876535500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   250876535500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data       68661710                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total          68661710                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.043732                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.043732                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 83549.982649                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83549.982649                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      3002712                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         3002712                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 220849415001                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 220849415001                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.043732                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.043732                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 73549.982483                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73549.982483                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data      130666057                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total         130666057                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      6892451                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         6892451                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 647674930500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 647674930500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data    137558508                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total     137558508                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.050106                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.050106                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 93968.739205                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 93968.739205                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      6892450                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      6892450                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 578750362501                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 578750362501                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.050106                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.050106                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 83968.742973                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 83968.742973                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       757911                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           757911                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       757911                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       757911                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks    268556710                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total        268556710                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks    268556710                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total    268556710                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  8182.004273                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    550591511                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   79569458                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.919634                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    1313.192503                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       285.263078                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      6583.548689                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.160302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.034822                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.803656                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.998780                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  218                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1226                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 5238                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  714                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  796                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                 4493856930                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                4493856930                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples  10110934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples    489586.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   9864251.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.005371058500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       580401                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       580401                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            28739585                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            9570414                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    10384748                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                   10110934                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  10384748                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                 10110934                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  30911                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        98                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              10384748                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6             10110934                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 5148634                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 2482498                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1620819                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 1092809                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    7400                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1665                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  83976                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 118654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 196312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 386127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 539482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 685668                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 661653                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 694803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 680043                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 688432                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 679882                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 784797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 653873                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 656094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 735097                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 604015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 599756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 589230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   8012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   4603                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   3667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   2894                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   3005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   2888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   2908                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   2850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   2878                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   2768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   2744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   2768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   2748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   2740                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   2608                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   2623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   2462                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   2289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   2087                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   1978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   1811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   1511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   1358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   1099                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    845                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    693                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    332                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    219                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       580401                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.839089                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     22.731326                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255        578874     99.74%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511         1526      0.26%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        580401                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       580401                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.420558                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.899991                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      7.006633                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19        545104     93.92%     93.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23         15071      2.60%     96.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27           703      0.12%     96.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31           678      0.12%     96.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35          1854      0.32%     97.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39          6005      1.03%     98.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43          2535      0.44%     98.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47          1237      0.21%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51          1933      0.33%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55          1644      0.28%     99.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-59           891      0.15%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63           751      0.13%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67           415      0.07%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71           358      0.06%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-75           105      0.02%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-79            83      0.01%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-83            74      0.01%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-87            82      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-91            53      0.01%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-95            19      0.00%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-99            16      0.00%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::100-103           18      0.00%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-107           23      0.00%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-111           27      0.00%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-115           33      0.01%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116-119           34      0.01%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-123           44      0.01%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-127           55      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131           81      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::132-135           65      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-139           57      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::140-143           63      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-147           50      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::148-151           43      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::152-155           42      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::156-159           34      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-163           29      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::164-167           17      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::168-171           14      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::172-175           16      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-179           15      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::180-183            6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::184-187            9      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::188-191            6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-195            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::196-199            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::200-203            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::204-207            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        580401                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 1978304                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               664623872                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            647099776                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              144444485.92238605                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              140635927.21028709                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  4601240845500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     224498.06                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst     31333504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    631312064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    647098176                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 6809794.333458769135                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 137204741.482834488153                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 140635579.478002369404                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst       489586                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      9895162                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks     10110934                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst  17161782750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 390018788500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 109414346886750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     35053.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39415.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  10821388.70                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst     31333504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    633290368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      664623872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst     31333504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     31333504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    647099776                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    647099776                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst       489586                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      9895162                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        10384748                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks     10110934                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total       10110934                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        6809794                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      137634692                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         144444486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      6809794                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       6809794                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    140635927                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        140635927                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    140635927                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       6809794                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     137634692                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        285080413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             10353837                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts            10110909                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       960586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       737881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       716956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       519121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       670633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       464173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       528208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       782175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       957429                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       941950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       719050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       399090                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       540135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       399006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       425730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       591714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       864947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       731566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       580970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       453799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       505372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       409718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       513087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       726560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       907535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       899319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       711160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       510287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       623079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       511597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       525521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       636392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            213046127500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           51769185000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       407180571250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20576.54                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39326.54                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             9266261                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            9015965                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      2182508                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   600.108396                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   410.727397                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   392.749145                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       319391     14.63%     14.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       291300     13.35%     27.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       204523      9.37%     37.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       144569      6.62%     43.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       121436      5.56%     49.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        96808      4.44%     53.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        95549      4.38%     58.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023       111275      5.10%     63.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       797657     36.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      2182508                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         662645568                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      647098176                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              144.014536                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              140.635579                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.22                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.34                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      8014664280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      4259876115                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    38411293620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   24983019180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 363217820160.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 357011030370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1466235626400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  2262133330125                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   491.635494                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 3806901560750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 153645440000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 640693868750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      7568528520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      4022741745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    35515102560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   27795925800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 363217820160.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 290513481180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1522233562560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  2250867162525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   489.186988                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 3952848319000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 153645440000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 494747110500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             7382036                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      10110934                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1456672                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3002712                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3002712                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        7382036                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        1192465                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     33529567                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                33529567                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   1311723648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1311723648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           11577213                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 11577213    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             11577213                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         66022968000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        54323517500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       23144917                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     11569110                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp          138316614                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty    278667644                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       757912                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          8306177                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq          68661710                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp         68661710                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         758107                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq     137558508                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq      68917336                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp     68917336                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2274125                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    825412534                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              827686659                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     97025152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port  30385723392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total             30482748544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        11836395                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 647099776                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         287732058                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000993                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.031496                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               287446352     99.90%     99.90% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  285706      0.10%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           287732058                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4601240869500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy       545210124247                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy        1138041232                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy      343789175638                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     551791002                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests    275895340                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        10085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          275620                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       275620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
