<stg><name>monte_sim_dev</name>


<trans_list>

<trans id="903" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="21" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="23" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="27" to="262">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="261" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="264" to="267">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="264" to="265">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="266" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="271" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="272" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:1  %out_r_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_r_V)

]]></Node>
<StgValue><ssdm name="out_r_V_read"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:2  %in2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in2_V)

]]></Node>
<StgValue><ssdm name="in2_V_read"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:3  %in1_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in1_V)

]]></Node>
<StgValue><ssdm name="in1_V_read"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %out_r_V5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %out_r_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="out_r_V5"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:5  %empty = zext i62 %out_r_V5 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %in2_V3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="in2_V3"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:7  %empty_78 = zext i62 %in2_V3 to i64

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %in1_V1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in1_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="in1_V1"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:9  %empty_79 = zext i62 %in1_V1 to i64

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !832

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !840

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @monte_sim_dev_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:13  %v1_buffer_V = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="v1_buffer_V"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %v2_buffer_V = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="v2_buffer_V"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %vout_buffer_V = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="vout_buffer_V"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [5 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str6, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln38"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i64 %in1_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln41"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i64 %in2_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln42"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i64 %out_r_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln43"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln44"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln45"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %v2_buffer_V_addr = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="v2_buffer_V_addr"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %v2_buffer_V_addr_1 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="v2_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  %v2_buffer_V_addr_2 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="v2_buffer_V_addr_2"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %v2_buffer_V_addr_3 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="v2_buffer_V_addr_3"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:26  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %size_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:27  %add_ln52 = add i32 %size_read, 1023

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:28  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln52, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:29  %sub_ln52 = sub i32 -1023, %size_read

]]></Node>
<StgValue><ssdm name="sub_ln52"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:30  %p_lshr = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %sub_ln52, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
arrayctor.loop1.preheader:31  %sub_ln52_1 = sub i22 0, %p_lshr

]]></Node>
<StgValue><ssdm name="sub_ln52_1"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:32  %tmp_63 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln52, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
arrayctor.loop1.preheader:33  %select_ln52 = select i1 %tmp_62, i22 %sub_ln52_1, i22 %tmp_63

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
arrayctor.loop1.preheader:34  %select_ln52_1 = select i1 %tmp_61, i22 0, i22 %select_ln52

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader:35  %tmp_64 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %select_ln52_1, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:36  br label %.preheader1042

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1042:0  %i_0 = phi i32 [ %i, %hls_label_0_end ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1042:1  %icmp_ln52 = icmp eq i32 %i_0, %tmp_64

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1042:2  br i1 %icmp_ln52, label %2, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:2  %i = add nsw i32 %i_0, 1024

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:3  %icmp_ln56 = icmp sgt i32 %i, %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:4  %chunk_size = sub nsw i32 %size_read, %i_0

]]></Node>
<StgValue><ssdm name="chunk_size"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:5  %select_ln56 = select i1 %icmp_ln56, i32 %chunk_size, i32 1024

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:6  %sext_ln64 = sext i32 %i_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0_begin:7  %add_ln203 = add i64 %empty_79, %sext_ln64

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0_begin:8  %gmem_addr = getelementptr i32* %gmem, i64 %add_ln203

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln131"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="320" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="321" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="322" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="323" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="324" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="325" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln53"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln56)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:10  br label %0

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i31 [ 0, %hls_label_0_begin ], [ %j, %read1 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln61 = zext i31 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln61 = icmp slt i32 %zext_ln61, %select_ln56

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %j = add i31 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln61, label %read1, label %.preheader1041.preheader

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="335" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
read1:5  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read1:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
read1:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
read1:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln62"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
read1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln63"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="31">
<![CDATA[
read1:4  %zext_ln64 = zext i31 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read1:6  %v1_buffer_V_addr = getelementptr [1024 x i32]* %v1_buffer_V, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="v1_buffer_V_addr"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
read1:7  store i32 %gmem_addr_read, i32* %v1_buffer_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
read1:8  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str12, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
read1:9  br label %0

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1041.preheader:0  %tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %i_0, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
.preheader1041.preheader:1  %tmp_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
.preheader1041.preheader:2  %sext_ln71 = sext i32 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1041.preheader:3  %add_ln203_1 = add i64 %empty_78, %sext_ln71

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader1041.preheader:4  %gmem_addr_1 = getelementptr i32* %gmem, i64 %add_ln203_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="350" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1041.preheader:5  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="351" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1041.preheader:5  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="352" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1041.preheader:5  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="353" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1041.preheader:5  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="354" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1041.preheader:5  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="355" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1041.preheader:5  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="356" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1041.preheader:5  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader1041.preheader:6  br label %.preheader1041

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1041:0  %j3_0 = phi i3 [ %j_1, %read2 ], [ 0, %.preheader1041.preheader ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1041:1  %icmp_ln68 = icmp eq i3 %j3_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1041:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1041:3  %j_1 = add i3 %j3_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1041:4  br i1 %icmp_ln68, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit, label %read2

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="363" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
read2:4  %gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read2:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
read2:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
read2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln70"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="3">
<![CDATA[
read2:3  %zext_ln71 = zext i3 %j3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="368" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read2:5  %v2_buffer_V_addr_4 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="v2_buffer_V_addr_4"/></StgValue>
</operation>

<operation id="369" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
read2:6  store i32 %gmem_addr_1_read, i32* %v2_buffer_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="370" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
read2:7  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str13, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
read2:8  br label %.preheader1041

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="372" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %t_V = load i32* %v2_buffer_V_addr, align 16

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  %so_V = load i32* %v2_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="so_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="374" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %t_V = load i32* %v2_buffer_V_addr, align 16

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  %so_V = load i32* %v2_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="so_V"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  %r_V_13 = load i32* %v2_buffer_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:3  %sig_V = load i32* %v2_buffer_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sig_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="378" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  %r_V_13 = load i32* %v2_buffer_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:3  %sig_V = load i32* %v2_buffer_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sig_V"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:4  %sext_ln728 = sext i32 %t_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:5  %lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %r_V_13, i16 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:6  %sext_ln1118 = sext i32 %sig_V to i64

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:7  %sext_ln85 = sext i32 %so_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %j4_0 = phi i31 [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %j_2, %monte_sim_dev ]

]]></Node>
<StgValue><ssdm name="j4_0"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln85 = zext i31 %j4_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln85 = icmp slt i32 %zext_ln85, %select_ln56

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %j_2 = add i31 %j4_0, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln85, label %monte_sim_dev, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="390" st_id="28" stage="55" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="391" st_id="29" stage="54" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="392" st_id="30" stage="53" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="393" st_id="31" stage="52" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="394" st_id="32" stage="51" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="395" st_id="33" stage="50" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="396" st_id="34" stage="49" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="397" st_id="35" stage="48" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="398" st_id="36" stage="47" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="399" st_id="37" stage="46" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="400" st_id="38" stage="45" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="401" st_id="39" stage="44" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="402" st_id="40" stage="43" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="403" st_id="41" stage="42" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="404" st_id="42" stage="41" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="405" st_id="43" stage="40" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="406" st_id="44" stage="39" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="407" st_id="45" stage="38" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="408" st_id="46" stage="37" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="409" st_id="47" stage="36" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="410" st_id="48" stage="35" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="411" st_id="49" stage="34" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="412" st_id="50" stage="33" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="413" st_id="51" stage="32" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="414" st_id="52" stage="31" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="415" st_id="53" stage="30" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="416" st_id="54" stage="29" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="417" st_id="55" stage="28" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="418" st_id="56" stage="27" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="419" st_id="57" stage="26" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="420" st_id="58" stage="25" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="421" st_id="59" stage="24" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="422" st_id="60" stage="23" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="423" st_id="61" stage="22" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="424" st_id="62" stage="21" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="425" st_id="63" stage="20" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="426" st_id="64" stage="19" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="427" st_id="65" stage="18" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="428" st_id="66" stage="17" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="429" st_id="67" stage="16" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="430" st_id="68" stage="15" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="431" st_id="69" stage="14" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="432" st_id="69" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="433" st_id="70" stage="13" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="434" st_id="70" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="435" st_id="71" stage="12" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="436" st_id="71" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="437" st_id="72" stage="11" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="438" st_id="72" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="439" st_id="73" stage="10" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="440" st_id="73" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="441" st_id="74" stage="9" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="442" st_id="74" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="443" st_id="75" stage="8" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="444" st_id="75" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="445" st_id="76" stage="7" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="446" st_id="76" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="447" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="31">
<![CDATA[
monte_sim_dev:4  %zext_ln89 = zext i31 %j4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="448" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
monte_sim_dev:5  %v1_buffer_V_addr_1 = getelementptr [1024 x i32]* %v1_buffer_V, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="v1_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="449" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
monte_sim_dev:6  %x_V = load i32* %v1_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="450" st_id="77" stage="6" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="451" st_id="77" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="452" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
monte_sim_dev:6  %x_V = load i32* %v1_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="453" st_id="78" stage="5" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="454" st_id="78" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="455" st_id="79" stage="4" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="456" st_id="79" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>

<operation id="457" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
monte_sim_dev:21  %r_V = sext i32 %x_V to i64

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="458" st_id="79" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_dev:22  %r_V_5 = mul nsw i64 %r_V, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="459" st_id="80" stage="3" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="460" st_id="80" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>

<operation id="461" st_id="80" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_dev:22  %r_V_5 = mul nsw i64 %r_V, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="462" st_id="81" stage="2" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="463" st_id="81" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>

<operation id="464" st_id="81" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_dev:22  %r_V_5 = mul nsw i64 %r_V, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="465" st_id="82" stage="1" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:7  %hls_p_V = call fastcc i32 @"pow<32, 16>"(i32 %sig_V, i19 131072)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="466" st_id="82" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_dev:8  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>

<operation id="467" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
monte_sim_dev:9  %t_V_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %hls_p_V, i16 0)

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="468" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
monte_sim_dev:10  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %hls_p_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="469" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:11  %sub_ln1148 = sub i48 0, %t_V_1

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="470" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="31" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_dev:12  %tmp_36 = call i31 @_ssdm_op_PartSelect.i31.i48.i32.i32(i48 %sub_ln1148, i32 17, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="471" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_dev:15  %lshr_ln1148_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %hls_p_V, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln1148_2"/></StgValue>
</operation>

<operation id="472" st_id="82" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_dev:22  %r_V_5 = mul nsw i64 %r_V, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="473" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="31">
<![CDATA[
monte_sim_dev:13  %zext_ln1148 = zext i31 %tmp_36 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="474" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
monte_sim_dev:14  %sub_ln1148_1 = sub i32 0, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148_1"/></StgValue>
</operation>

<operation id="475" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="31">
<![CDATA[
monte_sim_dev:16  %zext_ln1148_1 = zext i31 %lshr_ln1148_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1148_1"/></StgValue>
</operation>

<operation id="476" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
monte_sim_dev:17  %select_ln1148 = select i1 %tmp_65, i32 %sub_ln1148_1, i32 %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>

<operation id="477" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="24">
<![CDATA[
monte_sim_dev:23  %zext_ln1192 = zext i24 %hls_sq_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="478" st_id="83" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_dev:24  %mul_ln1192 = mul i64 %zext_ln1192, %r_V_5

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="479" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="48" op_0_bw="32">
<![CDATA[
monte_sim_dev:18  %sext_ln728_1 = sext i32 %select_ln1148 to i48

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="480" st_id="84" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:19  %mul_ln728 = mul i48 %sext_ln728, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="481" st_id="84" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_dev:24  %mul_ln1192 = mul i64 %zext_ln1192, %r_V_5

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="482" st_id="85" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:19  %mul_ln728 = mul i48 %sext_ln728, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="483" st_id="85" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_dev:24  %mul_ln1192 = mul i64 %zext_ln1192, %r_V_5

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="484" st_id="86" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:19  %mul_ln728 = mul i48 %sext_ln728, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="485" st_id="86" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_dev:24  %mul_ln1192 = mul i64 %zext_ln1192, %r_V_5

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="486" st_id="87" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:19  %mul_ln728 = mul i48 %sext_ln728, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="487" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:20  %sub_ln728 = sub i48 %lhs_V, %mul_ln728

]]></Node>
<StgValue><ssdm name="sub_ln728"/></StgValue>
</operation>

<operation id="488" st_id="87" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_dev:24  %mul_ln1192 = mul i64 %zext_ln1192, %r_V_5

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="489" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
monte_sim_dev:25  %lhs_V_1 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %sub_ln728, i16 0)

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="490" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_dev:26  %ret_V = add i64 %mul_ln1192, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="491" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_dev:27  %xo_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret_V, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="xo_V"/></StgValue>
</operation>

<operation id="492" st_id="88" stage="55" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="493" st_id="88" stage="55" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="494" st_id="89" stage="54" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="495" st_id="89" stage="54" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="496" st_id="90" stage="53" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="497" st_id="90" stage="53" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="498" st_id="91" stage="52" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="499" st_id="91" stage="52" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="500" st_id="92" stage="51" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="501" st_id="92" stage="51" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="502" st_id="93" stage="50" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="503" st_id="93" stage="50" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="504" st_id="94" stage="49" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="505" st_id="94" stage="49" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="506" st_id="95" stage="48" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="507" st_id="95" stage="48" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="508" st_id="96" stage="47" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="509" st_id="96" stage="47" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="510" st_id="97" stage="46" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="511" st_id="97" stage="46" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="512" st_id="98" stage="45" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="513" st_id="98" stage="45" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="514" st_id="99" stage="44" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="515" st_id="99" stage="44" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="516" st_id="100" stage="43" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="517" st_id="100" stage="43" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="518" st_id="101" stage="42" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="519" st_id="101" stage="42" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="520" st_id="102" stage="41" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="521" st_id="102" stage="41" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="522" st_id="103" stage="40" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="523" st_id="103" stage="40" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="524" st_id="104" stage="39" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="525" st_id="104" stage="39" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="526" st_id="105" stage="38" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="527" st_id="105" stage="38" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="528" st_id="106" stage="37" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="529" st_id="106" stage="37" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="530" st_id="107" stage="36" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="531" st_id="107" stage="36" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="532" st_id="108" stage="35" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="533" st_id="108" stage="35" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="534" st_id="109" stage="34" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="535" st_id="109" stage="34" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="536" st_id="110" stage="33" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="537" st_id="110" stage="33" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="538" st_id="111" stage="32" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="539" st_id="111" stage="32" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="540" st_id="112" stage="31" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="541" st_id="112" stage="31" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="542" st_id="113" stage="30" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="543" st_id="113" stage="30" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="544" st_id="114" stage="29" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="545" st_id="114" stage="29" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="546" st_id="115" stage="28" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="547" st_id="115" stage="28" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="548" st_id="116" stage="27" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="549" st_id="116" stage="27" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="550" st_id="117" stage="26" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="551" st_id="117" stage="26" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="552" st_id="118" stage="25" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="553" st_id="118" stage="25" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="554" st_id="119" stage="24" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="555" st_id="119" stage="24" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="556" st_id="120" stage="23" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="557" st_id="120" stage="23" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="558" st_id="121" stage="22" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="559" st_id="121" stage="22" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="560" st_id="122" stage="21" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="561" st_id="122" stage="21" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="562" st_id="123" stage="20" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="563" st_id="123" stage="20" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="564" st_id="124" stage="19" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="565" st_id="124" stage="19" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="566" st_id="125" stage="18" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="567" st_id="125" stage="18" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="568" st_id="126" stage="17" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="569" st_id="126" stage="17" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="570" st_id="127" stage="16" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="571" st_id="127" stage="16" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="572" st_id="128" stage="15" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="573" st_id="128" stage="15" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="574" st_id="129" stage="14" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="575" st_id="129" stage="14" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="576" st_id="130" stage="13" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="577" st_id="130" stage="13" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="578" st_id="131" stage="12" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="579" st_id="131" stage="12" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="580" st_id="132" stage="11" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="581" st_id="132" stage="11" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="582" st_id="133" stage="10" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="583" st_id="133" stage="10" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="584" st_id="134" stage="9" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="585" st_id="134" stage="9" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="586" st_id="135" stage="8" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="587" st_id="135" stage="8" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="588" st_id="136" stage="7" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="589" st_id="136" stage="7" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="590" st_id="137" stage="6" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="591" st_id="137" stage="6" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="592" st_id="138" stage="5" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="593" st_id="138" stage="5" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="594" st_id="139" stage="4" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="595" st_id="139" stage="4" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="596" st_id="140" stage="3" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="597" st_id="140" stage="3" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="598" st_id="141" stage="2" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="599" st_id="141" stage="2" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="600" st_id="142" stage="1" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:28  %x2_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="601" st_id="142" stage="1" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:29  %x3_V = call fastcc i32 @"pow<32, 16>"(i32 %xo_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="602" st_id="143" stage="55" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="603" st_id="143" stage="55" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>

<operation id="604" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="47" op_0_bw="32">
<![CDATA[
monte_sim_dev:39  %sext_ln1116 = sext i32 %x3_V to i47

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="605" st_id="143" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
monte_sim_dev:40  %r_V_15 = mul i47 %sext_ln1116, 10922

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="606" st_id="144" stage="54" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="607" st_id="144" stage="54" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>

<operation id="608" st_id="144" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
monte_sim_dev:40  %r_V_15 = mul i47 %sext_ln1116, 10922

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="609" st_id="145" stage="53" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="610" st_id="145" stage="53" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>

<operation id="611" st_id="145" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
monte_sim_dev:40  %r_V_15 = mul i47 %sext_ln1116, 10922

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="612" st_id="146" stage="52" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="613" st_id="146" stage="52" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>

<operation id="614" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
monte_sim_dev:34  %r_V_14 = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %x2_V, i15 0)

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="615" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
monte_sim_dev:35  %add_ln700 = add i32 %xo_V, 65536

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="616" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
monte_sim_dev:36  %shl_ln = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %add_ln700, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="617" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="48" op_0_bw="47">
<![CDATA[
monte_sim_dev:37  %sext_ln700 = sext i47 %r_V_14 to i48

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="618" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:38  %add_ln700_1 = add i48 %sext_ln700, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="619" st_id="146" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
monte_sim_dev:40  %r_V_15 = mul i47 %sext_ln1116, 10922

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="620" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="48" op_0_bw="47">
<![CDATA[
monte_sim_dev:41  %sext_ln700_1 = sext i47 %r_V_15 to i48

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="621" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:42  %add_ln700_2 = add i48 %sext_ln700_1, %add_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="622" st_id="147" stage="51" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="623" st_id="147" stage="51" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="624" st_id="148" stage="50" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="625" st_id="148" stage="50" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="626" st_id="149" stage="49" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="627" st_id="149" stage="49" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="628" st_id="150" stage="48" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="629" st_id="150" stage="48" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="630" st_id="151" stage="47" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="631" st_id="151" stage="47" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="632" st_id="152" stage="46" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="633" st_id="152" stage="46" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="634" st_id="153" stage="45" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="635" st_id="153" stage="45" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="636" st_id="154" stage="44" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="637" st_id="154" stage="44" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="638" st_id="155" stage="43" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="639" st_id="155" stage="43" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="640" st_id="156" stage="42" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="641" st_id="156" stage="42" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="642" st_id="157" stage="41" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="643" st_id="157" stage="41" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="644" st_id="158" stage="40" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="645" st_id="158" stage="40" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="646" st_id="159" stage="39" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="647" st_id="159" stage="39" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="648" st_id="160" stage="38" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="649" st_id="160" stage="38" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="650" st_id="161" stage="37" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="651" st_id="161" stage="37" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="652" st_id="162" stage="36" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="653" st_id="162" stage="36" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="654" st_id="163" stage="35" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="655" st_id="163" stage="35" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="656" st_id="164" stage="34" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="657" st_id="164" stage="34" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="658" st_id="165" stage="33" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="659" st_id="165" stage="33" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="660" st_id="166" stage="32" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="661" st_id="166" stage="32" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="662" st_id="167" stage="31" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="663" st_id="167" stage="31" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="664" st_id="168" stage="30" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="665" st_id="168" stage="30" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="666" st_id="169" stage="29" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="667" st_id="169" stage="29" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="668" st_id="170" stage="28" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="669" st_id="170" stage="28" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="670" st_id="171" stage="27" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="671" st_id="171" stage="27" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="672" st_id="172" stage="26" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="673" st_id="172" stage="26" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="674" st_id="173" stage="25" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="675" st_id="173" stage="25" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="676" st_id="174" stage="24" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="677" st_id="174" stage="24" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="678" st_id="175" stage="23" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="679" st_id="175" stage="23" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="680" st_id="176" stage="22" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="681" st_id="176" stage="22" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="682" st_id="177" stage="21" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="683" st_id="177" stage="21" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="684" st_id="178" stage="20" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="685" st_id="178" stage="20" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="686" st_id="179" stage="19" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="687" st_id="179" stage="19" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="688" st_id="180" stage="18" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="689" st_id="180" stage="18" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="690" st_id="181" stage="17" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="691" st_id="181" stage="17" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="692" st_id="182" stage="16" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="693" st_id="182" stage="16" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="694" st_id="183" stage="15" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="695" st_id="183" stage="15" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="696" st_id="184" stage="14" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="697" st_id="184" stage="14" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="698" st_id="185" stage="13" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="699" st_id="185" stage="13" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="700" st_id="186" stage="12" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="701" st_id="186" stage="12" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="702" st_id="187" stage="11" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="703" st_id="187" stage="11" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="704" st_id="188" stage="10" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="705" st_id="188" stage="10" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="706" st_id="189" stage="9" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="707" st_id="189" stage="9" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="708" st_id="190" stage="8" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="709" st_id="190" stage="8" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="710" st_id="191" stage="7" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="711" st_id="191" stage="7" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="712" st_id="192" stage="6" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="713" st_id="192" stage="6" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="714" st_id="193" stage="5" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="715" st_id="193" stage="5" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="716" st_id="194" stage="4" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="717" st_id="194" stage="4" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="718" st_id="195" stage="3" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="719" st_id="195" stage="3" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="720" st_id="196" stage="2" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="721" st_id="196" stage="2" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="722" st_id="197" stage="1" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:30  %x4_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>

<operation id="723" st_id="197" stage="1" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:31  %x5_V = call fastcc i32 @"pow<32, 16>"(i32 %x2_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="724" st_id="198" stage="55" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="725" st_id="198" stage="55" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>

<operation id="726" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="48" op_0_bw="32">
<![CDATA[
monte_sim_dev:43  %sext_ln1116_1 = sext i32 %x4_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="727" st_id="198" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:44  %r_V_16 = mul i48 %sext_ln1116_1, 27306

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="728" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="43" op_0_bw="32">
<![CDATA[
monte_sim_dev:46  %sext_ln1116_2 = sext i32 %x5_V to i43

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="729" st_id="198" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
monte_sim_dev:47  %r_V_17 = mul i43 %sext_ln1116_2, 546

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="730" st_id="199" stage="54" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="731" st_id="199" stage="54" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>

<operation id="732" st_id="199" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:44  %r_V_16 = mul i48 %sext_ln1116_1, 27306

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="733" st_id="199" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
monte_sim_dev:47  %r_V_17 = mul i43 %sext_ln1116_2, 546

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="734" st_id="200" stage="53" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="735" st_id="200" stage="53" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>

<operation id="736" st_id="200" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:44  %r_V_16 = mul i48 %sext_ln1116_1, 27306

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="737" st_id="200" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
monte_sim_dev:47  %r_V_17 = mul i43 %sext_ln1116_2, 546

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="738" st_id="201" stage="52" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="739" st_id="201" stage="52" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>

<operation id="740" st_id="201" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:44  %r_V_16 = mul i48 %sext_ln1116_1, 27306

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="741" st_id="201" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:45  %add_ln700_3 = add i48 %r_V_16, %add_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="742" st_id="201" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
monte_sim_dev:47  %r_V_17 = mul i43 %sext_ln1116_2, 546

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="743" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="48" op_0_bw="43">
<![CDATA[
monte_sim_dev:48  %sext_ln700_2 = sext i43 %r_V_17 to i48

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="744" st_id="201" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:49  %add_ln700_4 = add i48 %sext_ln700_2, %add_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="745" st_id="202" stage="51" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="746" st_id="202" stage="51" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="747" st_id="203" stage="50" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="748" st_id="203" stage="50" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="749" st_id="204" stage="49" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="750" st_id="204" stage="49" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="751" st_id="205" stage="48" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="752" st_id="205" stage="48" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="753" st_id="206" stage="47" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="754" st_id="206" stage="47" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="755" st_id="207" stage="46" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="756" st_id="207" stage="46" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="757" st_id="208" stage="45" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="758" st_id="208" stage="45" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="759" st_id="209" stage="44" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="760" st_id="209" stage="44" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="761" st_id="210" stage="43" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="762" st_id="210" stage="43" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="763" st_id="211" stage="42" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="764" st_id="211" stage="42" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="765" st_id="212" stage="41" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="766" st_id="212" stage="41" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="767" st_id="213" stage="40" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="768" st_id="213" stage="40" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="769" st_id="214" stage="39" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="770" st_id="214" stage="39" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="771" st_id="215" stage="38" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="772" st_id="215" stage="38" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="773" st_id="216" stage="37" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="774" st_id="216" stage="37" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="775" st_id="217" stage="36" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="776" st_id="217" stage="36" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="777" st_id="218" stage="35" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="778" st_id="218" stage="35" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="779" st_id="219" stage="34" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="780" st_id="219" stage="34" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="781" st_id="220" stage="33" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="782" st_id="220" stage="33" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="783" st_id="221" stage="32" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="784" st_id="221" stage="32" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="785" st_id="222" stage="31" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="786" st_id="222" stage="31" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="787" st_id="223" stage="30" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="788" st_id="223" stage="30" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="789" st_id="224" stage="29" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="790" st_id="224" stage="29" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="791" st_id="225" stage="28" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="792" st_id="225" stage="28" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="793" st_id="226" stage="27" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="794" st_id="226" stage="27" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="795" st_id="227" stage="26" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="796" st_id="227" stage="26" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="797" st_id="228" stage="25" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="798" st_id="228" stage="25" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="799" st_id="229" stage="24" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="800" st_id="229" stage="24" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="801" st_id="230" stage="23" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="802" st_id="230" stage="23" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="803" st_id="231" stage="22" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="804" st_id="231" stage="22" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="805" st_id="232" stage="21" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="806" st_id="232" stage="21" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="807" st_id="233" stage="20" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="808" st_id="233" stage="20" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="809" st_id="234" stage="19" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="810" st_id="234" stage="19" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="811" st_id="235" stage="18" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="812" st_id="235" stage="18" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="813" st_id="236" stage="17" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="814" st_id="236" stage="17" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="815" st_id="237" stage="16" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="816" st_id="237" stage="16" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="817" st_id="238" stage="15" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="818" st_id="238" stage="15" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="819" st_id="239" stage="14" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="820" st_id="239" stage="14" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="821" st_id="240" stage="13" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="822" st_id="240" stage="13" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="823" st_id="241" stage="12" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="824" st_id="241" stage="12" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="825" st_id="242" stage="11" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="826" st_id="242" stage="11" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="827" st_id="243" stage="10" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="828" st_id="243" stage="10" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="829" st_id="244" stage="9" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="830" st_id="244" stage="9" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="831" st_id="245" stage="8" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="832" st_id="245" stage="8" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="833" st_id="246" stage="7" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="834" st_id="246" stage="7" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="835" st_id="247" stage="6" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="836" st_id="247" stage="6" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="837" st_id="248" stage="5" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="838" st_id="248" stage="5" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="839" st_id="249" stage="4" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="840" st_id="249" stage="4" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="841" st_id="250" stage="3" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="842" st_id="250" stage="3" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="843" st_id="251" stage="2" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="844" st_id="251" stage="2" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="845" st_id="252" stage="1" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:32  %x6_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 131072)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="846" st_id="252" stage="1" lat="55">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
monte_sim_dev:33  %x7_V = call fastcc i32 @"pow<32, 16>"(i32 %x4_V, i19 196608)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="847" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="40" op_0_bw="32">
<![CDATA[
monte_sim_dev:50  %sext_ln1116_3 = sext i32 %x6_V to i40

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="848" st_id="253" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
monte_sim_dev:51  %r_V_18 = mul i40 %sext_ln1116_3, 91

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="849" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="37" op_0_bw="32">
<![CDATA[
monte_sim_dev:54  %sext_ln1116_4 = sext i32 %x7_V to i37

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="850" st_id="253" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
monte_sim_dev:55  %r_V_19 = mul i37 %sext_ln1116_4, 13

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="851" st_id="254" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
monte_sim_dev:51  %r_V_18 = mul i40 %sext_ln1116_3, 91

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="852" st_id="254" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
monte_sim_dev:55  %r_V_19 = mul i37 %sext_ln1116_4, 13

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="853" st_id="255" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
monte_sim_dev:51  %r_V_18 = mul i40 %sext_ln1116_3, 91

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="854" st_id="255" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
monte_sim_dev:55  %r_V_19 = mul i37 %sext_ln1116_4, 13

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="855" st_id="256" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
monte_sim_dev:51  %r_V_18 = mul i40 %sext_ln1116_3, 91

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="856" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="48" op_0_bw="40">
<![CDATA[
monte_sim_dev:52  %sext_ln700_3 = sext i40 %r_V_18 to i48

]]></Node>
<StgValue><ssdm name="sext_ln700_3"/></StgValue>
</operation>

<operation id="857" st_id="256" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:53  %add_ln700_5 = add i48 %sext_ln700_3, %add_ln700_4

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="858" st_id="256" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
monte_sim_dev:55  %r_V_19 = mul i37 %sext_ln1116_4, 13

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="859" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="48" op_0_bw="37">
<![CDATA[
monte_sim_dev:56  %sext_ln1192 = sext i37 %r_V_19 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="860" st_id="256" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:57  %ret_V_1 = add i48 %sext_ln1192, %add_ln700_5

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="861" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_dev:58  %exp_result_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="exp_result_V"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="862" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="48" op_0_bw="32">
<![CDATA[
monte_sim_dev:59  %sext_ln1118_1 = sext i32 %exp_result_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="863" st_id="257" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:60  %r_V_20 = mul i48 %sext_ln1118_1, %sext_ln85

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="864" st_id="258" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:60  %r_V_20 = mul i48 %sext_ln1118_1, %sext_ln85

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="865" st_id="259" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:60  %r_V_20 = mul i48 %sext_ln1118_1, %sext_ln85

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="866" st_id="260" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_dev:60  %r_V_20 = mul i48 %sext_ln1118_1, %sext_ln85

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="867" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_dev:61  %s_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_20, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="s_V"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="868" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
monte_sim_dev:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="869" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
monte_sim_dev:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="870" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
monte_sim_dev:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln86"/></StgValue>
</operation>

<operation id="871" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
monte_sim_dev:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln87"/></StgValue>
</operation>

<operation id="872" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
monte_sim_dev:62  %vout_buffer_V_addr = getelementptr [1024 x i32]* %vout_buffer_V, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="vout_buffer_V_addr"/></StgValue>
</operation>

<operation id="873" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
monte_sim_dev:63  store i32 %s_V, i32* %vout_buffer_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="874" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
monte_sim_dev:64  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str14, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="875" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
monte_sim_dev:65  br label %1

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="876" st_id="262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:0  %add_ln203_2 = add i64 %empty, %sext_ln64

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="877" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.preheader:1  %gmem_addr_2 = getelementptr i32* %gmem, i64 %add_ln203_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="878" st_id="263" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %gmem_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 %select_ln56)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_req"/></StgValue>
</operation>

<operation id="879" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="880" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader:0  %j5_0 = phi i31 [ %j_3, %write ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j5_0"/></StgValue>
</operation>

<operation id="881" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="31">
<![CDATA[
.preheader:1  %zext_ln107 = zext i31 %j5_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="882" st_id="264" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln107 = icmp slt i32 %zext_ln107, %select_ln56

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="883" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:3  %j_3 = add i31 %j5_0, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="884" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln107, label %write, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="885" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="31">
<![CDATA[
write:4  %zext_ln110 = zext i31 %j5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="886" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
write:5  %vout_buffer_V_addr_1 = getelementptr [1024 x i32]* %vout_buffer_V, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="vout_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="887" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
write:6  %vout_buffer_V_load = load i32* %vout_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="vout_buffer_V_load"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="888" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
write:6  %vout_buffer_V_load = load i32* %vout_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="vout_buffer_V_load"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="889" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
write:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="890" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
write:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="891" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
write:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln108"/></StgValue>
</operation>

<operation id="892" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
write:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln109"/></StgValue>
</operation>

<operation id="893" st_id="266" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
write:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %vout_buffer_V_load, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln110"/></StgValue>
</operation>

<operation id="894" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
write:8  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str15, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="895" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
write:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="896" st_id="267" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
hls_label_0_end:0  %gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="897" st_id="268" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
hls_label_0_end:0  %gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="898" st_id="269" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
hls_label_0_end:0  %gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="899" st_id="270" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
hls_label_0_end:0  %gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="900" st_id="271" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
hls_label_0_end:0  %gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_resp"/></StgValue>
</operation>

<operation id="901" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:1  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="902" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:2  br label %.preheader1042

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
