ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_SDIO_SD_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SDIO_SD_Init:
  27              	.LFB137:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "fatfs.h"
  22:Core/Src/main.c **** #include <lsm6dsm_reg.h>
  23:Core/Src/main.c **** #include <stm32f405xx.h>
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** SD_HandleTypeDef hsd;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** UART_HandleTypeDef huart1;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  59:Core/Src/main.c **** void SystemClock_Config(void);
  60:Core/Src/main.c **** static void MX_GPIO_Init(void);
  61:Core/Src/main.c **** static void MX_SDIO_SD_Init(void);
  62:Core/Src/main.c **** static void MX_SPI1_Init(void);
  63:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  64:Core/Src/main.c **** static void MX_I2C1_Init(void);
  65:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  66:Core/Src/main.c **** // function prototype
  67:Core/Src/main.c **** static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
  68:Core/Src/main.c ****                               uint16_t len);
  69:Core/Src/main.c **** static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
  70:Core/Src/main.c ****                              uint16_t len);
  71:Core/Src/main.c **** static void platform_delay(uint32_t ms);
  72:Core/Src/main.c **** /* USER CODE END PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  75:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  76:Core/Src/main.c ****   int16_t temp;
  77:Core/Src/main.c **** //variable initialization
  78:Core/Src/main.c **** static int16_t data_raw_acceleration[3];
  79:Core/Src/main.c **** static int16_t data_raw_angular_rate[3];
  80:Core/Src/main.c **** static int16_t data_raw_temperature;
  81:Core/Src/main.c **** static float acceleration_mg[3];
  82:Core/Src/main.c **** static float angular_rate_mdps[3];
  83:Core/Src/main.c **** static float temperature_degC;
  84:Core/Src/main.c **** static uint8_t whoamI, rst;
  85:Core/Src/main.c **** /* USER CODE END 0 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /**
  88:Core/Src/main.c ****   * @brief  The application entry point.
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 3


  89:Core/Src/main.c ****   * @retval int
  90:Core/Src/main.c ****   */
  91:Core/Src/main.c **** int main(void)
  92:Core/Src/main.c **** {
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END 1 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 101:Core/Src/main.c ****   HAL_Init();
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END Init */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Configure the system clock */
 108:Core/Src/main.c ****   SystemClock_Config();
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END SysInit */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Initialize all configured peripherals */
 115:Core/Src/main.c ****   MX_GPIO_Init();
 116:Core/Src/main.c ****   MX_SDIO_SD_Init();
 117:Core/Src/main.c ****   MX_SPI1_Init();
 118:Core/Src/main.c ****   MX_USART1_UART_Init();
 119:Core/Src/main.c ****   MX_I2C1_Init();
 120:Core/Src/main.c ****   MX_FATFS_Init();
 121:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****    HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, GPIO_PIN_SET);
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****    // variable initialization for sensor access
 126:Core/Src/main.c ****   stmdev_ctx_t dev_ctx;
 127:Core/Src/main.c ****   dev_ctx.write_reg = platform_write;
 128:Core/Src/main.c ****   dev_ctx.read_reg = platform_read;
 129:Core/Src/main.c ****   dev_ctx.handle = &hspi1;
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* Wait sensor boot time */
 132:Core/Src/main.c ****   platform_delay(100);
 133:Core/Src/main.c ****   //set SPI as 3 wire communication
 134:Core/Src/main.c ****   lsm6dsm_spi_mode_set(&dev_ctx,LSM6DSM_SPI_3_WIRE);
 135:Core/Src/main.c ****   //set auto increment to read several register at same time
 136:Core/Src/main.c ****   lsm6dsm_auto_increment_set(&dev_ctx, 1);
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Check device ID */
 139:Core/Src/main.c ****   lsm6dsm_device_id_get(&dev_ctx, &whoamI);
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   if (whoamI != LSM6DSM_ID)
 142:Core/Src/main.c ****     while (1) {
 143:Core/Src/main.c ****       /* manage here device not found */
 144:Core/Src/main.c ****     }
 145:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 4


 146:Core/Src/main.c ****   /* Restore default configuration */
 147:Core/Src/main.c ****   // you should not call this function because it will give uncorrect output register value
 148:Core/Src/main.c ****   //lsm6dsm_reset_set(&dev_ctx, PROPERTY_ENABLE);
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   do {
 151:Core/Src/main.c ****     lsm6dsm_reset_get(&dev_ctx, &rst);
 152:Core/Src/main.c ****   } while (rst);
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /*  Enable Block Data Update */
 155:Core/Src/main.c ****   lsm6dsm_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 156:Core/Src/main.c ****   /* Set Output Data Rate for Acc and Gyro */
 157:Core/Src/main.c ****   lsm6dsm_xl_data_rate_set(&dev_ctx, LSM6DSM_XL_ODR_12Hz5);
 158:Core/Src/main.c ****   lsm6dsm_gy_data_rate_set(&dev_ctx, LSM6DSM_GY_ODR_12Hz5);
 159:Core/Src/main.c ****   /* Set full scale */
 160:Core/Src/main.c ****   lsm6dsm_xl_full_scale_set(&dev_ctx, LSM6DSM_2g);
 161:Core/Src/main.c ****   lsm6dsm_gy_full_scale_set(&dev_ctx, LSM6DSM_2000dps);
 162:Core/Src/main.c ****   /* Configure filtering chain(No aux interface)
 163:Core/Src/main.c ****    * Accelerometer - analog filter
 164:Core/Src/main.c ****    */
 165:Core/Src/main.c ****   lsm6dsm_xl_filter_analog_set(&dev_ctx, LSM6DSM_XL_ANA_BW_400Hz);
 166:Core/Src/main.c ****   /* Accelerometer - LPF1 path (LPF2 not used) */
 167:Core/Src/main.c ****   //lsm6dsm_xl_lp1_bandwidth_set(&dev_ctx, LSM6DSM_XL_LP1_ODR_DIV_4);
 168:Core/Src/main.c ****   /* Accelerometer - LPF1 + LPF2 path */
 169:Core/Src/main.c ****   lsm6dsm_xl_lp2_bandwidth_set(&dev_ctx,
 170:Core/Src/main.c ****                                LSM6DSM_XL_LOW_NOISE_LP_ODR_DIV_100);
 171:Core/Src/main.c ****   /* Accelerometer - High Pass / Slope path */
 172:Core/Src/main.c ****   //lsm6dsm_xl_reference_mode_set(&dev_ctx, PROPERTY_DISABLE);
 173:Core/Src/main.c ****   //lsm6dsm_xl_hp_bandwidth_set(&dev_ctx, LSM6DSM_XL_HP_ODR_DIV_100);
 174:Core/Src/main.c ****   /* Gyroscope - filtering chain */
 175:Core/Src/main.c ****   lsm6dsm_gy_band_pass_set(&dev_ctx, LSM6DSM_HP_260mHz_LP1_STRONG);
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* USER CODE END 2 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /* Infinite loop */
 180:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 181:Core/Src/main.c ****   while (1)
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****     // HAL_UART_Transmit(&huart1, (uint8_t*)"Hello World!\r\n", 14, 1000);
 184:Core/Src/main.c ****     // TEMPERATURE SENSOR INIT
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****     // if (HAL_I2C_IsDeviceReady(&hi2c1, 0x41 << 1, 2, 1000) == HAL_OK) {
 187:Core/Src/main.c ****     //   if (HAL_I2C_Master_Transmit(&hi2c1, 0x41 << 1, (uint8_t*)0xBC, 2, 1000) == HAL_OK) {
 188:Core/Src/main.c ****     //     uint8_t tempData[3];
 189:Core/Src/main.c ****     //     if (HAL_I2C_Master_Receive(&hi2c1, 0x41 << 1, &tempData, 3, 1000) == HAL_OK) {
 190:Core/Src/main.c ****     //       temp = (int16_t)((tempData[1] << 8) | tempData[0]);
 191:Core/Src/main.c ****     //       float tempFloat = ((float)temp/256.0f)+25.0f;
 192:Core/Src/main.c ****     //       printf("Temperature: %.3f\r\n", tempFloat);
 193:Core/Src/main.c ****     //     }
 194:Core/Src/main.c ****     //   }
 195:Core/Src/main.c ****     // }
 196:Core/Src/main.c ****     /* USER CODE END WHILE */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 199:Core/Src/main.c ****      lsm6dsm_reg_t reg;
 200:Core/Src/main.c **** 	    /* Read output only if new value is available */
 201:Core/Src/main.c **** 	    lsm6dsm_status_reg_get(&dev_ctx, &reg.status_reg);
 202:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 5


 203:Core/Src/main.c **** 	    // if (reg.status_reg.xlda) {
 204:Core/Src/main.c **** 	    //   /* Read acceleration field data */
 205:Core/Src/main.c **** 	    //   memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 206:Core/Src/main.c **** 	    //   lsm6dsm_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 207:Core/Src/main.c **** 	    //   acceleration_mg[0] =
 208:Core/Src/main.c **** 	    //     lsm6dsm_from_fs2g_to_mg(data_raw_acceleration[0]);
 209:Core/Src/main.c **** 	    //   acceleration_mg[1] =
 210:Core/Src/main.c **** 	    //     lsm6dsm_from_fs2g_to_mg(data_raw_acceleration[1]);
 211:Core/Src/main.c **** 	    //   acceleration_mg[2] =
 212:Core/Src/main.c **** 	    //     lsm6dsm_from_fs2g_to_mg(data_raw_acceleration[2]);
 213:Core/Src/main.c **** 	    //   printf("Acceleration [mg]:%4.2f\t%4.2f\t%4.2f\r\n",
 214:Core/Src/main.c **** 	    //           acceleration_mg[0], acceleration_mg[1], acceleration_mg[2]);
 215:Core/Src/main.c **** 	    // }
 216:Core/Src/main.c **** 
 217:Core/Src/main.c **** 	    if (reg.status_reg.gda) {
 218:Core/Src/main.c **** 	      /* Read angular rate field data */
 219:Core/Src/main.c **** 	      memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 220:Core/Src/main.c **** 	      lsm6dsm_angular_rate_raw_get(&dev_ctx, data_raw_angular_rate);
 221:Core/Src/main.c **** 	      angular_rate_mdps[0] =
 222:Core/Src/main.c **** 	        lsm6dsm_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 223:Core/Src/main.c **** 	      angular_rate_mdps[1] =
 224:Core/Src/main.c **** 	        lsm6dsm_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 225:Core/Src/main.c **** 	      angular_rate_mdps[2] =
 226:Core/Src/main.c **** 	        lsm6dsm_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 227:Core/Src/main.c **** 	      // printf("Angular rate [mdps]:%4.2f\t%4.2f\t%4.2f\r\n", angular_rate_mdps[0], angular_rate_
 228:Core/Src/main.c **** 	      printf("%4.2f,%4.2f,%4.2f\r\n", angular_rate_mdps[0], angular_rate_mdps[1], angular_rate_mdp
 229:Core/Src/main.c **** 	    }
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** 	    // if (reg.status_reg.tda) {
 232:Core/Src/main.c **** 	    //   /* Read temperature data */
 233:Core/Src/main.c **** 	    //   memset(&data_raw_temperature, 0x00, sizeof(int16_t));
 234:Core/Src/main.c **** 	    //   lsm6dsm_temperature_raw_get(&dev_ctx, &data_raw_temperature);
 235:Core/Src/main.c **** 	    //   temperature_degC = lsm6dsm_from_lsb_to_celsius(
 236:Core/Src/main.c **** 	    //                        data_raw_temperature);
 237:Core/Src/main.c **** 	    //   printf("Temperature [degC]:%6.2f\r\n",
 238:Core/Src/main.c **** 	    //           temperature_degC);
 239:Core/Src/main.c **** 	    // }
 240:Core/Src/main.c ****       platform_delay(100);
 241:Core/Src/main.c ****   }
 242:Core/Src/main.c ****   /* USER CODE END 3 */
 243:Core/Src/main.c **** }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /**
 246:Core/Src/main.c ****   * @brief System Clock Configuration
 247:Core/Src/main.c ****   * @retval None
 248:Core/Src/main.c ****   */
 249:Core/Src/main.c **** void SystemClock_Config(void)
 250:Core/Src/main.c **** {
 251:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 252:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 255:Core/Src/main.c ****   */
 256:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 257:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 6


 260:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 261:Core/Src/main.c ****   */
 262:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 263:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 264:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 265:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 266:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 267:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 268:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 269:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 270:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 271:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 272:Core/Src/main.c ****   {
 273:Core/Src/main.c ****     Error_Handler();
 274:Core/Src/main.c ****   }
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 277:Core/Src/main.c ****   */
 278:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 279:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 280:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 281:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 282:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 283:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 286:Core/Src/main.c ****   {
 287:Core/Src/main.c ****     Error_Handler();
 288:Core/Src/main.c ****   }
 289:Core/Src/main.c **** }
 290:Core/Src/main.c **** 
 291:Core/Src/main.c **** /**
 292:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 293:Core/Src/main.c ****   * @param None
 294:Core/Src/main.c ****   * @retval None
 295:Core/Src/main.c ****   */
 296:Core/Src/main.c **** static void MX_I2C1_Init(void)
 297:Core/Src/main.c **** {
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 306:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 307:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 308:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 309:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 130;
 310:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 311:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 312:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 313:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 314:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 315:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 316:Core/Src/main.c ****   {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 7


 317:Core/Src/main.c ****     Error_Handler();
 318:Core/Src/main.c ****   }
 319:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 320:Core/Src/main.c ****     if (HAL_I2C_IsDeviceReady(&hi2c1, 0x41 << 1, 2, 1000) != HAL_OK) {
 321:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, (uint8_t*)"Temperature not ready\r\n", 32, 1000);
 322:Core/Src/main.c ****     } else {
 323:Core/Src/main.c ****       HAL_I2C_Mem_Write(&hi2c1, 0x41 << 1, 0x04, 1, (uint8_t*)0x00, 1, 1000);
 324:Core/Src/main.c ****     }
 325:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c **** }
 328:Core/Src/main.c **** 
 329:Core/Src/main.c **** /**
 330:Core/Src/main.c ****   * @brief SDIO Initialization Function
 331:Core/Src/main.c ****   * @param None
 332:Core/Src/main.c ****   * @retval None
 333:Core/Src/main.c ****   */
 334:Core/Src/main.c **** static void MX_SDIO_SD_Init(void)
 335:Core/Src/main.c **** {
  28              		.loc 1 335 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE BEGIN SDIO_Init 0 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE END SDIO_Init 0 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE BEGIN SDIO_Init 1 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /* USER CODE END SDIO_Init 1 */
 344:Core/Src/main.c ****   hsd.Instance = SDIO;
  33              		.loc 1 344 3 view .LVU1
  34              		.loc 1 344 16 is_stmt 0 view .LVU2
  35 0000 054B     		ldr	r3, .L2
  36 0002 064A     		ldr	r2, .L2+4
  37 0004 1A60     		str	r2, [r3]
 345:Core/Src/main.c ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
  38              		.loc 1 345 3 is_stmt 1 view .LVU3
  39              		.loc 1 345 22 is_stmt 0 view .LVU4
  40 0006 0022     		movs	r2, #0
  41 0008 5A60     		str	r2, [r3, #4]
 346:Core/Src/main.c ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
  42              		.loc 1 346 3 is_stmt 1 view .LVU5
  43              		.loc 1 346 24 is_stmt 0 view .LVU6
  44 000a 9A60     		str	r2, [r3, #8]
 347:Core/Src/main.c ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
  45              		.loc 1 347 3 is_stmt 1 view .LVU7
  46              		.loc 1 347 27 is_stmt 0 view .LVU8
  47 000c DA60     		str	r2, [r3, #12]
 348:Core/Src/main.c ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
  48              		.loc 1 348 3 is_stmt 1 view .LVU9
  49              		.loc 1 348 20 is_stmt 0 view .LVU10
  50 000e 1A61     		str	r2, [r3, #16]
 349:Core/Src/main.c ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
  51              		.loc 1 349 3 is_stmt 1 view .LVU11
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 8


  52              		.loc 1 349 32 is_stmt 0 view .LVU12
  53 0010 5A61     		str	r2, [r3, #20]
 350:Core/Src/main.c ****   hsd.Init.ClockDiv = 0;
  54              		.loc 1 350 3 is_stmt 1 view .LVU13
  55              		.loc 1 350 21 is_stmt 0 view .LVU14
  56 0012 9A61     		str	r2, [r3, #24]
 351:Core/Src/main.c ****   /* USER CODE BEGIN SDIO_Init 2 */
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /* USER CODE END SDIO_Init 2 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c **** }
  57              		.loc 1 355 1 view .LVU15
  58 0014 7047     		bx	lr
  59              	.L3:
  60 0016 00BF     		.align	2
  61              	.L2:
  62 0018 00000000 		.word	hsd
  63 001c 002C0140 		.word	1073818624
  64              		.cfi_endproc
  65              	.LFE137:
  67              		.section	.text.platform_write,"ax",%progbits
  68              		.align	1
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	platform_write:
  74              	.LVL0:
  75              	.LFB142:
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** /**
 358:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 359:Core/Src/main.c ****   * @param None
 360:Core/Src/main.c ****   * @retval None
 361:Core/Src/main.c ****   */
 362:Core/Src/main.c **** static void MX_SPI1_Init(void)
 363:Core/Src/main.c **** {
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 372:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 373:Core/Src/main.c ****   hspi1.Instance = SPI1;
 374:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 375:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 376:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 377:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 378:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 379:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 380:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 381:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 382:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 383:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 384:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 9


 385:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 386:Core/Src/main.c ****   {
 387:Core/Src/main.c ****     Error_Handler();
 388:Core/Src/main.c ****   }
 389:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c **** }
 394:Core/Src/main.c **** 
 395:Core/Src/main.c **** /**
 396:Core/Src/main.c ****   * @brief USART1 Initialization Function
 397:Core/Src/main.c ****   * @param None
 398:Core/Src/main.c ****   * @retval None
 399:Core/Src/main.c ****   */
 400:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 401:Core/Src/main.c **** {
 402:Core/Src/main.c **** 
 403:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 410:Core/Src/main.c ****   huart1.Instance = USART1;
 411:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 412:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 413:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 414:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 415:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 416:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 417:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 418:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 419:Core/Src/main.c ****   {
 420:Core/Src/main.c ****     Error_Handler();
 421:Core/Src/main.c ****   }
 422:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c **** }
 427:Core/Src/main.c **** 
 428:Core/Src/main.c **** /**
 429:Core/Src/main.c ****   * @brief GPIO Initialization Function
 430:Core/Src/main.c ****   * @param None
 431:Core/Src/main.c ****   * @retval None
 432:Core/Src/main.c ****   */
 433:Core/Src/main.c **** static void MX_GPIO_Init(void)
 434:Core/Src/main.c **** {
 435:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 436:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 437:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 440:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 441:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 10


 442:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 443:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 444:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 445:Core/Src/main.c **** 
 446:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 447:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, PARACHUTE_Pin|MOTOR_X_Pin|MOTOR_Y_Pin|RF_RESET_Pin, GPIO_PIN_RESET);
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 450:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, CS_PRESSURE_Pin|CS_GYRO_Pin|CS_WIRELESS_Pin, GPIO_PIN_RESET);
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /*Configure GPIO pins : PARACHUTE_Pin MOTOR_X_Pin MOTOR_Y_Pin RF_RESET_Pin */
 453:Core/Src/main.c ****   GPIO_InitStruct.Pin = PARACHUTE_Pin|MOTOR_X_Pin|MOTOR_Y_Pin|RF_RESET_Pin;
 454:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 455:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 456:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 457:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   /*Configure GPIO pins : IMU_INT_Pin PRESSURE_INT_Pin */
 460:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU_INT_Pin|PRESSURE_INT_Pin;
 461:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 462:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 463:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 464:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 465:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /*Configure GPIO pin : SD_CD_Pin */
 468:Core/Src/main.c ****   GPIO_InitStruct.Pin = SD_CD_Pin;
 469:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 470:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 471:Core/Src/main.c ****   HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 472:Core/Src/main.c **** 
 473:Core/Src/main.c ****   /*Configure GPIO pins : CS_PRESSURE_Pin CS_GYRO_Pin CS_WIRELESS_Pin */
 474:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_PRESSURE_Pin|CS_GYRO_Pin|CS_WIRELESS_Pin;
 475:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 476:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 477:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 478:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /*Configure GPIO pins : PC4 ANTENNA_IRQ_Pin */
 481:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_4|ANTENNA_IRQ_Pin;
 482:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 483:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 484:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 485:Core/Src/main.c **** 
 486:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 487:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 488:Core/Src/main.c **** }
 489:Core/Src/main.c **** 
 490:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 491:Core/Src/main.c **** 
 492:Core/Src/main.c **** int _write(int fd, char* ptr, int len) {
 493:Core/Src/main.c **** 	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 0xffffff);
 494:Core/Src/main.c **** 	return len;
 495:Core/Src/main.c **** }
 496:Core/Src/main.c **** 
 497:Core/Src/main.c **** 
 498:Core/Src/main.c **** /*
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 11


 499:Core/Src/main.c ****  * @brief  Write generic device register (platform dependent)
 500:Core/Src/main.c ****  *
 501:Core/Src/main.c ****  * @param  handle    customizable argument. In this examples is used in
 502:Core/Src/main.c ****  *                   order to select the correct sensor bus handler.
 503:Core/Src/main.c ****  * @param  reg       register to write
 504:Core/Src/main.c ****  * @param  bufp      pointer to data to write in register reg
 505:Core/Src/main.c ****  * @param  len       number of consecutive register to write
 506:Core/Src/main.c ****  *
 507:Core/Src/main.c ****  */
 508:Core/Src/main.c **** static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
 509:Core/Src/main.c ****                               uint16_t len)
 510:Core/Src/main.c **** {
  76              		.loc 1 510 1 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 8
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		.loc 1 510 1 is_stmt 0 view .LVU17
  81 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  82              		.cfi_def_cfa_offset 20
  83              		.cfi_offset 4, -20
  84              		.cfi_offset 5, -16
  85              		.cfi_offset 6, -12
  86              		.cfi_offset 7, -8
  87              		.cfi_offset 14, -4
  88 0002 83B0     		sub	sp, sp, #12
  89              		.cfi_def_cfa_offset 32
  90 0004 0446     		mov	r4, r0
  91 0006 1546     		mov	r5, r2
  92 0008 1E46     		mov	r6, r3
  93 000a 8DF80710 		strb	r1, [sp, #7]
 511:Core/Src/main.c **** 	  HAL_GPIO_WritePin(GPIOA, CS_GYRO_Pin, GPIO_PIN_RESET);
  94              		.loc 1 511 4 is_stmt 1 view .LVU18
  95 000e 0E4F     		ldr	r7, .L6
  96 0010 0022     		movs	r2, #0
  97              	.LVL1:
  98              		.loc 1 511 4 is_stmt 0 view .LVU19
  99 0012 0821     		movs	r1, #8
 100              	.LVL2:
 101              		.loc 1 511 4 view .LVU20
 102 0014 3846     		mov	r0, r7
 103              	.LVL3:
 104              		.loc 1 511 4 view .LVU21
 105 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 106              	.LVL4:
 512:Core/Src/main.c **** 	  HAL_SPI_Transmit(handle, &reg, 1, 1000);
 107              		.loc 1 512 4 is_stmt 1 view .LVU22
 108 001a 4FF47A73 		mov	r3, #1000
 109 001e 0122     		movs	r2, #1
 110 0020 0DF10701 		add	r1, sp, #7
 111 0024 2046     		mov	r0, r4
 112 0026 FFF7FEFF 		bl	HAL_SPI_Transmit
 113              	.LVL5:
 513:Core/Src/main.c **** 	  HAL_SPI_Transmit(handle, (uint8_t*) bufp, len, 1000);
 114              		.loc 1 513 4 view .LVU23
 115 002a 4FF47A73 		mov	r3, #1000
 116 002e 3246     		mov	r2, r6
 117 0030 2946     		mov	r1, r5
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 12


 118 0032 2046     		mov	r0, r4
 119 0034 FFF7FEFF 		bl	HAL_SPI_Transmit
 120              	.LVL6:
 514:Core/Src/main.c **** 	  HAL_GPIO_WritePin(GPIOA, CS_GYRO_Pin, GPIO_PIN_SET);
 121              		.loc 1 514 4 view .LVU24
 122 0038 0122     		movs	r2, #1
 123 003a 0821     		movs	r1, #8
 124 003c 3846     		mov	r0, r7
 125 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
 126              	.LVL7:
 515:Core/Src/main.c ****   return 0;
 127              		.loc 1 515 3 view .LVU25
 516:Core/Src/main.c **** }
 128              		.loc 1 516 1 is_stmt 0 view .LVU26
 129 0042 0020     		movs	r0, #0
 130 0044 03B0     		add	sp, sp, #12
 131              		.cfi_def_cfa_offset 20
 132              		@ sp needed
 133 0046 F0BD     		pop	{r4, r5, r6, r7, pc}
 134              	.LVL8:
 135              	.L7:
 136              		.loc 1 516 1 view .LVU27
 137              		.align	2
 138              	.L6:
 139 0048 00000240 		.word	1073872896
 140              		.cfi_endproc
 141              	.LFE142:
 143              		.section	.text.platform_read,"ax",%progbits
 144              		.align	1
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 149              	platform_read:
 150              	.LVL9:
 151              	.LFB143:
 517:Core/Src/main.c **** 
 518:Core/Src/main.c **** /*
 519:Core/Src/main.c ****  * @brief  Read generic device register (platform dependent)
 520:Core/Src/main.c ****  *
 521:Core/Src/main.c ****  * @param  handle    customizable argument. In this examples is used in
 522:Core/Src/main.c ****  *                   order to select the correct sensor bus handler.
 523:Core/Src/main.c ****  * @param  reg       register to read
 524:Core/Src/main.c ****  * @param  bufp      pointer to buffer that store the data read
 525:Core/Src/main.c ****  * @param  len       number of consecutive register to read
 526:Core/Src/main.c ****  *
 527:Core/Src/main.c ****  */
 528:Core/Src/main.c **** static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
 529:Core/Src/main.c ****                              uint16_t len)
 530:Core/Src/main.c **** {
 152              		.loc 1 530 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 8
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		.loc 1 530 1 is_stmt 0 view .LVU29
 157 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 158              		.cfi_def_cfa_offset 20
 159              		.cfi_offset 4, -20
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 13


 160              		.cfi_offset 5, -16
 161              		.cfi_offset 6, -12
 162              		.cfi_offset 7, -8
 163              		.cfi_offset 14, -4
 164 0002 83B0     		sub	sp, sp, #12
 165              		.cfi_def_cfa_offset 32
 166 0004 0446     		mov	r4, r0
 167 0006 1546     		mov	r5, r2
 168 0008 1E46     		mov	r6, r3
 169 000a 8DF80710 		strb	r1, [sp, #7]
 531:Core/Src/main.c **** 	  reg |= 0x80;
 170              		.loc 1 531 4 is_stmt 1 view .LVU30
 171              		.loc 1 531 8 is_stmt 0 view .LVU31
 172 000e CBB2     		uxtb	r3, r1
 173              	.LVL10:
 174              		.loc 1 531 8 view .LVU32
 175 0010 63F07F03 		orn	r3, r3, #127
 176 0014 8DF80730 		strb	r3, [sp, #7]
 532:Core/Src/main.c **** 	  HAL_GPIO_WritePin(GPIOA, CS_GYRO_Pin, GPIO_PIN_RESET);
 177              		.loc 1 532 4 is_stmt 1 view .LVU33
 178 0018 0E4F     		ldr	r7, .L10
 179 001a 0022     		movs	r2, #0
 180              	.LVL11:
 181              		.loc 1 532 4 is_stmt 0 view .LVU34
 182 001c 0821     		movs	r1, #8
 183              	.LVL12:
 184              		.loc 1 532 4 view .LVU35
 185 001e 3846     		mov	r0, r7
 186              	.LVL13:
 187              		.loc 1 532 4 view .LVU36
 188 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 189              	.LVL14:
 533:Core/Src/main.c **** 	  HAL_SPI_Transmit(handle, &reg, 1, 1000);
 190              		.loc 1 533 4 is_stmt 1 view .LVU37
 191 0024 4FF47A73 		mov	r3, #1000
 192 0028 0122     		movs	r2, #1
 193 002a 0DF10701 		add	r1, sp, #7
 194 002e 2046     		mov	r0, r4
 195 0030 FFF7FEFF 		bl	HAL_SPI_Transmit
 196              	.LVL15:
 534:Core/Src/main.c **** 	  HAL_SPI_Receive(handle, bufp, len, 1000);
 197              		.loc 1 534 4 view .LVU38
 198 0034 4FF47A73 		mov	r3, #1000
 199 0038 3246     		mov	r2, r6
 200 003a 2946     		mov	r1, r5
 201 003c 2046     		mov	r0, r4
 202 003e FFF7FEFF 		bl	HAL_SPI_Receive
 203              	.LVL16:
 535:Core/Src/main.c **** 	  HAL_GPIO_WritePin(GPIOA, CS_GYRO_Pin, GPIO_PIN_SET);
 204              		.loc 1 535 4 view .LVU39
 205 0042 0122     		movs	r2, #1
 206 0044 0821     		movs	r1, #8
 207 0046 3846     		mov	r0, r7
 208 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
 209              	.LVL17:
 536:Core/Src/main.c ****   return 0;
 210              		.loc 1 536 3 view .LVU40
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 14


 537:Core/Src/main.c **** }
 211              		.loc 1 537 1 is_stmt 0 view .LVU41
 212 004c 0020     		movs	r0, #0
 213 004e 03B0     		add	sp, sp, #12
 214              		.cfi_def_cfa_offset 20
 215              		@ sp needed
 216 0050 F0BD     		pop	{r4, r5, r6, r7, pc}
 217              	.LVL18:
 218              	.L11:
 219              		.loc 1 537 1 view .LVU42
 220 0052 00BF     		.align	2
 221              	.L10:
 222 0054 00000240 		.word	1073872896
 223              		.cfi_endproc
 224              	.LFE143:
 226              		.section	.text.MX_GPIO_Init,"ax",%progbits
 227              		.align	1
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 232              	MX_GPIO_Init:
 233              	.LFB140:
 434:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 234              		.loc 1 434 1 is_stmt 1 view -0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 40
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 239              		.cfi_def_cfa_offset 24
 240              		.cfi_offset 4, -24
 241              		.cfi_offset 5, -20
 242              		.cfi_offset 6, -16
 243              		.cfi_offset 7, -12
 244              		.cfi_offset 8, -8
 245              		.cfi_offset 14, -4
 246 0004 8AB0     		sub	sp, sp, #40
 247              		.cfi_def_cfa_offset 64
 435:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 248              		.loc 1 435 3 view .LVU44
 435:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 249              		.loc 1 435 20 is_stmt 0 view .LVU45
 250 0006 0024     		movs	r4, #0
 251 0008 0594     		str	r4, [sp, #20]
 252 000a 0694     		str	r4, [sp, #24]
 253 000c 0794     		str	r4, [sp, #28]
 254 000e 0894     		str	r4, [sp, #32]
 255 0010 0994     		str	r4, [sp, #36]
 440:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 256              		.loc 1 440 3 is_stmt 1 view .LVU46
 257              	.LBB4:
 440:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 258              		.loc 1 440 3 view .LVU47
 259 0012 0094     		str	r4, [sp]
 440:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 260              		.loc 1 440 3 view .LVU48
 261 0014 384B     		ldr	r3, .L14
 262 0016 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 15


 263 0018 42F08002 		orr	r2, r2, #128
 264 001c 1A63     		str	r2, [r3, #48]
 440:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 265              		.loc 1 440 3 view .LVU49
 266 001e 1A6B     		ldr	r2, [r3, #48]
 267 0020 02F08002 		and	r2, r2, #128
 268 0024 0092     		str	r2, [sp]
 440:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 269              		.loc 1 440 3 view .LVU50
 270 0026 009A     		ldr	r2, [sp]
 271              	.LBE4:
 440:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 272              		.loc 1 440 3 view .LVU51
 441:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 273              		.loc 1 441 3 view .LVU52
 274              	.LBB5:
 441:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 275              		.loc 1 441 3 view .LVU53
 276 0028 0194     		str	r4, [sp, #4]
 441:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 277              		.loc 1 441 3 view .LVU54
 278 002a 1A6B     		ldr	r2, [r3, #48]
 279 002c 42F00402 		orr	r2, r2, #4
 280 0030 1A63     		str	r2, [r3, #48]
 441:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 281              		.loc 1 441 3 view .LVU55
 282 0032 1A6B     		ldr	r2, [r3, #48]
 283 0034 02F00402 		and	r2, r2, #4
 284 0038 0192     		str	r2, [sp, #4]
 441:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 285              		.loc 1 441 3 view .LVU56
 286 003a 019A     		ldr	r2, [sp, #4]
 287              	.LBE5:
 441:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 288              		.loc 1 441 3 view .LVU57
 442:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 289              		.loc 1 442 3 view .LVU58
 290              	.LBB6:
 442:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 291              		.loc 1 442 3 view .LVU59
 292 003c 0294     		str	r4, [sp, #8]
 442:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 293              		.loc 1 442 3 view .LVU60
 294 003e 1A6B     		ldr	r2, [r3, #48]
 295 0040 42F00102 		orr	r2, r2, #1
 296 0044 1A63     		str	r2, [r3, #48]
 442:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 297              		.loc 1 442 3 view .LVU61
 298 0046 1A6B     		ldr	r2, [r3, #48]
 299 0048 02F00102 		and	r2, r2, #1
 300 004c 0292     		str	r2, [sp, #8]
 442:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 301              		.loc 1 442 3 view .LVU62
 302 004e 029A     		ldr	r2, [sp, #8]
 303              	.LBE6:
 442:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 304              		.loc 1 442 3 view .LVU63
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 16


 443:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 305              		.loc 1 443 3 view .LVU64
 306              	.LBB7:
 443:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 307              		.loc 1 443 3 view .LVU65
 308 0050 0394     		str	r4, [sp, #12]
 443:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 309              		.loc 1 443 3 view .LVU66
 310 0052 1A6B     		ldr	r2, [r3, #48]
 311 0054 42F00802 		orr	r2, r2, #8
 312 0058 1A63     		str	r2, [r3, #48]
 443:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 313              		.loc 1 443 3 view .LVU67
 314 005a 1A6B     		ldr	r2, [r3, #48]
 315 005c 02F00802 		and	r2, r2, #8
 316 0060 0392     		str	r2, [sp, #12]
 443:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 317              		.loc 1 443 3 view .LVU68
 318 0062 039A     		ldr	r2, [sp, #12]
 319              	.LBE7:
 443:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 320              		.loc 1 443 3 view .LVU69
 444:Core/Src/main.c **** 
 321              		.loc 1 444 3 view .LVU70
 322              	.LBB8:
 444:Core/Src/main.c **** 
 323              		.loc 1 444 3 view .LVU71
 324 0064 0494     		str	r4, [sp, #16]
 444:Core/Src/main.c **** 
 325              		.loc 1 444 3 view .LVU72
 326 0066 1A6B     		ldr	r2, [r3, #48]
 327 0068 42F00202 		orr	r2, r2, #2
 328 006c 1A63     		str	r2, [r3, #48]
 444:Core/Src/main.c **** 
 329              		.loc 1 444 3 view .LVU73
 330 006e 1B6B     		ldr	r3, [r3, #48]
 331 0070 03F00203 		and	r3, r3, #2
 332 0074 0493     		str	r3, [sp, #16]
 444:Core/Src/main.c **** 
 333              		.loc 1 444 3 view .LVU74
 334 0076 049B     		ldr	r3, [sp, #16]
 335              	.LBE8:
 444:Core/Src/main.c **** 
 336              		.loc 1 444 3 view .LVU75
 447:Core/Src/main.c **** 
 337              		.loc 1 447 3 view .LVU76
 338 0078 204D     		ldr	r5, .L14+4
 339 007a 2246     		mov	r2, r4
 340 007c 8721     		movs	r1, #135
 341 007e 2846     		mov	r0, r5
 342 0080 FFF7FEFF 		bl	HAL_GPIO_WritePin
 343              	.LVL19:
 450:Core/Src/main.c **** 
 344              		.loc 1 450 3 view .LVU77
 345 0084 1E4E     		ldr	r6, .L14+8
 346 0086 2246     		mov	r2, r4
 347 0088 1C21     		movs	r1, #28
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 17


 348 008a 3046     		mov	r0, r6
 349 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 350              	.LVL20:
 453:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 351              		.loc 1 453 3 view .LVU78
 453:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 352              		.loc 1 453 23 is_stmt 0 view .LVU79
 353 0090 8723     		movs	r3, #135
 354 0092 0593     		str	r3, [sp, #20]
 454:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 355              		.loc 1 454 3 is_stmt 1 view .LVU80
 454:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 356              		.loc 1 454 24 is_stmt 0 view .LVU81
 357 0094 0127     		movs	r7, #1
 358 0096 0697     		str	r7, [sp, #24]
 455:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 359              		.loc 1 455 3 is_stmt 1 view .LVU82
 455:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 360              		.loc 1 455 24 is_stmt 0 view .LVU83
 361 0098 0794     		str	r4, [sp, #28]
 456:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 362              		.loc 1 456 3 is_stmt 1 view .LVU84
 456:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 363              		.loc 1 456 25 is_stmt 0 view .LVU85
 364 009a 0894     		str	r4, [sp, #32]
 457:Core/Src/main.c **** 
 365              		.loc 1 457 3 is_stmt 1 view .LVU86
 366 009c 05A9     		add	r1, sp, #20
 367 009e 2846     		mov	r0, r5
 368 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 369              	.LVL21:
 460:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 370              		.loc 1 460 3 view .LVU87
 460:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 371              		.loc 1 460 23 is_stmt 0 view .LVU88
 372 00a4 4823     		movs	r3, #72
 373 00a6 0593     		str	r3, [sp, #20]
 461:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 374              		.loc 1 461 3 is_stmt 1 view .LVU89
 461:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 375              		.loc 1 461 24 is_stmt 0 view .LVU90
 376 00a8 4FF00208 		mov	r8, #2
 377 00ac CDF81880 		str	r8, [sp, #24]
 462:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 378              		.loc 1 462 3 is_stmt 1 view .LVU91
 462:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 379              		.loc 1 462 24 is_stmt 0 view .LVU92
 380 00b0 0794     		str	r4, [sp, #28]
 463:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 381              		.loc 1 463 3 is_stmt 1 view .LVU93
 463:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 382              		.loc 1 463 25 is_stmt 0 view .LVU94
 383 00b2 0894     		str	r4, [sp, #32]
 464:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 384              		.loc 1 464 3 is_stmt 1 view .LVU95
 464:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 385              		.loc 1 464 29 is_stmt 0 view .LVU96
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 18


 386 00b4 0F23     		movs	r3, #15
 387 00b6 0993     		str	r3, [sp, #36]
 465:Core/Src/main.c **** 
 388              		.loc 1 465 3 is_stmt 1 view .LVU97
 389 00b8 05A9     		add	r1, sp, #20
 390 00ba 2846     		mov	r0, r5
 391 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 392              	.LVL22:
 468:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 393              		.loc 1 468 3 view .LVU98
 468:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 394              		.loc 1 468 23 is_stmt 0 view .LVU99
 395 00c0 CDF81480 		str	r8, [sp, #20]
 469:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 396              		.loc 1 469 3 is_stmt 1 view .LVU100
 469:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 397              		.loc 1 469 24 is_stmt 0 view .LVU101
 398 00c4 0694     		str	r4, [sp, #24]
 470:Core/Src/main.c ****   HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 399              		.loc 1 470 3 is_stmt 1 view .LVU102
 470:Core/Src/main.c ****   HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 400              		.loc 1 470 24 is_stmt 0 view .LVU103
 401 00c6 0794     		str	r4, [sp, #28]
 471:Core/Src/main.c **** 
 402              		.loc 1 471 3 is_stmt 1 view .LVU104
 403 00c8 05A9     		add	r1, sp, #20
 404 00ca 3046     		mov	r0, r6
 405 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 406              	.LVL23:
 474:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 407              		.loc 1 474 3 view .LVU105
 474:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 408              		.loc 1 474 23 is_stmt 0 view .LVU106
 409 00d0 1C23     		movs	r3, #28
 410 00d2 0593     		str	r3, [sp, #20]
 475:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 411              		.loc 1 475 3 is_stmt 1 view .LVU107
 475:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 412              		.loc 1 475 24 is_stmt 0 view .LVU108
 413 00d4 0697     		str	r7, [sp, #24]
 476:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 414              		.loc 1 476 3 is_stmt 1 view .LVU109
 476:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 415              		.loc 1 476 24 is_stmt 0 view .LVU110
 416 00d6 0794     		str	r4, [sp, #28]
 477:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 417              		.loc 1 477 3 is_stmt 1 view .LVU111
 477:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 418              		.loc 1 477 25 is_stmt 0 view .LVU112
 419 00d8 0894     		str	r4, [sp, #32]
 478:Core/Src/main.c **** 
 420              		.loc 1 478 3 is_stmt 1 view .LVU113
 421 00da 05A9     		add	r1, sp, #20
 422 00dc 3046     		mov	r0, r6
 423 00de FFF7FEFF 		bl	HAL_GPIO_Init
 424              	.LVL24:
 481:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 19


 425              		.loc 1 481 3 view .LVU114
 481:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 426              		.loc 1 481 23 is_stmt 0 view .LVU115
 427 00e2 3023     		movs	r3, #48
 428 00e4 0593     		str	r3, [sp, #20]
 482:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 429              		.loc 1 482 3 is_stmt 1 view .LVU116
 482:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 430              		.loc 1 482 24 is_stmt 0 view .LVU117
 431 00e6 0694     		str	r4, [sp, #24]
 483:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 432              		.loc 1 483 3 is_stmt 1 view .LVU118
 483:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 433              		.loc 1 483 24 is_stmt 0 view .LVU119
 434 00e8 0794     		str	r4, [sp, #28]
 484:Core/Src/main.c **** 
 435              		.loc 1 484 3 is_stmt 1 view .LVU120
 436 00ea 05A9     		add	r1, sp, #20
 437 00ec 2846     		mov	r0, r5
 438 00ee FFF7FEFF 		bl	HAL_GPIO_Init
 439              	.LVL25:
 488:Core/Src/main.c **** 
 440              		.loc 1 488 1 is_stmt 0 view .LVU121
 441 00f2 0AB0     		add	sp, sp, #40
 442              		.cfi_def_cfa_offset 24
 443              		@ sp needed
 444 00f4 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 445              	.L15:
 446              		.align	2
 447              	.L14:
 448 00f8 00380240 		.word	1073887232
 449 00fc 00080240 		.word	1073874944
 450 0100 00000240 		.word	1073872896
 451              		.cfi_endproc
 452              	.LFE140:
 454              		.section	.text.platform_delay,"ax",%progbits
 455              		.align	1
 456              		.syntax unified
 457              		.thumb
 458              		.thumb_func
 460              	platform_delay:
 461              	.LVL26:
 462              	.LFB144:
 538:Core/Src/main.c **** 
 539:Core/Src/main.c **** /*
 540:Core/Src/main.c ****  * @brief  platform specific delay (platform dependent)
 541:Core/Src/main.c ****  *
 542:Core/Src/main.c ****  * @param  ms        delay in ms
 543:Core/Src/main.c ****  *
 544:Core/Src/main.c ****  */
 545:Core/Src/main.c **** static void platform_delay(uint32_t ms)
 546:Core/Src/main.c **** {
 463              		.loc 1 546 1 is_stmt 1 view -0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 0
 466              		@ frame_needed = 0, uses_anonymous_args = 0
 467              		.loc 1 546 1 is_stmt 0 view .LVU123
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 20


 468 0000 08B5     		push	{r3, lr}
 469              		.cfi_def_cfa_offset 8
 470              		.cfi_offset 3, -8
 471              		.cfi_offset 14, -4
 547:Core/Src/main.c ****   HAL_Delay(ms);
 472              		.loc 1 547 3 is_stmt 1 view .LVU124
 473 0002 FFF7FEFF 		bl	HAL_Delay
 474              	.LVL27:
 548:Core/Src/main.c **** }
 475              		.loc 1 548 1 is_stmt 0 view .LVU125
 476 0006 08BD     		pop	{r3, pc}
 477              		.cfi_endproc
 478              	.LFE144:
 480              		.section	.text._write,"ax",%progbits
 481              		.align	1
 482              		.global	_write
 483              		.syntax unified
 484              		.thumb
 485              		.thumb_func
 487              	_write:
 488              	.LVL28:
 489              	.LFB141:
 492:Core/Src/main.c **** 	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 0xffffff);
 490              		.loc 1 492 40 is_stmt 1 view -0
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 0
 493              		@ frame_needed = 0, uses_anonymous_args = 0
 492:Core/Src/main.c **** 	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 0xffffff);
 494              		.loc 1 492 40 is_stmt 0 view .LVU127
 495 0000 10B5     		push	{r4, lr}
 496              		.cfi_def_cfa_offset 8
 497              		.cfi_offset 4, -8
 498              		.cfi_offset 14, -4
 499 0002 1446     		mov	r4, r2
 493:Core/Src/main.c **** 	return len;
 500              		.loc 1 493 2 is_stmt 1 view .LVU128
 501 0004 6FF07F43 		mvn	r3, #-16777216
 502 0008 92B2     		uxth	r2, r2
 503              	.LVL29:
 493:Core/Src/main.c **** 	return len;
 504              		.loc 1 493 2 is_stmt 0 view .LVU129
 505 000a 0248     		ldr	r0, .L20
 506              	.LVL30:
 493:Core/Src/main.c **** 	return len;
 507              		.loc 1 493 2 view .LVU130
 508 000c FFF7FEFF 		bl	HAL_UART_Transmit
 509              	.LVL31:
 494:Core/Src/main.c **** }
 510              		.loc 1 494 2 is_stmt 1 view .LVU131
 495:Core/Src/main.c **** 
 511              		.loc 1 495 1 is_stmt 0 view .LVU132
 512 0010 2046     		mov	r0, r4
 513 0012 10BD     		pop	{r4, pc}
 514              	.LVL32:
 515              	.L21:
 495:Core/Src/main.c **** 
 516              		.loc 1 495 1 view .LVU133
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 21


 517              		.align	2
 518              	.L20:
 519 0014 00000000 		.word	huart1
 520              		.cfi_endproc
 521              	.LFE141:
 523              		.section	.text.Error_Handler,"ax",%progbits
 524              		.align	1
 525              		.global	Error_Handler
 526              		.syntax unified
 527              		.thumb
 528              		.thumb_func
 530              	Error_Handler:
 531              	.LFB145:
 549:Core/Src/main.c **** 
 550:Core/Src/main.c **** 
 551:Core/Src/main.c **** /* USER CODE END 4 */
 552:Core/Src/main.c **** 
 553:Core/Src/main.c **** /**
 554:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 555:Core/Src/main.c ****   * @retval None
 556:Core/Src/main.c ****   */
 557:Core/Src/main.c **** void Error_Handler(void)
 558:Core/Src/main.c **** {
 532              		.loc 1 558 1 is_stmt 1 view -0
 533              		.cfi_startproc
 534              		@ Volatile: function does not return.
 535              		@ args = 0, pretend = 0, frame = 0
 536              		@ frame_needed = 0, uses_anonymous_args = 0
 537              		@ link register save eliminated.
 559:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 560:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 561:Core/Src/main.c ****   __disable_irq();
 538              		.loc 1 561 3 view .LVU135
 539              	.LBB9:
 540              	.LBI9:
 541              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 22


  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 23


  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 24


 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 25


 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 26


 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 27


 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 28


 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 29


 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 30


 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 31


 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 32


 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 33


 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 34


 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 35


 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 36


 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 37


 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 38


 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 542              		.loc 2 960 27 view .LVU136
 543              	.LBB10:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 544              		.loc 2 962 3 view .LVU137
 545              		.syntax unified
 546              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 547 0000 72B6     		cpsid i
 548              	@ 0 "" 2
 549              		.thumb
 550              		.syntax unified
 551              	.L23:
 552              	.LBE10:
 553              	.LBE9:
 562:Core/Src/main.c ****   while (1)
 554              		.loc 1 562 3 view .LVU138
 563:Core/Src/main.c ****   {
 564:Core/Src/main.c ****   }
 555              		.loc 1 564 3 view .LVU139
 562:Core/Src/main.c ****   while (1)
 556              		.loc 1 562 9 view .LVU140
 557 0002 FEE7     		b	.L23
 558              		.cfi_endproc
 559              	.LFE145:
 561              		.section	.text.MX_SPI1_Init,"ax",%progbits
 562              		.align	1
 563              		.syntax unified
 564              		.thumb
 565              		.thumb_func
 567              	MX_SPI1_Init:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 39


 568              	.LFB138:
 363:Core/Src/main.c **** 
 569              		.loc 1 363 1 view -0
 570              		.cfi_startproc
 571              		@ args = 0, pretend = 0, frame = 0
 572              		@ frame_needed = 0, uses_anonymous_args = 0
 573 0000 08B5     		push	{r3, lr}
 574              		.cfi_def_cfa_offset 8
 575              		.cfi_offset 3, -8
 576              		.cfi_offset 14, -4
 373:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 577              		.loc 1 373 3 view .LVU142
 373:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 578              		.loc 1 373 18 is_stmt 0 view .LVU143
 579 0002 0D48     		ldr	r0, .L28
 580 0004 0D4B     		ldr	r3, .L28+4
 581 0006 0360     		str	r3, [r0]
 374:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 582              		.loc 1 374 3 is_stmt 1 view .LVU144
 374:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 583              		.loc 1 374 19 is_stmt 0 view .LVU145
 584 0008 4FF48273 		mov	r3, #260
 585 000c 4360     		str	r3, [r0, #4]
 375:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 586              		.loc 1 375 3 is_stmt 1 view .LVU146
 375:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 587              		.loc 1 375 24 is_stmt 0 view .LVU147
 588 000e 0023     		movs	r3, #0
 589 0010 8360     		str	r3, [r0, #8]
 376:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 590              		.loc 1 376 3 is_stmt 1 view .LVU148
 376:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 591              		.loc 1 376 23 is_stmt 0 view .LVU149
 592 0012 C360     		str	r3, [r0, #12]
 377:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 593              		.loc 1 377 3 is_stmt 1 view .LVU150
 377:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 594              		.loc 1 377 26 is_stmt 0 view .LVU151
 595 0014 0361     		str	r3, [r0, #16]
 378:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 596              		.loc 1 378 3 is_stmt 1 view .LVU152
 378:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 597              		.loc 1 378 23 is_stmt 0 view .LVU153
 598 0016 4361     		str	r3, [r0, #20]
 379:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 599              		.loc 1 379 3 is_stmt 1 view .LVU154
 379:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 600              		.loc 1 379 18 is_stmt 0 view .LVU155
 601 0018 4FF48022 		mov	r2, #262144
 602 001c 8261     		str	r2, [r0, #24]
 380:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 603              		.loc 1 380 3 is_stmt 1 view .LVU156
 380:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 604              		.loc 1 380 32 is_stmt 0 view .LVU157
 605 001e C361     		str	r3, [r0, #28]
 381:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 606              		.loc 1 381 3 is_stmt 1 view .LVU158
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 40


 381:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 607              		.loc 1 381 23 is_stmt 0 view .LVU159
 608 0020 0362     		str	r3, [r0, #32]
 382:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 609              		.loc 1 382 3 is_stmt 1 view .LVU160
 382:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 610              		.loc 1 382 21 is_stmt 0 view .LVU161
 611 0022 4362     		str	r3, [r0, #36]
 383:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 612              		.loc 1 383 3 is_stmt 1 view .LVU162
 383:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 613              		.loc 1 383 29 is_stmt 0 view .LVU163
 614 0024 8362     		str	r3, [r0, #40]
 384:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 615              		.loc 1 384 3 is_stmt 1 view .LVU164
 384:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 616              		.loc 1 384 28 is_stmt 0 view .LVU165
 617 0026 0A23     		movs	r3, #10
 618 0028 C362     		str	r3, [r0, #44]
 385:Core/Src/main.c ****   {
 619              		.loc 1 385 3 is_stmt 1 view .LVU166
 385:Core/Src/main.c ****   {
 620              		.loc 1 385 7 is_stmt 0 view .LVU167
 621 002a FFF7FEFF 		bl	HAL_SPI_Init
 622              	.LVL33:
 385:Core/Src/main.c ****   {
 623              		.loc 1 385 6 discriminator 1 view .LVU168
 624 002e 00B9     		cbnz	r0, .L27
 393:Core/Src/main.c **** 
 625              		.loc 1 393 1 view .LVU169
 626 0030 08BD     		pop	{r3, pc}
 627              	.L27:
 387:Core/Src/main.c ****   }
 628              		.loc 1 387 5 is_stmt 1 view .LVU170
 629 0032 FFF7FEFF 		bl	Error_Handler
 630              	.LVL34:
 631              	.L29:
 632 0036 00BF     		.align	2
 633              	.L28:
 634 0038 00000000 		.word	hspi1
 635 003c 00300140 		.word	1073819648
 636              		.cfi_endproc
 637              	.LFE138:
 639              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 640              		.align	1
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 645              	MX_USART1_UART_Init:
 646              	.LFB139:
 401:Core/Src/main.c **** 
 647              		.loc 1 401 1 view -0
 648              		.cfi_startproc
 649              		@ args = 0, pretend = 0, frame = 0
 650              		@ frame_needed = 0, uses_anonymous_args = 0
 651 0000 08B5     		push	{r3, lr}
 652              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 41


 653              		.cfi_offset 3, -8
 654              		.cfi_offset 14, -4
 410:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 655              		.loc 1 410 3 view .LVU172
 410:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 656              		.loc 1 410 19 is_stmt 0 view .LVU173
 657 0002 0A48     		ldr	r0, .L34
 658 0004 0A4B     		ldr	r3, .L34+4
 659 0006 0360     		str	r3, [r0]
 411:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 660              		.loc 1 411 3 is_stmt 1 view .LVU174
 411:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 661              		.loc 1 411 24 is_stmt 0 view .LVU175
 662 0008 4FF4E133 		mov	r3, #115200
 663 000c 4360     		str	r3, [r0, #4]
 412:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 664              		.loc 1 412 3 is_stmt 1 view .LVU176
 412:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 665              		.loc 1 412 26 is_stmt 0 view .LVU177
 666 000e 0023     		movs	r3, #0
 667 0010 8360     		str	r3, [r0, #8]
 413:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 668              		.loc 1 413 3 is_stmt 1 view .LVU178
 413:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 669              		.loc 1 413 24 is_stmt 0 view .LVU179
 670 0012 C360     		str	r3, [r0, #12]
 414:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 671              		.loc 1 414 3 is_stmt 1 view .LVU180
 414:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 672              		.loc 1 414 22 is_stmt 0 view .LVU181
 673 0014 0361     		str	r3, [r0, #16]
 415:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 674              		.loc 1 415 3 is_stmt 1 view .LVU182
 415:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 675              		.loc 1 415 20 is_stmt 0 view .LVU183
 676 0016 0C22     		movs	r2, #12
 677 0018 4261     		str	r2, [r0, #20]
 416:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 678              		.loc 1 416 3 is_stmt 1 view .LVU184
 416:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 679              		.loc 1 416 25 is_stmt 0 view .LVU185
 680 001a 8361     		str	r3, [r0, #24]
 417:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 681              		.loc 1 417 3 is_stmt 1 view .LVU186
 417:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 682              		.loc 1 417 28 is_stmt 0 view .LVU187
 683 001c C361     		str	r3, [r0, #28]
 418:Core/Src/main.c ****   {
 684              		.loc 1 418 3 is_stmt 1 view .LVU188
 418:Core/Src/main.c ****   {
 685              		.loc 1 418 7 is_stmt 0 view .LVU189
 686 001e FFF7FEFF 		bl	HAL_UART_Init
 687              	.LVL35:
 418:Core/Src/main.c ****   {
 688              		.loc 1 418 6 discriminator 1 view .LVU190
 689 0022 00B9     		cbnz	r0, .L33
 426:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 42


 690              		.loc 1 426 1 view .LVU191
 691 0024 08BD     		pop	{r3, pc}
 692              	.L33:
 420:Core/Src/main.c ****   }
 693              		.loc 1 420 5 is_stmt 1 view .LVU192
 694 0026 FFF7FEFF 		bl	Error_Handler
 695              	.LVL36:
 696              	.L35:
 697 002a 00BF     		.align	2
 698              	.L34:
 699 002c 00000000 		.word	huart1
 700 0030 00100140 		.word	1073811456
 701              		.cfi_endproc
 702              	.LFE139:
 704              		.section	.rodata.MX_I2C1_Init.str1.4,"aMS",%progbits,1
 705              		.align	2
 706              	.LC0:
 707 0000 54656D70 		.ascii	"Temperature not ready\015\012\000"
 707      65726174 
 707      75726520 
 707      6E6F7420 
 707      72656164 
 708              		.section	.text.MX_I2C1_Init,"ax",%progbits
 709              		.align	1
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 714              	MX_I2C1_Init:
 715              	.LFB136:
 297:Core/Src/main.c **** 
 716              		.loc 1 297 1 view -0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 0
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 720 0000 00B5     		push	{lr}
 721              		.cfi_def_cfa_offset 4
 722              		.cfi_offset 14, -4
 723 0002 85B0     		sub	sp, sp, #20
 724              		.cfi_def_cfa_offset 24
 306:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 725              		.loc 1 306 3 view .LVU194
 306:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 726              		.loc 1 306 18 is_stmt 0 view .LVU195
 727 0004 1948     		ldr	r0, .L42
 728 0006 1A4B     		ldr	r3, .L42+4
 729 0008 0360     		str	r3, [r0]
 307:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 730              		.loc 1 307 3 is_stmt 1 view .LVU196
 307:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 731              		.loc 1 307 25 is_stmt 0 view .LVU197
 732 000a 1A4B     		ldr	r3, .L42+8
 733 000c 4360     		str	r3, [r0, #4]
 308:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 130;
 734              		.loc 1 308 3 is_stmt 1 view .LVU198
 308:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 130;
 735              		.loc 1 308 24 is_stmt 0 view .LVU199
 736 000e 0023     		movs	r3, #0
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 43


 737 0010 8360     		str	r3, [r0, #8]
 309:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 738              		.loc 1 309 3 is_stmt 1 view .LVU200
 309:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 739              		.loc 1 309 26 is_stmt 0 view .LVU201
 740 0012 8222     		movs	r2, #130
 741 0014 C260     		str	r2, [r0, #12]
 310:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 742              		.loc 1 310 3 is_stmt 1 view .LVU202
 310:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 743              		.loc 1 310 29 is_stmt 0 view .LVU203
 744 0016 4FF48042 		mov	r2, #16384
 745 001a 0261     		str	r2, [r0, #16]
 311:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 746              		.loc 1 311 3 is_stmt 1 view .LVU204
 311:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 747              		.loc 1 311 30 is_stmt 0 view .LVU205
 748 001c 4361     		str	r3, [r0, #20]
 312:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 749              		.loc 1 312 3 is_stmt 1 view .LVU206
 312:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 750              		.loc 1 312 26 is_stmt 0 view .LVU207
 751 001e 8361     		str	r3, [r0, #24]
 313:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 752              		.loc 1 313 3 is_stmt 1 view .LVU208
 313:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 753              		.loc 1 313 30 is_stmt 0 view .LVU209
 754 0020 C361     		str	r3, [r0, #28]
 314:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 755              		.loc 1 314 3 is_stmt 1 view .LVU210
 314:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 756              		.loc 1 314 28 is_stmt 0 view .LVU211
 757 0022 0362     		str	r3, [r0, #32]
 315:Core/Src/main.c ****   {
 758              		.loc 1 315 3 is_stmt 1 view .LVU212
 315:Core/Src/main.c ****   {
 759              		.loc 1 315 7 is_stmt 0 view .LVU213
 760 0024 FFF7FEFF 		bl	HAL_I2C_Init
 761              	.LVL37:
 315:Core/Src/main.c ****   {
 762              		.loc 1 315 6 discriminator 1 view .LVU214
 763 0028 88B9     		cbnz	r0, .L41
 320:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, (uint8_t*)"Temperature not ready\r\n", 32, 1000);
 764              		.loc 1 320 5 is_stmt 1 view .LVU215
 320:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, (uint8_t*)"Temperature not ready\r\n", 32, 1000);
 765              		.loc 1 320 9 is_stmt 0 view .LVU216
 766 002a 4FF47A73 		mov	r3, #1000
 767 002e 0222     		movs	r2, #2
 768 0030 8221     		movs	r1, #130
 769 0032 0E48     		ldr	r0, .L42
 770 0034 FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 771              	.LVL38:
 320:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, (uint8_t*)"Temperature not ready\r\n", 32, 1000);
 772              		.loc 1 320 8 discriminator 1 view .LVU217
 773 0038 58B1     		cbz	r0, .L38
 321:Core/Src/main.c ****     } else {
 774              		.loc 1 321 7 is_stmt 1 view .LVU218
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 44


 775 003a 4FF47A73 		mov	r3, #1000
 776 003e 2022     		movs	r2, #32
 777 0040 0D49     		ldr	r1, .L42+12
 778 0042 0E48     		ldr	r0, .L42+16
 779 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 780              	.LVL39:
 781              	.L36:
 327:Core/Src/main.c **** 
 782              		.loc 1 327 1 is_stmt 0 view .LVU219
 783 0048 05B0     		add	sp, sp, #20
 784              		.cfi_remember_state
 785              		.cfi_def_cfa_offset 4
 786              		@ sp needed
 787 004a 5DF804FB 		ldr	pc, [sp], #4
 788              	.L41:
 789              		.cfi_restore_state
 317:Core/Src/main.c ****   }
 790              		.loc 1 317 5 is_stmt 1 view .LVU220
 791 004e FFF7FEFF 		bl	Error_Handler
 792              	.LVL40:
 793              	.L38:
 323:Core/Src/main.c ****     }
 794              		.loc 1 323 7 view .LVU221
 795 0052 4FF47A73 		mov	r3, #1000
 796 0056 0293     		str	r3, [sp, #8]
 797 0058 0123     		movs	r3, #1
 798 005a 0193     		str	r3, [sp, #4]
 799 005c 0022     		movs	r2, #0
 800 005e 0092     		str	r2, [sp]
 801 0060 0422     		movs	r2, #4
 802 0062 8221     		movs	r1, #130
 803 0064 0148     		ldr	r0, .L42
 804 0066 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 805              	.LVL41:
 327:Core/Src/main.c **** 
 806              		.loc 1 327 1 is_stmt 0 view .LVU222
 807 006a EDE7     		b	.L36
 808              	.L43:
 809              		.align	2
 810              	.L42:
 811 006c 00000000 		.word	hi2c1
 812 0070 00540040 		.word	1073763328
 813 0074 A0860100 		.word	100000
 814 0078 00000000 		.word	.LC0
 815 007c 00000000 		.word	huart1
 816              		.cfi_endproc
 817              	.LFE136:
 819              		.section	.text.SystemClock_Config,"ax",%progbits
 820              		.align	1
 821              		.global	SystemClock_Config
 822              		.syntax unified
 823              		.thumb
 824              		.thumb_func
 826              	SystemClock_Config:
 827              	.LFB135:
 250:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 828              		.loc 1 250 1 is_stmt 1 view -0
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 45


 829              		.cfi_startproc
 830              		@ args = 0, pretend = 0, frame = 80
 831              		@ frame_needed = 0, uses_anonymous_args = 0
 832 0000 00B5     		push	{lr}
 833              		.cfi_def_cfa_offset 4
 834              		.cfi_offset 14, -4
 835 0002 95B0     		sub	sp, sp, #84
 836              		.cfi_def_cfa_offset 88
 251:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 837              		.loc 1 251 3 view .LVU224
 251:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 838              		.loc 1 251 22 is_stmt 0 view .LVU225
 839 0004 3022     		movs	r2, #48
 840 0006 0021     		movs	r1, #0
 841 0008 08A8     		add	r0, sp, #32
 842 000a FFF7FEFF 		bl	memset
 843              	.LVL42:
 252:Core/Src/main.c **** 
 844              		.loc 1 252 3 is_stmt 1 view .LVU226
 252:Core/Src/main.c **** 
 845              		.loc 1 252 22 is_stmt 0 view .LVU227
 846 000e 0023     		movs	r3, #0
 847 0010 0393     		str	r3, [sp, #12]
 848 0012 0493     		str	r3, [sp, #16]
 849 0014 0593     		str	r3, [sp, #20]
 850 0016 0693     		str	r3, [sp, #24]
 851 0018 0793     		str	r3, [sp, #28]
 256:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 852              		.loc 1 256 3 is_stmt 1 view .LVU228
 853              	.LBB11:
 256:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 854              		.loc 1 256 3 view .LVU229
 855 001a 0193     		str	r3, [sp, #4]
 256:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 856              		.loc 1 256 3 view .LVU230
 857 001c 1C4A     		ldr	r2, .L50
 858 001e 116C     		ldr	r1, [r2, #64]
 859 0020 41F08051 		orr	r1, r1, #268435456
 860 0024 1164     		str	r1, [r2, #64]
 256:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 861              		.loc 1 256 3 view .LVU231
 862 0026 126C     		ldr	r2, [r2, #64]
 863 0028 02F08052 		and	r2, r2, #268435456
 864 002c 0192     		str	r2, [sp, #4]
 256:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 865              		.loc 1 256 3 view .LVU232
 866 002e 019A     		ldr	r2, [sp, #4]
 867              	.LBE11:
 256:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 868              		.loc 1 256 3 view .LVU233
 257:Core/Src/main.c **** 
 869              		.loc 1 257 3 view .LVU234
 870              	.LBB12:
 257:Core/Src/main.c **** 
 871              		.loc 1 257 3 view .LVU235
 872 0030 0293     		str	r3, [sp, #8]
 257:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 46


 873              		.loc 1 257 3 view .LVU236
 874 0032 184A     		ldr	r2, .L50+4
 875 0034 1168     		ldr	r1, [r2]
 876 0036 41F48041 		orr	r1, r1, #16384
 877 003a 1160     		str	r1, [r2]
 257:Core/Src/main.c **** 
 878              		.loc 1 257 3 view .LVU237
 879 003c 1268     		ldr	r2, [r2]
 880 003e 02F48042 		and	r2, r2, #16384
 881 0042 0292     		str	r2, [sp, #8]
 257:Core/Src/main.c **** 
 882              		.loc 1 257 3 view .LVU238
 883 0044 029A     		ldr	r2, [sp, #8]
 884              	.LBE12:
 257:Core/Src/main.c **** 
 885              		.loc 1 257 3 view .LVU239
 262:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 886              		.loc 1 262 3 view .LVU240
 262:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 887              		.loc 1 262 36 is_stmt 0 view .LVU241
 888 0046 0222     		movs	r2, #2
 889 0048 0892     		str	r2, [sp, #32]
 263:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 890              		.loc 1 263 3 is_stmt 1 view .LVU242
 263:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 891              		.loc 1 263 30 is_stmt 0 view .LVU243
 892 004a 0121     		movs	r1, #1
 893 004c 0B91     		str	r1, [sp, #44]
 264:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 894              		.loc 1 264 3 is_stmt 1 view .LVU244
 264:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 895              		.loc 1 264 41 is_stmt 0 view .LVU245
 896 004e 1021     		movs	r1, #16
 897 0050 0C91     		str	r1, [sp, #48]
 265:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 898              		.loc 1 265 3 is_stmt 1 view .LVU246
 265:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 899              		.loc 1 265 34 is_stmt 0 view .LVU247
 900 0052 0E92     		str	r2, [sp, #56]
 266:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 901              		.loc 1 266 3 is_stmt 1 view .LVU248
 266:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 902              		.loc 1 266 35 is_stmt 0 view .LVU249
 903 0054 0F93     		str	r3, [sp, #60]
 267:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 904              		.loc 1 267 3 is_stmt 1 view .LVU250
 267:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 905              		.loc 1 267 30 is_stmt 0 view .LVU251
 906 0056 1091     		str	r1, [sp, #64]
 268:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 907              		.loc 1 268 3 is_stmt 1 view .LVU252
 268:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 908              		.loc 1 268 30 is_stmt 0 view .LVU253
 909 0058 C023     		movs	r3, #192
 910 005a 1193     		str	r3, [sp, #68]
 269:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 911              		.loc 1 269 3 is_stmt 1 view .LVU254
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 47


 269:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 912              		.loc 1 269 30 is_stmt 0 view .LVU255
 913 005c 1292     		str	r2, [sp, #72]
 270:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 914              		.loc 1 270 3 is_stmt 1 view .LVU256
 270:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 915              		.loc 1 270 30 is_stmt 0 view .LVU257
 916 005e 0423     		movs	r3, #4
 917 0060 1393     		str	r3, [sp, #76]
 271:Core/Src/main.c ****   {
 918              		.loc 1 271 3 is_stmt 1 view .LVU258
 271:Core/Src/main.c ****   {
 919              		.loc 1 271 7 is_stmt 0 view .LVU259
 920 0062 08A8     		add	r0, sp, #32
 921 0064 FFF7FEFF 		bl	HAL_RCC_OscConfig
 922              	.LVL43:
 271:Core/Src/main.c ****   {
 923              		.loc 1 271 6 discriminator 1 view .LVU260
 924 0068 68B9     		cbnz	r0, .L48
 278:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 925              		.loc 1 278 3 is_stmt 1 view .LVU261
 278:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 926              		.loc 1 278 31 is_stmt 0 view .LVU262
 927 006a 0F23     		movs	r3, #15
 928 006c 0393     		str	r3, [sp, #12]
 280:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 929              		.loc 1 280 3 is_stmt 1 view .LVU263
 280:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 930              		.loc 1 280 34 is_stmt 0 view .LVU264
 931 006e 0021     		movs	r1, #0
 932 0070 0491     		str	r1, [sp, #16]
 281:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 933              		.loc 1 281 3 is_stmt 1 view .LVU265
 281:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 934              		.loc 1 281 35 is_stmt 0 view .LVU266
 935 0072 0591     		str	r1, [sp, #20]
 282:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 936              		.loc 1 282 3 is_stmt 1 view .LVU267
 282:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 937              		.loc 1 282 36 is_stmt 0 view .LVU268
 938 0074 0691     		str	r1, [sp, #24]
 283:Core/Src/main.c **** 
 939              		.loc 1 283 3 is_stmt 1 view .LVU269
 283:Core/Src/main.c **** 
 940              		.loc 1 283 36 is_stmt 0 view .LVU270
 941 0076 0791     		str	r1, [sp, #28]
 285:Core/Src/main.c ****   {
 942              		.loc 1 285 3 is_stmt 1 view .LVU271
 285:Core/Src/main.c ****   {
 943              		.loc 1 285 7 is_stmt 0 view .LVU272
 944 0078 03A8     		add	r0, sp, #12
 945 007a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 946              	.LVL44:
 285:Core/Src/main.c ****   {
 947              		.loc 1 285 6 discriminator 1 view .LVU273
 948 007e 20B9     		cbnz	r0, .L49
 289:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 48


 949              		.loc 1 289 1 view .LVU274
 950 0080 15B0     		add	sp, sp, #84
 951              		.cfi_remember_state
 952              		.cfi_def_cfa_offset 4
 953              		@ sp needed
 954 0082 5DF804FB 		ldr	pc, [sp], #4
 955              	.L48:
 956              		.cfi_restore_state
 273:Core/Src/main.c ****   }
 957              		.loc 1 273 5 is_stmt 1 view .LVU275
 958 0086 FFF7FEFF 		bl	Error_Handler
 959              	.LVL45:
 960              	.L49:
 287:Core/Src/main.c ****   }
 961              		.loc 1 287 5 view .LVU276
 962 008a FFF7FEFF 		bl	Error_Handler
 963              	.LVL46:
 964              	.L51:
 965 008e 00BF     		.align	2
 966              	.L50:
 967 0090 00380240 		.word	1073887232
 968 0094 00700040 		.word	1073770496
 969              		.cfi_endproc
 970              	.LFE135:
 972              		.global	__aeabi_f2d
 973              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 974              		.align	2
 975              	.LC1:
 976 0000 25342E32 		.ascii	"%4.2f,%4.2f,%4.2f\015\012\000"
 976      662C2534 
 976      2E32662C 
 976      25342E32 
 976      660D0A00 
 977              		.section	.text.main,"ax",%progbits
 978              		.align	1
 979              		.global	main
 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 984              	main:
 985              	.LFB134:
  92:Core/Src/main.c **** 
 986              		.loc 1 92 1 view -0
 987              		.cfi_startproc
 988              		@ Volatile: function does not return.
 989              		@ args = 0, pretend = 0, frame = 24
 990              		@ frame_needed = 0, uses_anonymous_args = 0
 991 0000 80B5     		push	{r7, lr}
 992              		.cfi_def_cfa_offset 8
 993              		.cfi_offset 7, -8
 994              		.cfi_offset 14, -4
 995 0002 8AB0     		sub	sp, sp, #40
 996              		.cfi_def_cfa_offset 48
 101:Core/Src/main.c **** 
 997              		.loc 1 101 3 view .LVU278
 998 0004 FFF7FEFF 		bl	HAL_Init
 999              	.LVL47:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 49


 108:Core/Src/main.c **** 
 1000              		.loc 1 108 3 view .LVU279
 1001 0008 FFF7FEFF 		bl	SystemClock_Config
 1002              	.LVL48:
 115:Core/Src/main.c ****   MX_SDIO_SD_Init();
 1003              		.loc 1 115 3 view .LVU280
 1004 000c FFF7FEFF 		bl	MX_GPIO_Init
 1005              	.LVL49:
 116:Core/Src/main.c ****   MX_SPI1_Init();
 1006              		.loc 1 116 3 view .LVU281
 1007 0010 FFF7FEFF 		bl	MX_SDIO_SD_Init
 1008              	.LVL50:
 117:Core/Src/main.c ****   MX_USART1_UART_Init();
 1009              		.loc 1 117 3 view .LVU282
 1010 0014 FFF7FEFF 		bl	MX_SPI1_Init
 1011              	.LVL51:
 118:Core/Src/main.c ****   MX_I2C1_Init();
 1012              		.loc 1 118 3 view .LVU283
 1013 0018 FFF7FEFF 		bl	MX_USART1_UART_Init
 1014              	.LVL52:
 119:Core/Src/main.c ****   MX_FATFS_Init();
 1015              		.loc 1 119 3 view .LVU284
 1016 001c FFF7FEFF 		bl	MX_I2C1_Init
 1017              	.LVL53:
 120:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1018              		.loc 1 120 3 view .LVU285
 1019 0020 FFF7FEFF 		bl	MX_FATFS_Init
 1020              	.LVL54:
 123:Core/Src/main.c **** 
 1021              		.loc 1 123 4 view .LVU286
 1022 0024 0122     		movs	r2, #1
 1023 0026 0821     		movs	r1, #8
 1024 0028 4248     		ldr	r0, .L58
 1025 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1026              	.LVL55:
 126:Core/Src/main.c ****   dev_ctx.write_reg = platform_write;
 1027              		.loc 1 126 3 view .LVU287
 127:Core/Src/main.c ****   dev_ctx.read_reg = platform_read;
 1028              		.loc 1 127 3 view .LVU288
 127:Core/Src/main.c ****   dev_ctx.read_reg = platform_read;
 1029              		.loc 1 127 21 is_stmt 0 view .LVU289
 1030 002e 424B     		ldr	r3, .L58+4
 1031 0030 0693     		str	r3, [sp, #24]
 128:Core/Src/main.c ****   dev_ctx.handle = &hspi1;
 1032              		.loc 1 128 3 is_stmt 1 view .LVU290
 128:Core/Src/main.c ****   dev_ctx.handle = &hspi1;
 1033              		.loc 1 128 20 is_stmt 0 view .LVU291
 1034 0032 424B     		ldr	r3, .L58+8
 1035 0034 0793     		str	r3, [sp, #28]
 129:Core/Src/main.c **** 
 1036              		.loc 1 129 3 is_stmt 1 view .LVU292
 129:Core/Src/main.c **** 
 1037              		.loc 1 129 18 is_stmt 0 view .LVU293
 1038 0036 424B     		ldr	r3, .L58+12
 1039 0038 0993     		str	r3, [sp, #36]
 132:Core/Src/main.c ****   //set SPI as 3 wire communication
 1040              		.loc 1 132 3 is_stmt 1 view .LVU294
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 50


 1041 003a 6420     		movs	r0, #100
 1042 003c FFF7FEFF 		bl	platform_delay
 1043              	.LVL56:
 134:Core/Src/main.c ****   //set auto increment to read several register at same time
 1044              		.loc 1 134 3 view .LVU295
 1045 0040 0121     		movs	r1, #1
 1046 0042 06A8     		add	r0, sp, #24
 1047 0044 FFF7FEFF 		bl	lsm6dsm_spi_mode_set
 1048              	.LVL57:
 136:Core/Src/main.c **** 
 1049              		.loc 1 136 3 view .LVU296
 1050 0048 0121     		movs	r1, #1
 1051 004a 06A8     		add	r0, sp, #24
 1052 004c FFF7FEFF 		bl	lsm6dsm_auto_increment_set
 1053              	.LVL58:
 139:Core/Src/main.c **** 
 1054              		.loc 1 139 3 view .LVU297
 1055 0050 3C4C     		ldr	r4, .L58+16
 1056 0052 2146     		mov	r1, r4
 1057 0054 06A8     		add	r0, sp, #24
 1058 0056 FFF7FEFF 		bl	lsm6dsm_device_id_get
 1059              	.LVL59:
 141:Core/Src/main.c ****     while (1) {
 1060              		.loc 1 141 3 view .LVU298
 141:Core/Src/main.c ****     while (1) {
 1061              		.loc 1 141 14 is_stmt 0 view .LVU299
 1062 005a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 141:Core/Src/main.c ****     while (1) {
 1063              		.loc 1 141 6 view .LVU300
 1064 005c 6A2B     		cmp	r3, #106
 1065 005e 00D0     		beq	.L53
 1066              	.L54:
 142:Core/Src/main.c ****       /* manage here device not found */
 1067              		.loc 1 142 5 is_stmt 1 view .LVU301
 144:Core/Src/main.c **** 
 1068              		.loc 1 144 5 view .LVU302
 142:Core/Src/main.c ****       /* manage here device not found */
 1069              		.loc 1 142 11 view .LVU303
 1070 0060 FEE7     		b	.L54
 1071              	.L53:
 150:Core/Src/main.c ****     lsm6dsm_reset_get(&dev_ctx, &rst);
 1072              		.loc 1 150 3 view .LVU304
 151:Core/Src/main.c ****   } while (rst);
 1073              		.loc 1 151 5 view .LVU305
 1074 0062 394C     		ldr	r4, .L58+20
 1075 0064 2146     		mov	r1, r4
 1076 0066 06A8     		add	r0, sp, #24
 1077 0068 FFF7FEFF 		bl	lsm6dsm_reset_get
 1078              	.LVL60:
 152:Core/Src/main.c **** 
 1079              		.loc 1 152 12 discriminator 1 view .LVU306
 1080 006c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1081 006e 002B     		cmp	r3, #0
 1082 0070 F7D1     		bne	.L53
 155:Core/Src/main.c ****   /* Set Output Data Rate for Acc and Gyro */
 1083              		.loc 1 155 3 view .LVU307
 1084 0072 0121     		movs	r1, #1
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 51


 1085 0074 06A8     		add	r0, sp, #24
 1086 0076 FFF7FEFF 		bl	lsm6dsm_block_data_update_set
 1087              	.LVL61:
 157:Core/Src/main.c ****   lsm6dsm_gy_data_rate_set(&dev_ctx, LSM6DSM_GY_ODR_12Hz5);
 1088              		.loc 1 157 3 view .LVU308
 1089 007a 0121     		movs	r1, #1
 1090 007c 06A8     		add	r0, sp, #24
 1091 007e FFF7FEFF 		bl	lsm6dsm_xl_data_rate_set
 1092              	.LVL62:
 158:Core/Src/main.c ****   /* Set full scale */
 1093              		.loc 1 158 3 view .LVU309
 1094 0082 0121     		movs	r1, #1
 1095 0084 06A8     		add	r0, sp, #24
 1096 0086 FFF7FEFF 		bl	lsm6dsm_gy_data_rate_set
 1097              	.LVL63:
 160:Core/Src/main.c ****   lsm6dsm_gy_full_scale_set(&dev_ctx, LSM6DSM_2000dps);
 1098              		.loc 1 160 3 view .LVU310
 1099 008a 0021     		movs	r1, #0
 1100 008c 06A8     		add	r0, sp, #24
 1101 008e FFF7FEFF 		bl	lsm6dsm_xl_full_scale_set
 1102              	.LVL64:
 161:Core/Src/main.c ****   /* Configure filtering chain(No aux interface)
 1103              		.loc 1 161 3 view .LVU311
 1104 0092 0621     		movs	r1, #6
 1105 0094 06A8     		add	r0, sp, #24
 1106 0096 FFF7FEFF 		bl	lsm6dsm_gy_full_scale_set
 1107              	.LVL65:
 165:Core/Src/main.c ****   /* Accelerometer - LPF1 path (LPF2 not used) */
 1108              		.loc 1 165 3 view .LVU312
 1109 009a 0121     		movs	r1, #1
 1110 009c 06A8     		add	r0, sp, #24
 1111 009e FFF7FEFF 		bl	lsm6dsm_xl_filter_analog_set
 1112              	.LVL66:
 169:Core/Src/main.c ****                                LSM6DSM_XL_LOW_NOISE_LP_ODR_DIV_100);
 1113              		.loc 1 169 3 view .LVU313
 1114 00a2 1121     		movs	r1, #17
 1115 00a4 06A8     		add	r0, sp, #24
 1116 00a6 FFF7FEFF 		bl	lsm6dsm_xl_lp2_bandwidth_set
 1117              	.LVL67:
 175:Core/Src/main.c **** 
 1118              		.loc 1 175 3 view .LVU314
 1119 00aa A821     		movs	r1, #168
 1120 00ac 06A8     		add	r0, sp, #24
 1121 00ae FFF7FEFF 		bl	lsm6dsm_gy_band_pass_set
 1122              	.LVL68:
 1123 00b2 02E0     		b	.L56
 1124              	.L55:
 1125              	.LBB13:
 240:Core/Src/main.c ****   }
 1126              		.loc 1 240 7 view .LVU315
 1127 00b4 6420     		movs	r0, #100
 1128 00b6 FFF7FEFF 		bl	platform_delay
 1129              	.LVL69:
 1130              	.LBE13:
 181:Core/Src/main.c ****   {
 1131              		.loc 1 181 9 view .LVU316
 1132              	.L56:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 52


 181:Core/Src/main.c ****   {
 1133              		.loc 1 181 3 view .LVU317
 1134              	.LBB15:
 199:Core/Src/main.c **** 	    /* Read output only if new value is available */
 1135              		.loc 1 199 6 view .LVU318
 201:Core/Src/main.c **** 
 1136              		.loc 1 201 6 view .LVU319
 1137 00ba 05A9     		add	r1, sp, #20
 1138 00bc 06A8     		add	r0, sp, #24
 1139 00be FFF7FEFF 		bl	lsm6dsm_status_reg_get
 1140              	.LVL70:
 217:Core/Src/main.c **** 	      /* Read angular rate field data */
 1141              		.loc 1 217 6 view .LVU320
 217:Core/Src/main.c **** 	      /* Read angular rate field data */
 1142              		.loc 1 217 10 is_stmt 0 view .LVU321
 1143 00c2 9DF81430 		ldrb	r3, [sp, #20]	@ zero_extendqisi2
 217:Core/Src/main.c **** 	      /* Read angular rate field data */
 1144              		.loc 1 217 9 view .LVU322
 1145 00c6 13F0020F 		tst	r3, #2
 1146 00ca F3D0     		beq	.L55
 1147              	.LBB14:
 219:Core/Src/main.c **** 	      lsm6dsm_angular_rate_raw_get(&dev_ctx, data_raw_angular_rate);
 1148              		.loc 1 219 8 is_stmt 1 view .LVU323
 1149 00cc 1F4C     		ldr	r4, .L58+24
 1150 00ce 0023     		movs	r3, #0
 1151 00d0 2360     		str	r3, [r4]
 1152 00d2 A380     		strh	r3, [r4, #4]	@ movhi
 220:Core/Src/main.c **** 	      angular_rate_mdps[0] =
 1153              		.loc 1 220 8 view .LVU324
 1154 00d4 2146     		mov	r1, r4
 1155 00d6 06A8     		add	r0, sp, #24
 1156 00d8 FFF7FEFF 		bl	lsm6dsm_angular_rate_raw_get
 1157              	.LVL71:
 221:Core/Src/main.c **** 	        lsm6dsm_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 1158              		.loc 1 221 8 view .LVU325
 222:Core/Src/main.c **** 	      angular_rate_mdps[1] =
 1159              		.loc 1 222 10 is_stmt 0 view .LVU326
 1160 00dc B4F90000 		ldrsh	r0, [r4]
 1161 00e0 FFF7FEFF 		bl	lsm6dsm_from_fs2000dps_to_mdps
 1162              	.LVL72:
 221:Core/Src/main.c **** 	        lsm6dsm_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 1163              		.loc 1 221 29 view .LVU327
 1164 00e4 1A4D     		ldr	r5, .L58+28
 1165 00e6 85ED000A 		vstr.32	s0, [r5]
 223:Core/Src/main.c **** 	        lsm6dsm_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 1166              		.loc 1 223 8 is_stmt 1 view .LVU328
 224:Core/Src/main.c **** 	      angular_rate_mdps[2] =
 1167              		.loc 1 224 10 is_stmt 0 view .LVU329
 1168 00ea B4F90200 		ldrsh	r0, [r4, #2]
 1169 00ee FFF7FEFF 		bl	lsm6dsm_from_fs2000dps_to_mdps
 1170              	.LVL73:
 223:Core/Src/main.c **** 	        lsm6dsm_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 1171              		.loc 1 223 29 view .LVU330
 1172 00f2 85ED010A 		vstr.32	s0, [r5, #4]
 225:Core/Src/main.c **** 	        lsm6dsm_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 1173              		.loc 1 225 8 is_stmt 1 view .LVU331
 226:Core/Src/main.c **** 	      // printf("Angular rate [mdps]:%4.2f\t%4.2f\t%4.2f\r\n", angular_rate_mdps[0], angular_rate_
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 53


 1174              		.loc 1 226 10 is_stmt 0 view .LVU332
 1175 00f6 B4F90400 		ldrsh	r0, [r4, #4]
 1176 00fa FFF7FEFF 		bl	lsm6dsm_from_fs2000dps_to_mdps
 1177              	.LVL74:
 1178 00fe 10EE104A 		vmov	r4, s0
 225:Core/Src/main.c **** 	        lsm6dsm_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 1179              		.loc 1 225 29 view .LVU333
 1180 0102 85ED020A 		vstr.32	s0, [r5, #8]
 228:Core/Src/main.c **** 	    }
 1181              		.loc 1 228 8 is_stmt 1 view .LVU334
 228:Core/Src/main.c **** 	    }
 1182              		.loc 1 228 79 is_stmt 0 view .LVU335
 1183 0106 D5F80480 		ldr	r8, [r5, #4]	@ float
 228:Core/Src/main.c **** 	    }
 1184              		.loc 1 228 8 view .LVU336
 1185 010a 2868     		ldr	r0, [r5]	@ float
 1186 010c FFF7FEFF 		bl	__aeabi_f2d
 1187              	.LVL75:
 1188 0110 0646     		mov	r6, r0
 1189 0112 0F46     		mov	r7, r1
 1190 0114 2046     		mov	r0, r4	@ float
 1191 0116 FFF7FEFF 		bl	__aeabi_f2d
 1192              	.LVL76:
 1193 011a CDE90201 		strd	r0, [sp, #8]
 1194 011e 4046     		mov	r0, r8	@ float
 1195 0120 FFF7FEFF 		bl	__aeabi_f2d
 1196              	.LVL77:
 1197 0124 CDE90001 		strd	r0, [sp]
 1198 0128 3246     		mov	r2, r6
 1199 012a 3B46     		mov	r3, r7
 1200 012c 0948     		ldr	r0, .L58+32
 1201 012e FFF7FEFF 		bl	printf
 1202              	.LVL78:
 1203 0132 BFE7     		b	.L55
 1204              	.L59:
 1205              		.align	2
 1206              	.L58:
 1207 0134 00000240 		.word	1073872896
 1208 0138 00000000 		.word	platform_write
 1209 013c 00000000 		.word	platform_read
 1210 0140 00000000 		.word	hspi1
 1211 0144 00000000 		.word	whoamI
 1212 0148 00000000 		.word	rst
 1213 014c 00000000 		.word	data_raw_angular_rate
 1214 0150 00000000 		.word	angular_rate_mdps
 1215 0154 00000000 		.word	.LC1
 1216              	.LBE14:
 1217              	.LBE15:
 1218              		.cfi_endproc
 1219              	.LFE134:
 1221              		.section	.bss.rst,"aw",%nobits
 1224              	rst:
 1225 0000 00       		.space	1
 1226              		.section	.bss.whoamI,"aw",%nobits
 1229              	whoamI:
 1230 0000 00       		.space	1
 1231              		.section	.bss.angular_rate_mdps,"aw",%nobits
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 54


 1232              		.align	2
 1235              	angular_rate_mdps:
 1236 0000 00000000 		.space	12
 1236      00000000 
 1236      00000000 
 1237              		.section	.bss.data_raw_angular_rate,"aw",%nobits
 1238              		.align	2
 1241              	data_raw_angular_rate:
 1242 0000 00000000 		.space	6
 1242      0000
 1243              		.global	temp
 1244              		.section	.bss.temp,"aw",%nobits
 1245              		.align	1
 1248              	temp:
 1249 0000 0000     		.space	2
 1250              		.global	huart1
 1251              		.section	.bss.huart1,"aw",%nobits
 1252              		.align	2
 1255              	huart1:
 1256 0000 00000000 		.space	72
 1256      00000000 
 1256      00000000 
 1256      00000000 
 1256      00000000 
 1257              		.global	hspi1
 1258              		.section	.bss.hspi1,"aw",%nobits
 1259              		.align	2
 1262              	hspi1:
 1263 0000 00000000 		.space	88
 1263      00000000 
 1263      00000000 
 1263      00000000 
 1263      00000000 
 1264              		.global	hsd
 1265              		.section	.bss.hsd,"aw",%nobits
 1266              		.align	2
 1269              	hsd:
 1270 0000 00000000 		.space	132
 1270      00000000 
 1270      00000000 
 1270      00000000 
 1270      00000000 
 1271              		.global	hi2c1
 1272              		.section	.bss.hi2c1,"aw",%nobits
 1273              		.align	2
 1276              	hi2c1:
 1277 0000 00000000 		.space	84
 1277      00000000 
 1277      00000000 
 1277      00000000 
 1277      00000000 
 1278              		.text
 1279              	.Letext0:
 1280              		.file 3 "C:/PROGRAM FILES (X86)/ARM GNU TOOLCHAIN ARM-NONE-EABI/13.3 REL1/arm-none-eabi/include/ma
 1281              		.file 4 "C:/PROGRAM FILES (X86)/ARM GNU TOOLCHAIN ARM-NONE-EABI/13.3 REL1/arm-none-eabi/include/sy
 1282              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1283              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 55


 1284              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1285              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1286              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1287              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1288              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1289              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 1290              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 1291              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1292              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1293              		.file 16 "C:/PROGRAM FILES (X86)/ARM GNU TOOLCHAIN ARM-NONE-EABI/13.3 REL1/arm-none-eabi/include/m
 1294              		.file 17 "Core/Inc/lsm6dsm_reg.h"
 1295              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1296              		.file 19 "<built-in>"
 1297              		.file 20 "FATFS/App/fatfs.h"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 56


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:21     .text.MX_SDIO_SD_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:26     .text.MX_SDIO_SD_Init:00000000 MX_SDIO_SD_Init
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:62     .text.MX_SDIO_SD_Init:00000018 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1269   .bss.hsd:00000000 hsd
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:68     .text.platform_write:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:73     .text.platform_write:00000000 platform_write
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:139    .text.platform_write:00000048 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:144    .text.platform_read:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:149    .text.platform_read:00000000 platform_read
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:222    .text.platform_read:00000054 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:227    .text.MX_GPIO_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:232    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:448    .text.MX_GPIO_Init:000000f8 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:455    .text.platform_delay:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:460    .text.platform_delay:00000000 platform_delay
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:481    .text._write:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:487    .text._write:00000000 _write
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:519    .text._write:00000014 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1255   .bss.huart1:00000000 huart1
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:524    .text.Error_Handler:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:530    .text.Error_Handler:00000000 Error_Handler
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:562    .text.MX_SPI1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:567    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:634    .text.MX_SPI1_Init:00000038 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1262   .bss.hspi1:00000000 hspi1
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:640    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:645    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:699    .text.MX_USART1_UART_Init:0000002c $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:705    .rodata.MX_I2C1_Init.str1.4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:709    .text.MX_I2C1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:714    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:811    .text.MX_I2C1_Init:0000006c $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1276   .bss.hi2c1:00000000 hi2c1
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:820    .text.SystemClock_Config:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:826    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:967    .text.SystemClock_Config:00000090 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:974    .rodata.main.str1.4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:978    .text.main:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:984    .text.main:00000000 main
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1207   .text.main:00000134 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1229   .bss.whoamI:00000000 whoamI
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1224   .bss.rst:00000000 rst
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1241   .bss.data_raw_angular_rate:00000000 data_raw_angular_rate
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1235   .bss.angular_rate_mdps:00000000 angular_rate_mdps
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1225   .bss.rst:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1230   .bss.whoamI:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1232   .bss.angular_rate_mdps:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1238   .bss.data_raw_angular_rate:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1248   .bss.temp:00000000 temp
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1245   .bss.temp:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1252   .bss.huart1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1259   .bss.hspi1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1266   .bss.hsd:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s:1273   .bss.hi2c1:00000000 $d

ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc5xqtxT.s 			page 57


UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_SPI_Transmit
HAL_SPI_Receive
HAL_GPIO_Init
HAL_Delay
HAL_UART_Transmit
HAL_SPI_Init
HAL_UART_Init
HAL_I2C_Init
HAL_I2C_IsDeviceReady
HAL_I2C_Mem_Write
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_f2d
HAL_Init
MX_FATFS_Init
lsm6dsm_spi_mode_set
lsm6dsm_auto_increment_set
lsm6dsm_device_id_get
lsm6dsm_reset_get
lsm6dsm_block_data_update_set
lsm6dsm_xl_data_rate_set
lsm6dsm_gy_data_rate_set
lsm6dsm_xl_full_scale_set
lsm6dsm_gy_full_scale_set
lsm6dsm_xl_filter_analog_set
lsm6dsm_xl_lp2_bandwidth_set
lsm6dsm_gy_band_pass_set
lsm6dsm_status_reg_get
lsm6dsm_angular_rate_raw_get
lsm6dsm_from_fs2000dps_to_mdps
printf
