###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       196600   # Number of WRITE/WRITEP commands
num_reads_done                 =      1037941   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       817493   # Number of read row buffer hits
num_read_cmds                  =      1037943   # Number of READ/READP commands
num_writes_done                =       196614   # Number of read requests issued
num_write_row_hits             =       131574   # Number of write row buffer hits
num_act_cmds                   =       287224   # Number of ACT commands
num_pre_cmds                   =       287194   # Number of PRE commands
num_ondemand_pres              =       261937   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9504868   # Cyles of rank active rank.0
rank_active_cycles.1           =      9305480   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       495132   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       694520   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1173296   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20203   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7503   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1733   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1838   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2003   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1654   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2284   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1599   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          483   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21976   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          138   # Write cmd latency (cycles)
write_latency[40-59]           =          163   # Write cmd latency (cycles)
write_latency[60-79]           =          279   # Write cmd latency (cycles)
write_latency[80-99]           =          589   # Write cmd latency (cycles)
write_latency[100-119]         =         1091   # Write cmd latency (cycles)
write_latency[120-139]         =         1904   # Write cmd latency (cycles)
write_latency[140-159]         =         2933   # Write cmd latency (cycles)
write_latency[160-179]         =         4111   # Write cmd latency (cycles)
write_latency[180-199]         =         5188   # Write cmd latency (cycles)
write_latency[200-]            =       180186   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       327017   # Read request latency (cycles)
read_latency[40-59]            =       116352   # Read request latency (cycles)
read_latency[60-79]            =       129549   # Read request latency (cycles)
read_latency[80-99]            =        71063   # Read request latency (cycles)
read_latency[100-119]          =        54643   # Read request latency (cycles)
read_latency[120-139]          =        44541   # Read request latency (cycles)
read_latency[140-159]          =        32993   # Read request latency (cycles)
read_latency[160-179]          =        26554   # Read request latency (cycles)
read_latency[180-199]          =        22055   # Read request latency (cycles)
read_latency[200-]             =       213171   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.81427e+08   # Write energy
read_energy                    =  4.18499e+09   # Read energy
act_energy                     =  7.85845e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.37663e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.3337e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93104e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80662e+09   # Active standby energy rank.1
average_read_latency           =      153.185   # Average read request latency (cycles)
average_interarrival           =      8.09997   # Average request interarrival latency (cycles)
total_energy                   =  1.89656e+10   # Total energy (pJ)
average_power                  =      1896.56   # Average power (mW)
average_bandwidth              =      10.5349   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       192400   # Number of WRITE/WRITEP commands
num_reads_done                 =      1056454   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       811467   # Number of read row buffer hits
num_read_cmds                  =      1056455   # Number of READ/READP commands
num_writes_done                =       192417   # Number of read requests issued
num_write_row_hits             =       129542   # Number of write row buffer hits
num_act_cmds                   =       309605   # Number of ACT commands
num_pre_cmds                   =       309576   # Number of PRE commands
num_ondemand_pres              =       284589   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9378925   # Cyles of rank active rank.0
rank_active_cycles.1           =      9367214   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       621075   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       632786   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1187882   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20051   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7509   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1691   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1831   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2059   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1574   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2300   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1576   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          474   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21938   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           14   # Write cmd latency (cycles)
write_latency[20-39]           =          125   # Write cmd latency (cycles)
write_latency[40-59]           =          126   # Write cmd latency (cycles)
write_latency[60-79]           =          218   # Write cmd latency (cycles)
write_latency[80-99]           =          515   # Write cmd latency (cycles)
write_latency[100-119]         =          851   # Write cmd latency (cycles)
write_latency[120-139]         =         1548   # Write cmd latency (cycles)
write_latency[140-159]         =         2450   # Write cmd latency (cycles)
write_latency[160-179]         =         3522   # Write cmd latency (cycles)
write_latency[180-199]         =         4554   # Write cmd latency (cycles)
write_latency[200-]            =       178477   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       313849   # Read request latency (cycles)
read_latency[40-59]            =       113408   # Read request latency (cycles)
read_latency[60-79]            =       133986   # Read request latency (cycles)
read_latency[80-99]            =        74169   # Read request latency (cycles)
read_latency[100-119]          =        57333   # Read request latency (cycles)
read_latency[120-139]          =        46840   # Read request latency (cycles)
read_latency[140-159]          =        34433   # Read request latency (cycles)
read_latency[160-179]          =        27969   # Read request latency (cycles)
read_latency[180-199]          =        23096   # Read request latency (cycles)
read_latency[200-]             =       231367   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.60461e+08   # Write energy
read_energy                    =  4.25963e+09   # Read energy
act_energy                     =  8.47079e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.98116e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.03737e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85245e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84514e+09   # Active standby energy rank.1
average_read_latency           =      164.817   # Average read request latency (cycles)
average_interarrival           =      8.00714   # Average request interarrival latency (cycles)
total_energy                   =  1.90713e+10   # Total energy (pJ)
average_power                  =      1907.13   # Average power (mW)
average_bandwidth              =       10.657   # Average bandwidth
