{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636649499663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636649499670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 00:51:39 2021 " "Processing started: Fri Nov 12 00:51:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636649499670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649499670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649499670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636649500775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636649500775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "src/tristate.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649509962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649509962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "src/testbench.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/testbench.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649509970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649509970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "src/test_memory.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649509979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649509979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "src/SLC3_2.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649509988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649509988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "src/slc3.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649509997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649509997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "src/regfile.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649510008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/Reg_16.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/Reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649510018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplexer.sv 4 4 " "Found 4 design units, including 4 entities, in source file src/multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4_1 " "Found entity 1: multiplexer4_1" {  } { { "src/multiplexer.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510032 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplexer2_1 " "Found entity 2: multiplexer2_1" {  } { { "src/multiplexer.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/multiplexer.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510032 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexer2_1_3 " "Found entity 3: multiplexer2_1_3" {  } { { "src/multiplexer.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/multiplexer.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510032 ""} { "Info" "ISGN_ENTITY_NAME" "4 tristate_gate " "Found entity 4: tristate_gate" {  } { { "src/multiplexer.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/multiplexer.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649510032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "src/memory_contents.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649510041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "src/Mem2IO.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649510050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "src/lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649510059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "src/ISDU.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649510068 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "src/HexDriver.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636649510077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "src/HexDriver.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649510080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "src/datapath.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649510090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN " "Found entity 1: BEN" {  } { { "src/BEN.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/BEN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649510101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636649510112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649510112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TEST_Out datapath.sv(211) " "Verilog HDL Implicit Net warning at datapath.sv(211): created implicit net for \"TEST_Out\"" {  } { { "src/datapath.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv" 211 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636649510214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "src/lab6_toplevel.sv" "my_slc" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "src/slc3.sv" "hex_driver3" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/slc3.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "src/slc3.sv" "d0" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/slc3.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2_1 slc3:my_slc\|datapath:d0\|multiplexer2_1:Mux_DR " "Elaborating entity \"multiplexer2_1\" for hierarchy \"slc3:my_slc\|datapath:d0\|multiplexer2_1:Mux_DR\"" {  } { { "src/datapath.sv" "Mux_DR" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer4_1 slc3:my_slc\|datapath:d0\|multiplexer4_1:Mux_PC " "Elaborating entity \"multiplexer4_1\" for hierarchy \"slc3:my_slc\|datapath:d0\|multiplexer4_1:Mux_PC\"" {  } { { "src/datapath.sv" "Mux_PC" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2_1 slc3:my_slc\|datapath:d0\|multiplexer2_1:Mux_SR2 " "Elaborating entity \"multiplexer2_1\" for hierarchy \"slc3:my_slc\|datapath:d0\|multiplexer2_1:Mux_SR2\"" {  } { { "src/datapath.sv" "Mux_SR2" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register slc3:my_slc\|datapath:d0\|register:Reg_PC " "Elaborating entity \"register\" for hierarchy \"slc3:my_slc\|datapath:d0\|register:Reg_PC\"" {  } { { "src/datapath.sv" "Reg_PC" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register slc3:my_slc\|datapath:d0\|register:Reg_LED " "Elaborating entity \"register\" for hierarchy \"slc3:my_slc\|datapath:d0\|register:Reg_LED\"" {  } { { "src/datapath.sv" "Reg_LED" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile slc3:my_slc\|datapath:d0\|regfile:RegFile " "Elaborating entity \"regfile\" for hierarchy \"slc3:my_slc\|datapath:d0\|regfile:RegFile\"" {  } { { "src/datapath.sv" "RegFile" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:my_slc\|datapath:d0\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"slc3:my_slc\|datapath:d0\|ALU:ALU\"" {  } { { "src/datapath.sv" "ALU" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN slc3:my_slc\|datapath:d0\|BEN:BEN_ " "Elaborating entity \"BEN\" for hierarchy \"slc3:my_slc\|datapath:d0\|BEN:BEN_\"" {  } { { "src/datapath.sv" "BEN_" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_gate slc3:my_slc\|datapath:d0\|tristate_gate:Tristate_Gate " "Elaborating entity \"tristate_gate\" for hierarchy \"slc3:my_slc\|datapath:d0\|tristate_gate:Tristate_Gate\"" {  } { { "src/datapath.sv" "Tristate_Gate" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510302 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiplexer.sv(62) " "Verilog HDL Case Statement information at multiplexer.sv(62): all case item expressions in this case statement are onehot" {  } { { "src/multiplexer.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/multiplexer.sv" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1636649510303 "|lab6_toplevel|slc3:my_slc|datapath:d0|tristate_gate:Tristate_Gate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "src/slc3.sv" "memory_subsystem" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/slc3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "src/slc3.sv" "tr0" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/slc3.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "src/slc3.sv" "state_controller" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510315 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ISDU.sv(272) " "Verilog HDL Case Statement warning at ISDU.sv(272): case item expression covers a value already covered by a previous case item" {  } { { "src/ISDU.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/ISDU.sv" 272 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1636649510317 "|lab6_toplevel|slc3:my_slc|ISDU:state_controller"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_CASE_WITH_OVERLAP" "ISDU.sv(146) " "SystemVerilog warning at ISDU.sv(146): unique case statement has overlapping case items" {  } { { "src/ISDU.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/ISDU.sv" 146 0 0 } }  } 0 10829 "SystemVerilog warning at %1!s!: unique case statement has overlapping case items" 0 0 "Analysis & Synthesis" 0 -1 1636649510318 "|lab6_toplevel|slc3:my_slc|ISDU:state_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(327) " "Verilog HDL Case Statement information at ISDU.sv(327): all case item expressions in this case statement are onehot" {  } { { "src/ISDU.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/ISDU.sv" 327 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1636649510318 "|lab6_toplevel|slc3:my_slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "src/lab6_toplevel.sv" "my_test_memory" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "src/test_memory.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636649510325 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "src/test_memory.sv" "parser" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649510327 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|BEN:BEN_\|p " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|BEN:BEN_\|p\" feeding internal logic into a wire" {  } { { "src/BEN.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/BEN.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636649510548 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|BEN:BEN_\|z " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|BEN:BEN_\|z\" feeding internal logic into a wire" {  } { { "src/BEN.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/BEN.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636649510548 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|BEN:BEN_\|n " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|BEN:BEN_\|n\" feeding internal logic into a wire" {  } { { "src/BEN.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/BEN.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636649510548 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1636649510548 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636649511035 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "src/lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636649511235 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "src/lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636649511235 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "src/lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636649511235 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "src/lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636649511235 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "src/lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636649511235 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "src/lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636649511235 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "src/lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636649511235 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636649511235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636649511314 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636649512032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/output_files/Lab6.map.smsg " "Generated suppressed messages file D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/output_files/Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649512081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636649512216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636649512216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "938 " "Implemented 938 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636649512324 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636649512324 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1636649512324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "809 " "Implemented 809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636649512324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636649512324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636649512341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 00:51:52 2021 " "Processing ended: Fri Nov 12 00:51:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636649512341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636649512341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636649512341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636649512341 ""}
