Source Block: hdl/library/axi_dmac/axi_dmac_transfer.v@208:218@HdlIdDef
wire src_enabled;

wire req_valid_gated;
wire req_ready_gated;

wire abort_req;

axi_dmac_reset_manager #(
  .ASYNC_CLK_REQ_SRC (ASYNC_CLK_REQ_SRC),
  .ASYNC_CLK_SRC_DEST (ASYNC_CLK_SRC_DEST),
  .ASYNC_CLK_DEST_REQ (ASYNC_CLK_DEST_REQ)

Diff Content:
- 213 wire abort_req;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_dmac_transfer.v@206:216
wire src_resetn;
wire src_enable;
wire src_enabled;

wire req_valid_gated;
wire req_ready_gated;

wire abort_req;

axi_dmac_reset_manager #(
  .ASYNC_CLK_REQ_SRC (ASYNC_CLK_REQ_SRC),

