#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Sep 23 22:19:12 2025
# Process ID: 3999174
# Current directory: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog
# Command line: vivado -mode batch -source run_vivado.tcl
# Log file: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/vivado.log
# Journal file: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/vivado.jou
# Running On: super-test, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 21, Host memory: 134761 MB
#-----------------------------------------------------------
source run_vivado.tcl
# source ./settings.tcl
## set top_module activation_accelerator
## set language verilog
## set family zynquplus
## set device xck26
## set package -sfvc784
## set speed -2LV-c
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:activation_accelerator:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project activation_accelerator
# dict set report_options hls_solution baseline
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1 activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_buf0_RAM_AUTO_1R1W activation_accelerator_x_RAM_AUTO_1R1W activation_accelerator_gmem0_m_axi activation_accelerator_gmem1_m_axi activation_accelerator_gmem2_m_axi activation_accelerator_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1699.031 ; gain = 5.023 ; free physical = 7813 ; free virtual = 89307
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem2' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.0 
Please resolve any mismatches by directly setting properties on BD cell </hls_inst> to completely resolve these warnings.
Wrote  : </data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2093.426 ; gain = 72.035 ; free physical = 7098 ; free virtual = 88628
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-09-23 22:19:42 CST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep 23 22:19:42 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Sep 23 22:19:42 2025] Launched synth_1...
Run output will be captured here: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/runme.log
[Tue Sep 23 22:19:42 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 33945
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1715.105 ; gain = 9.023 ; free physical = 2380 ; free virtual = 82771
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4005932
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2916.691 ; gain = 226.828 ; free physical = 1134 ; free virtual = 81308
Synthesis current peak Physical Memory [PSS] (MB): peak = 2383.099; parent = 2141.262; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3824.285; parent = 2922.633; children = 901.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/.Xil/Vivado-4005126-super-test/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/.Xil/Vivado-4005126-super-test/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2990.598 ; gain = 300.734 ; free physical = 1437 ; free virtual = 81432
Synthesis current peak Physical Memory [PSS] (MB): peak = 2383.099; parent = 2141.262; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3952.738; parent = 2990.602; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3005.441 ; gain = 315.578 ; free physical = 1435 ; free virtual = 81430
Synthesis current peak Physical Memory [PSS] (MB): peak = 2383.099; parent = 2141.262; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3967.582; parent = 3005.445; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3005.441 ; gain = 315.578 ; free physical = 1436 ; free virtual = 81431
Synthesis current peak Physical Memory [PSS] (MB): peak = 2383.099; parent = 2141.262; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3967.582; parent = 3005.445; children = 962.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3005.441 ; gain = 0.000 ; free physical = 1428 ; free virtual = 81423
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.285 ; gain = 0.000 ; free physical = 1479 ; free virtual = 81315
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3088.285 ; gain = 0.000 ; free physical = 1477 ; free virtual = 81314
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3088.285 ; gain = 398.422 ; free physical = 1651 ; free virtual = 81288
Synthesis current peak Physical Memory [PSS] (MB): peak = 2383.099; parent = 2143.212; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4050.426; parent = 3088.289; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3088.285 ; gain = 398.422 ; free physical = 1650 ; free virtual = 81287
Synthesis current peak Physical Memory [PSS] (MB): peak = 2383.099; parent = 2143.212; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4050.426; parent = 3088.289; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3088.285 ; gain = 398.422 ; free physical = 1652 ; free virtual = 81289
Synthesis current peak Physical Memory [PSS] (MB): peak = 2383.099; parent = 2143.212; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4050.426; parent = 3088.289; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3088.285 ; gain = 398.422 ; free physical = 1651 ; free virtual = 81289
Synthesis current peak Physical Memory [PSS] (MB): peak = 2383.099; parent = 2143.212; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4050.426; parent = 3088.289; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3088.285 ; gain = 398.422 ; free physical = 1610 ; free virtual = 81252
Synthesis current peak Physical Memory [PSS] (MB): peak = 2383.099; parent = 2143.212; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4050.426; parent = 3088.289; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3543.129 ; gain = 853.266 ; free physical = 1617 ; free virtual = 80541
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.011; parent = 2704.221; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4505.270; parent = 3543.133; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3544.129 ; gain = 854.266 ; free physical = 1615 ; free virtual = 80539
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.487; parent = 2704.697; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4506.270; parent = 3544.133; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3563.160 ; gain = 873.297 ; free physical = 1610 ; free virtual = 80534
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.108; parent = 2705.318; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4525.301; parent = 3563.164; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3569.098 ; gain = 879.234 ; free physical = 1584 ; free virtual = 80446
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.233; parent = 2705.443; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4531.238; parent = 3569.102; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3569.098 ; gain = 879.234 ; free physical = 1582 ; free virtual = 80445
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.249; parent = 2705.459; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4531.238; parent = 3569.102; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3569.098 ; gain = 879.234 ; free physical = 1581 ; free virtual = 80443
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.284; parent = 2705.494; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4531.238; parent = 3569.102; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3569.098 ; gain = 879.234 ; free physical = 1580 ; free virtual = 80443
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.362; parent = 2705.572; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4531.238; parent = 3569.102; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3569.098 ; gain = 879.234 ; free physical = 1578 ; free virtual = 80441
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.362; parent = 2705.572; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4531.238; parent = 3569.102; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3569.098 ; gain = 879.234 ; free physical = 1577 ; free virtual = 80440
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.394; parent = 2705.604; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4531.238; parent = 3569.102; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3569.098 ; gain = 879.234 ; free physical = 1575 ; free virtual = 80438
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.409; parent = 2705.619; children = 241.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4531.238; parent = 3569.102; children = 962.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3569.098 ; gain = 796.391 ; free physical = 1606 ; free virtual = 80469
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3569.105 ; gain = 879.234 ; free physical = 1612 ; free virtual = 80475
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3569.105 ; gain = 0.000 ; free physical = 1597 ; free virtual = 80460
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3606.754 ; gain = 0.000 ; free physical = 1613 ; free virtual = 80477
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7475baa0
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 3606.754 ; gain = 1830.383 ; free physical = 1814 ; free virtual = 80678
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 23 22:24:28 2025...
[Tue Sep 23 22:24:39 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:04:30 ; elapsed = 00:04:57 . Memory (MB): peak = 2093.426 ; gain = 0.000 ; free physical = 4194 ; free virtual = 82878
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-09-23 22:24:39 CST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2991.547 ; gain = 0.000 ; free physical = 3397 ; free virtual = 82089
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.559 ; gain = 0.000 ; free physical = 3615 ; free virtual = 81898
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 21 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3015.559 ; gain = 922.133 ; free physical = 3615 ; free virtual = 81897
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-09-23 22:24:58 CST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/activation_accelerator_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/activation_accelerator_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/activation_accelerator_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 4545.172 ; gain = 1529.613 ; free physical = 2472 ; free virtual = 80764
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/activation_accelerator_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/activation_accelerator_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/activation_accelerator_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xck26-sfvc784-2LV-c                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 6.99%  | OK     |
#  | FD                                                        | 50%       | 2.91%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.96%  | OK     |
#  | CARRY8                                                    | 25%       | 3.32%  | OK     |
#  | MUXF7                                                     | 15%       | 0.68%  | OK     |
#  | DSP                                                       | 80%       | 1.68%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 62.85% | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 32.27% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 2196      | 197    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/report/activation_accelerator_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 8 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-09-23 22:25:52 CST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-09-23 22:25:52 CST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-09-23 22:25:52 CST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-09-23 22:25:52 CST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-09-23 22:25:53 CST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-09-23 22:25:53 CST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-09-23 22:25:53 CST
HLS EXTRACTION: synth area_totals:  0 117120 234240 1248 288 0 64
HLS EXTRACTION: synth area_current: 0 8186 6805 21 181 0 555 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 117120 LUT 8186 AVAIL_FF 234240 FF 6805 AVAIL_DSP 1248 DSP 21 AVAIL_BRAM 288 BRAM 181 AVAIL_URAM 64 URAM 0 LATCH 0 SRL 555 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/activation_accelerator_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             activation_accelerator
Solution:            baseline
Device target:       xck26-sfvc784-2LV-c
Report date:         Tue Sep 23 22:25:53 CST 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           8186
FF:            6805
DSP:             21
BRAM:           181
URAM:             0
LATCH:            0
SRL:            555
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.249
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-09-23 22:25:53 CST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Sep 23 22:25:56 2025] Launched impl_1...
Run output will be captured here: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/runme.log
[Tue Sep 23 22:25:56 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 33945
Command: open_checkpoint /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2683.684 ; gain = 0.000 ; free physical = 1100 ; free virtual = 79189
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 574 ; free virtual = 78614
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 21 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 1cdf5454
----- Checksum: PlaceDB: 00000000 ShapeSum: 1cdf5454 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3133.211 ; gain = 1437.566 ; free physical = 573 ; free virtual = 78614
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3245.773 ; gain = 109.594 ; free physical = 595 ; free virtual = 78586

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e4a60577

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3245.773 ; gain = 0.000 ; free physical = 595 ; free virtual = 78586

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_23__0 into driver instance bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_29__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/fifo_rctl/sect_addr_buf[63]_i_1__1 into driver instance bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_2__0, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/fifo_rctl/sect_addr_buf[63]_i_1__0 into driver instance bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238/flow_control_loop_pipe_sequential_init_U/i_5_cast_reg_115[14]_i_2 into driver instance bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238/flow_control_loop_pipe_sequential_init_U/i_5_fu_32[15]_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230/flow_control_loop_pipe_sequential_init_U/i_6_cast_reg_115[14]_i_2 into driver instance bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230/flow_control_loop_pipe_sequential_init_U/i_6_fu_32[15]_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222/flow_control_loop_pipe_sequential_init_U/i_7_cast_reg_115[14]_i_2 into driver instance bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222/flow_control_loop_pipe_sequential_init_U/i_7_fu_32[15]_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214/flow_control_loop_pipe_sequential_init_U/i_8_cast_reg_115[14]_i_2 into driver instance bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214/flow_control_loop_pipe_sequential_init_U/i_8_fu_32[15]_i_4, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258/flow_control_loop_pipe_sequential_init_U/i_2_cast_reg_115[14]_i_2 into driver instance bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258/flow_control_loop_pipe_sequential_init_U/i_2_fu_32[15]_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326/flow_control_loop_pipe_sequential_init_U/i_11_cast_reg_157[14]_i_2 into driver instance bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326/flow_control_loop_pipe_sequential_init_U/i_11_fu_42[15]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319/fadd_32ns_32ns_32_4_full_dsp_1_U32/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_23 into driver instance bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319/fadd_32ns_32ns_32_4_full_dsp_1_U32/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_29, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319/flow_control_loop_pipe_sequential_init_U/i_12_cast_reg_161[14]_i_2 into driver instance bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319/flow_control_loop_pipe_sequential_init_U/i_12_fu_42[15]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 2257 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a86802f7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3464.652 ; gain = 24.012 ; free physical = 582 ; free virtual = 78573
INFO: [Opt 31-389] Phase Retarget created 82 cells and removed 115 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 22 load pin(s).
Phase 2 Constant propagation | Checksum: 36f8d42b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3464.652 ; gain = 24.012 ; free physical = 580 ; free virtual = 78572
INFO: [Opt 31-389] Phase Constant propagation created 52 cells and removed 86 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9e25d8dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3464.652 ; gain = 24.012 ; free physical = 580 ; free virtual = 78572
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 119 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 9e25d8dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3496.668 ; gain = 56.027 ; free physical = 581 ; free virtual = 78573
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9e25d8dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3496.668 ; gain = 56.027 ; free physical = 581 ; free virtual = 78573
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9e25d8dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3496.668 ; gain = 56.027 ; free physical = 581 ; free virtual = 78573
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              82  |             115  |                                              0  |
|  Constant propagation         |              52  |              86  |                                              0  |
|  Sweep                        |               0  |             119  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3496.668 ; gain = 0.000 ; free physical = 581 ; free virtual = 78573
Ending Logic Optimization Task | Checksum: 15606c8ab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3496.668 ; gain = 56.027 ; free physical = 581 ; free virtual = 78573

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 92 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 184
Ending PowerOpt Patch Enables Task | Checksum: 13430ec33

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4265.332 ; gain = 0.000 ; free physical = 961 ; free virtual = 78585
Ending Power Optimization Task | Checksum: 13430ec33

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4265.332 ; gain = 768.664 ; free physical = 990 ; free virtual = 78613

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13430ec33

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4265.332 ; gain = 0.000 ; free physical = 990 ; free virtual = 78613

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4265.332 ; gain = 0.000 ; free physical = 990 ; free virtual = 78613
Ending Netlist Obfuscation Task | Checksum: 174738f35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4265.332 ; gain = 0.000 ; free physical = 990 ; free virtual = 78613
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 4265.332 ; gain = 1132.121 ; free physical = 990 ; free virtual = 78613
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 4841.473 ; gain = 576.141 ; free physical = 556 ; free virtual = 78190
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4841.473 ; gain = 0.000 ; free physical = 550 ; free virtual = 78185
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 895889e7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4841.473 ; gain = 0.000 ; free physical = 550 ; free virtual = 78185
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4841.473 ; gain = 0.000 ; free physical = 550 ; free virtual = 78185

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eae5a590

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4841.473 ; gain = 0.000 ; free physical = 582 ; free virtual = 78218

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 128fe5c82

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4841.473 ; gain = 0.000 ; free physical = 554 ; free virtual = 78193

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 128fe5c82

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4841.473 ; gain = 0.000 ; free physical = 550 ; free virtual = 78188
Phase 1 Placer Initialization | Checksum: 128fe5c82

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4841.473 ; gain = 0.000 ; free physical = 544 ; free virtual = 78183

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 16832994d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4841.473 ; gain = 0.000 ; free physical = 522 ; free virtual = 78163

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 16832994d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4841.473 ; gain = 0.000 ; free physical = 507 ; free virtual = 78148

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1132c2159

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4841.473 ; gain = 0.000 ; free physical = 503 ; free virtual = 78144

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1132c2159

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4877.832 ; gain = 36.359 ; free physical = 627 ; free virtual = 78087

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 17c8c4bd8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4877.832 ; gain = 36.359 ; free physical = 621 ; free virtual = 78080

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1f1f8085e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4909.848 ; gain = 68.375 ; free physical = 606 ; free virtual = 78066

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1f1f8085e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4909.848 ; gain = 68.375 ; free physical = 606 ; free virtual = 78065
Phase 2.1.1 Partition Driven Placement | Checksum: 1f1f8085e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4909.848 ; gain = 68.375 ; free physical = 604 ; free virtual = 78064
Phase 2.1 Floorplanning | Checksum: 18349cdb1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4909.848 ; gain = 68.375 ; free physical = 602 ; free virtual = 78061

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18349cdb1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4909.848 ; gain = 68.375 ; free physical = 592 ; free virtual = 78051

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18349cdb1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4909.848 ; gain = 68.375 ; free physical = 584 ; free virtual = 78043

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 278379861

Time (s): cpu = 00:01:13 ; elapsed = 00:00:31 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 830 ; free virtual = 77987

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 500 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 206 nets or LUTs. Breaked 0 LUT, combined 206 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 823 ; free virtual = 77982

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            206  |                   206  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            206  |                   206  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 128768fc4

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 828 ; free virtual = 77987
Phase 2.4 Global Placement Core | Checksum: 178c38a98

Time (s): cpu = 00:01:20 ; elapsed = 00:00:36 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 822 ; free virtual = 77982
Phase 2 Global Placement | Checksum: 178c38a98

Time (s): cpu = 00:01:20 ; elapsed = 00:00:36 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 829 ; free virtual = 77989

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b2870bc8

Time (s): cpu = 00:01:23 ; elapsed = 00:00:37 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 825 ; free virtual = 77985

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20e2e9025

Time (s): cpu = 00:01:26 ; elapsed = 00:00:38 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 821 ; free virtual = 77982

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1d1dfbbec

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 814 ; free virtual = 77975

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1b0703a50

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 815 ; free virtual = 77976

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1c6c6ce7e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 806 ; free virtual = 77966
Phase 3.3.3 Slice Area Swap | Checksum: 1c6c6ce7e

Time (s): cpu = 00:01:29 ; elapsed = 00:00:40 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 803 ; free virtual = 77964
Phase 3.3 Small Shape DP | Checksum: 1f3e61173

Time (s): cpu = 00:01:33 ; elapsed = 00:00:41 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 922 ; free virtual = 78083

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1cff916bb

Time (s): cpu = 00:01:34 ; elapsed = 00:00:42 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 924 ; free virtual = 78086

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1cc35a7b6

Time (s): cpu = 00:01:34 ; elapsed = 00:00:43 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 924 ; free virtual = 78085
Phase 3 Detail Placement | Checksum: 1cc35a7b6

Time (s): cpu = 00:01:34 ; elapsed = 00:00:43 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 925 ; free virtual = 78086

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 179c2eb5e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.315 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d935e4cb

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 904 ; free virtual = 78065
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 193a41734

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 903 ; free virtual = 78065
Phase 4.1.1.1 BUFG Insertion | Checksum: 179c2eb5e

Time (s): cpu = 00:01:50 ; elapsed = 00:00:48 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 904 ; free virtual = 78066

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.315. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f8ec2658

Time (s): cpu = 00:01:50 ; elapsed = 00:00:48 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 906 ; free virtual = 78068

Time (s): cpu = 00:01:50 ; elapsed = 00:00:48 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 906 ; free virtual = 78068
Phase 4.1 Post Commit Optimization | Checksum: f8ec2658

Time (s): cpu = 00:01:51 ; elapsed = 00:00:48 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 906 ; free virtual = 78069

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f8ec2658

Time (s): cpu = 00:01:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 900 ; free virtual = 78062

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f8ec2658

Time (s): cpu = 00:01:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 900 ; free virtual = 78063
Phase 4.3 Placer Reporting | Checksum: f8ec2658

Time (s): cpu = 00:01:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 903 ; free virtual = 78065

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 903 ; free virtual = 78065

Time (s): cpu = 00:01:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 903 ; free virtual = 78065
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1409dbe74

Time (s): cpu = 00:01:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 903 ; free virtual = 78066
Ending Placer Task | Checksum: f03aaa02

Time (s): cpu = 00:01:57 ; elapsed = 00:00:53 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 903 ; free virtual = 78066
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:05 ; elapsed = 00:00:56 . Memory (MB): peak = 4917.852 ; gain = 76.379 ; free physical = 983 ; free virtual = 78146
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1511 ; free virtual = 78701
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1497 ; free virtual = 78669
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1517 ; free virtual = 78690
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1481 ; free virtual = 78654
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1447 ; free virtual = 78647
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8ba80be1 ConstDB: 0 ShapeSum: 64929e21 RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1342 ; free virtual = 78528
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 2089c9f1 NumContArr: 9112d721 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: b19ca112

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1325 ; free virtual = 78512

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b19ca112

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1272 ; free virtual = 78461

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b19ca112

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1270 ; free virtual = 78459

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: b19ca112

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1272 ; free virtual = 78461

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 157d75b6d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1156 ; free virtual = 78345
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.549  | TNS=0.000  | WHS=0.023  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14377
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12579
  Number of Partially Routed Nets     = 1798
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 11608f4d1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1140 ; free virtual = 78330

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11608f4d1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 1140 ; free virtual = 78330
Phase 3 Initial Routing | Checksum: 20d974cb5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 906 ; free virtual = 78096

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2317
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.009  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 29f984d79

Time (s): cpu = 00:01:35 ; elapsed = 00:00:45 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 679 ; free virtual = 76835

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 20fc9a9c7

Time (s): cpu = 00:01:35 ; elapsed = 00:00:45 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 678 ; free virtual = 76834
Phase 4 Rip-up And Reroute | Checksum: 20fc9a9c7

Time (s): cpu = 00:01:35 ; elapsed = 00:00:46 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 679 ; free virtual = 76834

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20fc9a9c7

Time (s): cpu = 00:01:35 ; elapsed = 00:00:46 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 679 ; free virtual = 76834

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20fc9a9c7

Time (s): cpu = 00:01:35 ; elapsed = 00:00:46 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 679 ; free virtual = 76834
Phase 5 Delay and Skew Optimization | Checksum: 20fc9a9c7

Time (s): cpu = 00:01:35 ; elapsed = 00:00:46 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 680 ; free virtual = 76835

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 217f42df6

Time (s): cpu = 00:01:40 ; elapsed = 00:00:47 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 679 ; free virtual = 76835
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.009  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 217f42df6

Time (s): cpu = 00:01:40 ; elapsed = 00:00:47 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 679 ; free virtual = 76835
Phase 6 Post Hold Fix | Checksum: 217f42df6

Time (s): cpu = 00:01:40 ; elapsed = 00:00:47 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 680 ; free virtual = 76835

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.37079 %
  Global Horizontal Routing Utilization  = 1.51044 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cc2b0ac3

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 668 ; free virtual = 76824

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cc2b0ac3

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 653 ; free virtual = 76808

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cc2b0ac3

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 822 ; free virtual = 76550

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1cc2b0ac3

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 785 ; free virtual = 76513

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.009  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1cc2b0ac3

Time (s): cpu = 00:01:45 ; elapsed = 00:00:50 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 714 ; free virtual = 76442
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:45 ; elapsed = 00:00:50 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 776 ; free virtual = 76504

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:57 ; elapsed = 00:00:53 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 776 ; free virtual = 76504
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 856 ; free virtual = 76614
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4917.852 ; gain = 0.000 ; free physical = 565 ; free virtual = 76014
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4933.859 ; gain = 16.008 ; free physical = 646 ; free virtual = 74234
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Sep 23 22:30:08 2025...
[Tue Sep 23 22:30:23 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:04:28 . Memory (MB): peak = 4625.211 ; gain = 0.000 ; free physical = 4119 ; free virtual = 77241
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-09-23 22:30:23 CST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4625.211 ; gain = 0.000 ; free physical = 4019 ; free virtual = 77141
INFO: [Netlist 29-17] Analyzing 905 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4659.797 ; gain = 9.672 ; free physical = 3794 ; free virtual = 76916
Restored from archive | CPU: 2.110000 secs | Memory: 20.244896 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4659.797 ; gain = 9.672 ; free physical = 3794 ; free virtual = 76916
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4659.797 ; gain = 0.000 ; free physical = 3794 ; free virtual = 76915
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 15 instances
  DSP48E1 => DSP48E2 (inverted pins: ALUMODE[1], ALUMODE[0]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  DSP48E1 => DSP48E2 (inverted pins: OPMODE[3], OPMODE[2]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4659.797 ; gain = 34.586 ; free physical = 3794 ; free virtual = 76916
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-09-23 22:30:37 CST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/activation_accelerator_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/activation_accelerator_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/activation_accelerator_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/activation_accelerator_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/activation_accelerator_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/activation_accelerator_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/activation_accelerator_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 3 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xck26-sfvc784-2LV-c                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 6.61%  | OK     |
#  | FD                                                        | 50%       | 2.87%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.65%  | OK     |
#  | CARRY8                                                    | 25%       | 3.31%  | OK     |
#  | MUXF7                                                     | 15%       | 0.68%  | OK     |
#  | DSP                                                       | 80%       | 1.68%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 62.85% | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 32.27% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 2196      | 192    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/report/activation_accelerator_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 10 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-09-23 22:30:53 CST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-09-23 22:30:53 CST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-09-23 22:30:53 CST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-09-23 22:30:54 CST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-09-23 22:30:54 CST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-09-23 22:30:54 CST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-09-23 22:30:54 CST
HLS EXTRACTION: impl area_totals:  0 117120 234240 1248 288 14640 64
HLS EXTRACTION: impl area_current: 0 7738 6733 21 181 0 374 1661 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 117120 LUT 7738 AVAIL_FF 234240 FF 6733 AVAIL_DSP 1248 DSP 21 AVAIL_BRAM 288 BRAM 181 AVAIL_URAM 64 URAM 0 LATCH 0 SRL 374 AVAIL_CLB 14640 CLB 1661
INFO: HLS-REPORT: generated /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/activation_accelerator_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             activation_accelerator
Solution:            baseline
Device target:       xck26-sfvc784-2LV-c
Report date:         Tue Sep 23 22:30:54 CST 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           7738
FF:            6733
DSP:             21
BRAM:           181
URAM:             0
LATCH:            0
SRL:            374
CLB:           1661

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.249
CP achieved post-implementation: 7.984
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2025-09-23 22:30:54 CST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=2.015978, worst hold slack (WHS)=0.055000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-09-23 22:30:54 CST
INFO: [Common 17-206] Exiting Vivado at Tue Sep 23 22:30:54 2025...
