Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: DEA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DEA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DEA"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : DEA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/bluelabuser/temp/yoda/DEA/UART_Receiver.v" into library work
Parsing module <UART_Receiver>.
Analyzing Verilog file "/home/bluelabuser/temp/yoda/DEA/Debounce.v" into library work
Parsing module <Debounce>.
Analyzing Verilog file "/home/bluelabuser/temp/yoda/DEA/DEA.v" into library work
Parsing module <DEA>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DEA>.

Elaborating module <UART_Receiver(N=14,Full=14'b10011100001111)>.

Elaborating module <Debounce>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DEA>.
    Related source file is "/home/bluelabuser/temp/yoda/DEA/DEA.v".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <userData>, simulation mismatch.
    Found 100x8-bit dual-port RAM <Mram_userData> for signal <userData>.
    Found 1-bit register for signal <Rx_Ack>.
    Found 7-bit register for signal <charCount>.
    Found 1-bit register for signal <prevBusyState>.
    Found 1-bit register for signal <prevCharBtnPreviousState>.
    Found 1-bit register for signal <nextCharBtnPreviousState>.
    Found 7-bit register for signal <currentCharIndex>.
    Found 7-bit subtractor for signal <charCount[6]_GND_1_o_sub_9_OUT> created at line 75.
    Found 7-bit subtractor for signal <currentCharIndex[6]_GND_1_o_sub_10_OUT> created at line 77.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_15_OUT> created at line 86.
    Found 7-bit adder for signal <charCount[6]_GND_1_o_add_3_OUT> created at line 63.
    Found 7-bit adder for signal <currentCharIndex[6]_GND_1_o_add_16_OUT> created at line 89.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_2_OUT<6:0>> created at line 62.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_24_OUT<6:0>> created at line 136.
    Found 32-bit comparator equal for signal <GND_1_o_GND_1_o_equal_16_o> created at line 86
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <DEA> synthesized.

Synthesizing Unit <UART_Receiver>.
    Related source file is "/home/bluelabuser/temp/yoda/DEA/UART_Receiver.v".
        N = 14
        Full = 14'b10011100001111
    Found 1-bit register for signal <tAck>.
    Found 1-bit register for signal <tReset>.
    Found 8-bit register for signal <Data>.
    Found 1-bit register for signal <Ready>.
    Found 1-bit register for signal <NewData>.
    Found 14-bit register for signal <Count>.
    Found 2-bit register for signal <State>.
    Found 3-bit register for signal <BitCount>.
    Found 8-bit register for signal <Temp>.
    Found 1-bit register for signal <tRx>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | tReset_Ack_OR_32_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit subtractor for signal <Count[13]_GND_2_o_sub_27_OUT> created at line 128.
    Found 3-bit adder for signal <BitCount[2]_GND_2_o_add_18_OUT> created at line 122.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_Receiver> synthesized.

Synthesizing Unit <Debounce>.
    Related source file is "/home/bluelabuser/temp/yoda/DEA/Debounce.v".
    Found 1-bit register for signal <Delaying>.
    Found 22-bit register for signal <DeadTime>.
    Found 1-bit register for signal <NextState>.
    Found 22-bit adder for signal <DeadTime[21]_GND_3_o_add_5_OUT> created at line 38.
    Found 1-bit comparator not equal for signal <n0000> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 100x8-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 9
 14-bit subtractor                                     : 1
 22-bit adder                                          : 2
 3-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit addsub                                          : 1
 7-bit subtractor                                      : 2
 8-bit subtractor                                      : 1
# Registers                                            : 21
 1-bit register                                        : 13
 14-bit register                                       : 1
 22-bit register                                       : 2
 3-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 3
 1-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DEA>.
The following registers are absorbed into counter <charCount>: 1 register on signal <charCount>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_userData> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     clkA           | connected to signal <Clk_100M>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <GND_1_o_GND_1_o_sub_2_OUT> |          |
    |     diA            | connected to signal <Rx_Data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     addrB          | connected to signal <GND_1_o_GND_1_o_sub_24_OUT> |          |
    |     doB            | connected to signal <LEDs>          |          |
    -----------------------------------------------------------------------
Unit <DEA> synthesized (advanced).

Synthesizing (advanced) Unit <Debounce>.
The following registers are absorbed into counter <DeadTime>: 1 register on signal <DeadTime>.
Unit <Debounce> synthesized (advanced).

Synthesizing (advanced) Unit <UART_Receiver>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <UART_Receiver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 100x8-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 5
 3-bit adder                                           : 1
 7-bit addsub                                          : 1
 7-bit subtractor                                      : 2
 8-bit subtractor                                      : 1
# Counters                                             : 4
 14-bit down counter                                   : 1
 22-bit up counter                                     : 2
 7-bit up counter                                      : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Comparators                                          : 3
 1-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
# Multiplexers                                         : 7
 14-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <receiver/FSM_0> on signal <State[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
 11    | 10
-------------------

Optimizing unit <DEA> ...

Optimizing unit <UART_Receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DEA, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 106
 Flip-Flops                                            : 106

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DEA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 294
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 43
#      LUT2                        : 11
#      LUT3                        : 22
#      LUT4                        : 12
#      LUT5                        : 23
#      LUT6                        : 47
#      MUXCY                       : 55
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 106
#      FD                          : 3
#      FDE                         : 67
#      FDR                         : 21
#      FDRE                        : 15
# RAMS                             : 8
#      RAM64M                      : 4
#      RAM64X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             106  out of  126800     0%  
 Number of Slice LUTs:                  203  out of  63400     0%  
    Number used as Logic:               179  out of  63400     0%  
    Number used as Memory:               24  out of  19000     0%  
       Number used as RAM:               24

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    217
   Number with an unused Flip Flop:     111  out of    217    51%  
   Number with an unused LUT:            14  out of    217     6%  
   Number of fully used LUT-FF pairs:    92  out of    217    42%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  13  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_100M                           | BUFGP                  | 114   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.907ns (Maximum Frequency: 344.009MHz)
   Minimum input arrival time before clock: 1.384ns
   Maximum output required time after clock: 2.197ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_100M'
  Clock period: 2.907ns (frequency: 344.009MHz)
  Total number of paths / destination ports: 2650 / 312
-------------------------------------------------------------------------
Delay:               2.907ns (Levels of Logic = 3)
  Source:            charCount_1 (FF)
  Destination:       currentCharIndex_0 (FF)
  Source Clock:      Clk_100M rising
  Destination Clock: Clk_100M rising

  Data Path: charCount_1 to currentCharIndex_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.361   0.743  charCount_1 (charCount_1)
     LUT6:I1->O            1   0.097   0.556  _n00773 (_n00773)
     LUT6:I2->O            2   0.097   0.299  _n00774 (_n0077)
     LUT2:I1->O            7   0.097   0.307  Reset_OR_DriverANDClockEnable1 (Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.349          currentCharIndex_0
    ----------------------------------------
    Total                      2.907ns (1.001ns logic, 1.906ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_100M'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              1.384ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Mram_userData1 (RAM)
  Destination Clock: Clk_100M rising

  Data Path: Reset to Mram_userData1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.584  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            4   0.097   0.293  write_ctrl (write_ctrl)
     RAM64M:WE                 0.408          Mram_userData1
    ----------------------------------------
    Total                      1.384ns (0.506ns logic, 0.878ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_100M'
  Total number of paths / destination ports: 104 / 8
-------------------------------------------------------------------------
Offset:              2.197ns (Levels of Logic = 4)
  Source:            currentCharIndex_5 (FF)
  Destination:       LEDs<7> (PAD)
  Source Clock:      Clk_100M rising

  Data Path: currentCharIndex_5 to LEDs<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.361   0.593  currentCharIndex_5 (currentCharIndex_5)
     LUT4:I0->O            4   0.097   0.293  Msub_GND_1_o_GND_1_o_sub_24_OUT<6:0>_xor<5>11 (GND_1_o_GND_1_o_sub_24_OUT<5>)
     RAM64X1D:DPRA5->DPO    1   0.097   0.379  Mram_userData31 (N18)
     LUT3:I1->O            1   0.097   0.279  inst_LPM_MUX611 (LEDs_6_OBUF)
     OBUF:I->O                 0.000          LEDs_6_OBUF (LEDs<6>)
    ----------------------------------------
    Total                      2.197ns (0.652ns logic, 1.545ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    2.907|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.88 secs
 
--> 


Total memory usage is 506964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

