{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601249726792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601249726797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 17:35:26 2020 " "Processing started: Sun Sep 27 17:35:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601249726797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601249726797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW4P2 -c HW4P2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW4P2 -c HW4P2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601249726797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601249727382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601249727382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4p2.v 1 1 " "Found 1 design units, including 1 entities, in source file hw4p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW4P2 " "Found entity 1: HW4P2" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601249743183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601249743183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW4P2 " "Elaborating entity \"HW4P2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601249743233 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "P HW4P2.v(26) " "Verilog HDL Always Construct warning at HW4P2.v(26): variable \"P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1601249743234 "|HW4P2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q HW4P2.v(30) " "Verilog HDL Always Construct warning at HW4P2.v(30): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1601249743234 "|HW4P2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW4P2.v(30) " "Verilog HDL assignment warning at HW4P2.v(30): truncated value with size 32 to match size of target (4)" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601249743234 "|HW4P2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q HW4P2.v(32) " "Verilog HDL Always Construct warning at HW4P2.v(32): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1601249743234 "|HW4P2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q HW4P2.v(16) " "Verilog HDL Always Construct warning at HW4P2.v(16): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1601249743234 "|HW4P2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TC HW4P2.v(16) " "Verilog HDL Always Construct warning at HW4P2.v(16): inferring latch(es) for variable \"TC\", which holds its previous value in one or more paths through the always construct" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1601249743234 "|HW4P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TC HW4P2.v(16) " "Inferred latch for \"TC\" at HW4P2.v(16)" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601249743234 "|HW4P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] HW4P2.v(16) " "Inferred latch for \"Q\[0\]\" at HW4P2.v(16)" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601249743234 "|HW4P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] HW4P2.v(16) " "Inferred latch for \"Q\[1\]\" at HW4P2.v(16)" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601249743234 "|HW4P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] HW4P2.v(16) " "Inferred latch for \"Q\[2\]\" at HW4P2.v(16)" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601249743234 "|HW4P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] HW4P2.v(16) " "Inferred latch for \"Q\[3\]\" at HW4P2.v(16)" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601249743234 "|HW4P2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Q\[0\]\$latch " "Latch Q\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PE " "Ports D and ENA on the latch are fed by the same signal PE" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1601249743652 ""}  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1601249743652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Q\[1\]\$latch " "Latch Q\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PE " "Ports D and ENA on the latch are fed by the same signal PE" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1601249743652 ""}  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1601249743652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Q\[2\]\$latch " "Latch Q\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PE " "Ports D and ENA on the latch are fed by the same signal PE" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1601249743652 ""}  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1601249743652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Q\[3\]\$latch " "Latch Q\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PE " "Ports D and ENA on the latch are fed by the same signal PE" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1601249743652 ""}  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1601249743652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601249743752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601249744402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601249744402 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CP " "No output dependent on input pin \"CP\"" {  } { { "HW4P2.v" "" { Text "E:/repos/ECEN5863_HW/HW4/HW4P2/HW4P2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601249744453 "|HW4P2|CP"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601249744453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601249744458 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601249744458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601249744458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601249744458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601249744473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 17:35:44 2020 " "Processing ended: Sun Sep 27 17:35:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601249744473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601249744473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601249744473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601249744473 ""}
