{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 15:49:39 2024 " "Info: Processing started: Tue Mar 19 15:49:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off my_computer -c my_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off my_computer -c my_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 232 1304 1472 248 "CLK" "" } { 672 1032 1096 684 "clk" "" } { 856 952 1032 872 "clk" "" } { 808 1504 1544 824 "clk" "" } { 688 1312 1400 704 "clk" "" } { 680 536 632 696 "clk" "" } { 184 848 888 200 "clk" "" } { 224 1472 1512 240 "clk" "" } { 1056 856 896 1072 "clk" "" } { 1072 1112 1160 1088 "clk" "" } } } } { "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register ir:inst2\|t\[1\] memory stack_memory:inst15\|altsyncram:memory_rtl_0\|altsyncram_vif1:auto_generated\|ram_block1a0~porta_datain_reg3 45.92 MHz 21.778 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 45.92 MHz between source register \"ir:inst2\|t\[1\]\" and destination memory \"stack_memory:inst15\|altsyncram:memory_rtl_0\|altsyncram_vif1:auto_generated\|ram_block1a0~porta_datain_reg3\" (period= 21.778 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.645 ns + Longest register memory " "Info: + Longest register to memory delay is 10.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst2\|t\[1\] 1 REG LCFF_X20_Y5_N27 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N27; Fanout = 13; REG Node = 'ir:inst2\|t\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst2|t[1] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.366 ns) 1.957 ns reg_group:inst6\|Mux5~0 2 COMB LCCOMB_X19_Y5_N18 1 " "Info: 2: + IC(1.591 ns) + CELL(0.366 ns) = 1.957 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 1; COMB Node = 'reg_group:inst6\|Mux5~0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { ir:inst2|t[1] reg_group:inst6|Mux5~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 3.267 ns reg_group:inst6\|Mux5~1 3 COMB LCCOMB_X19_Y3_N0 7 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 3.267 ns; Loc. = LCCOMB_X19_Y3_N0; Fanout = 7; COMB Node = 'reg_group:inst6\|Mux5~1'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { reg_group:inst6|Mux5~0 reg_group:inst6|Mux5~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.206 ns) 4.569 ns au:inst7\|Add0~6 4 COMB LCCOMB_X20_Y4_N28 2 " "Info: 4: + IC(1.096 ns) + CELL(0.206 ns) = 4.569 ns; Loc. = LCCOMB_X20_Y4_N28; Fanout = 2; COMB Node = 'au:inst7\|Add0~6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { reg_group:inst6|Mux5~1 au:inst7|Add0~6 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.706 ns) 5.647 ns au:inst7\|Add0~16 5 COMB LCCOMB_X20_Y4_N14 2 " "Info: 5: + IC(0.372 ns) + CELL(0.706 ns) = 5.647 ns; Loc. = LCCOMB_X20_Y4_N14; Fanout = 2; COMB Node = 'au:inst7\|Add0~16'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { au:inst7|Add0~6 au:inst7|Add0~16 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.153 ns au:inst7\|Add0~17 6 COMB LCCOMB_X20_Y4_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 6.153 ns; Loc. = LCCOMB_X20_Y4_N16; Fanout = 1; COMB Node = 'au:inst7\|Add0~17'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst7|Add0~16 au:inst7|Add0~17 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 7.022 ns au:inst7\|t\[3\]~45 7 COMB LCCOMB_X21_Y4_N10 1 " "Info: 7: + IC(0.663 ns) + CELL(0.206 ns) = 7.022 ns; Loc. = LCCOMB_X21_Y4_N10; Fanout = 1; COMB Node = 'au:inst7\|t\[3\]~45'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { au:inst7|Add0~17 au:inst7|t[3]~45 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/au.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 7.581 ns inst12\[3\]~23 8 COMB LCCOMB_X21_Y4_N30 3 " "Info: 8: + IC(0.353 ns) + CELL(0.206 ns) = 7.581 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 3; COMB Node = 'inst12\[3\]~23'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { au:inst7|t[3]~45 inst12[3]~23 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.206 ns) 8.898 ns inst12\[3\]~24 9 COMB LCCOMB_X20_Y5_N24 4 " "Info: 9: + IC(1.111 ns) + CELL(0.206 ns) = 8.898 ns; Loc. = LCCOMB_X20_Y5_N24; Fanout = 4; COMB Node = 'inst12\[3\]~24'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { inst12[3]~23 inst12[3]~24 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.128 ns) 10.645 ns stack_memory:inst15\|altsyncram:memory_rtl_0\|altsyncram_vif1:auto_generated\|ram_block1a0~porta_datain_reg3 10 MEM M4K_X23_Y4 1 " "Info: 10: + IC(1.619 ns) + CELL(0.128 ns) = 10.645 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'stack_memory:inst15\|altsyncram:memory_rtl_0\|altsyncram_vif1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { inst12[3]~24 stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_vif1.tdf" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/db/altsyncram_vif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 25.70 % ) " "Info: Total cell delay = 2.736 ns ( 25.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.909 ns ( 74.30 % ) " "Info: Total interconnect delay = 7.909 ns ( 74.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.645 ns" { ir:inst2|t[1] reg_group:inst6|Mux5~0 reg_group:inst6|Mux5~1 au:inst7|Add0~6 au:inst7|Add0~16 au:inst7|Add0~17 au:inst7|t[3]~45 inst12[3]~23 inst12[3]~24 stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.645 ns" { ir:inst2|t[1] {} reg_group:inst6|Mux5~0 {} reg_group:inst6|Mux5~1 {} au:inst7|Add0~6 {} au:inst7|Add0~16 {} au:inst7|Add0~17 {} au:inst7|t[3]~45 {} inst12[3]~23 {} inst12[3]~24 {} stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 1.591ns 1.104ns 1.096ns 0.372ns 0.000ns 0.663ns 0.353ns 1.111ns 1.619ns } { 0.000ns 0.366ns 0.206ns 0.206ns 0.706ns 0.506ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.106 ns - Smallest " "Info: - Smallest clock skew is 0.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.847 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 232 1304 1472 248 "CLK" "" } { 672 1032 1096 684 "clk" "" } { 856 952 1032 872 "clk" "" } { 808 1504 1544 824 "clk" "" } { 688 1312 1400 704 "clk" "" } { 680 536 632 696 "clk" "" } { 184 848 888 200 "clk" "" } { 224 1472 1512 240 "clk" "" } { 1056 856 896 1072 "clk" "" } { 1072 1112 1160 1088 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 108 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 108; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 232 1304 1472 248 "CLK" "" } { 672 1032 1096 684 "clk" "" } { 856 952 1032 872 "clk" "" } { 808 1504 1544 824 "clk" "" } { 688 1312 1400 704 "clk" "" } { 680 536 632 696 "clk" "" } { 184 848 888 200 "clk" "" } { 224 1472 1512 240 "clk" "" } { 1056 856 896 1072 "clk" "" } { 1072 1112 1160 1088 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.834 ns) 2.847 ns stack_memory:inst15\|altsyncram:memory_rtl_0\|altsyncram_vif1:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M4K_X23_Y4 1 " "Info: 3: + IC(0.770 ns) + CELL(0.834 ns) = 2.847 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'stack_memory:inst15\|altsyncram:memory_rtl_0\|altsyncram_vif1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { CLK~clkctrl stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_vif1.tdf" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/db/altsyncram_vif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 67.93 % ) " "Info: Total cell delay = 1.934 ns ( 67.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 32.07 % ) " "Info: Total interconnect delay = 0.913 ns ( 32.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.741 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 232 1304 1472 248 "CLK" "" } { 672 1032 1096 684 "clk" "" } { 856 952 1032 872 "clk" "" } { 808 1504 1544 824 "clk" "" } { 688 1312 1400 704 "clk" "" } { 680 536 632 696 "clk" "" } { 184 848 888 200 "clk" "" } { 224 1472 1512 240 "clk" "" } { 1056 856 896 1072 "clk" "" } { 1072 1112 1160 1088 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 108 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 108; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 232 1304 1472 248 "CLK" "" } { 672 1032 1096 684 "clk" "" } { 856 952 1032 872 "clk" "" } { 808 1504 1544 824 "clk" "" } { 688 1312 1400 704 "clk" "" } { 680 536 632 696 "clk" "" } { 184 848 888 200 "clk" "" } { 224 1472 1512 240 "clk" "" } { 1056 856 896 1072 "clk" "" } { 1072 1112 1160 1088 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.741 ns ir:inst2\|t\[1\] 3 REG LCFF_X20_Y5_N27 13 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X20_Y5_N27; Fanout = 13; REG Node = 'ir:inst2\|t\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl ir:inst2|t[1] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.43 % ) " "Info: Total cell delay = 1.766 ns ( 64.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.57 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { CLK CLK~clkctrl ir:inst2|t[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst2|t[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { CLK CLK~clkctrl ir:inst2|t[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst2|t[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vif1.tdf" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/db/altsyncram_vif1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ir.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/ir.v" 6 -1 0 } } { "db/altsyncram_vif1.tdf" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/db/altsyncram_vif1.tdf" 39 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.645 ns" { ir:inst2|t[1] reg_group:inst6|Mux5~0 reg_group:inst6|Mux5~1 au:inst7|Add0~6 au:inst7|Add0~16 au:inst7|Add0~17 au:inst7|t[3]~45 inst12[3]~23 inst12[3]~24 stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.645 ns" { ir:inst2|t[1] {} reg_group:inst6|Mux5~0 {} reg_group:inst6|Mux5~1 {} au:inst7|Add0~6 {} au:inst7|Add0~16 {} au:inst7|Add0~17 {} au:inst7|t[3]~45 {} inst12[3]~23 {} inst12[3]~24 {} stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 1.591ns 1.104ns 1.096ns 0.372ns 0.000ns 0.663ns 0.353ns 1.111ns 1.619ns } { 0.000ns 0.366ns 0.206ns 0.206ns 0.706ns 0.506ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { CLK CLK~clkctrl ir:inst2|t[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst2|t[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst6\|r1\[7\] in\[7\] CLK 10.176 ns register " "Info: tsu for register \"reg_group:inst6\|r1\[7\]\" (data pin = \"in\[7\]\", clock pin = \"CLK\") is 10.176 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.956 ns + Longest pin register " "Info: + Longest pin to register delay is 12.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns in\[7\] 1 PIN PIN_59 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 1; PIN Node = 'in\[7\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7] } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 368 1256 1424 384 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.472 ns) + CELL(0.651 ns) 8.067 ns inst12\[7\]~8 2 COMB LCCOMB_X21_Y4_N18 1 " "Info: 2: + IC(6.472 ns) + CELL(0.651 ns) = 8.067 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 1; COMB Node = 'inst12\[7\]~8'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.123 ns" { in[7] inst12[7]~8 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 8.948 ns inst12\[7\]~10 3 COMB LCCOMB_X20_Y4_N6 3 " "Info: 3: + IC(0.675 ns) + CELL(0.206 ns) = 8.948 ns; Loc. = LCCOMB_X20_Y4_N6; Fanout = 3; COMB Node = 'inst12\[7\]~10'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { inst12[7]~8 inst12[7]~10 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 9.514 ns inst12\[7\]~12 4 COMB LCCOMB_X20_Y4_N0 4 " "Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 9.514 ns; Loc. = LCCOMB_X20_Y4_N0; Fanout = 4; COMB Node = 'inst12\[7\]~12'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst12[7]~10 inst12[7]~12 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.370 ns) 11.340 ns mux2_1:inst1\|y\[7\]~8 5 COMB LCCOMB_X19_Y3_N24 4 " "Info: 5: + IC(1.456 ns) + CELL(0.370 ns) = 11.340 ns; Loc. = LCCOMB_X19_Y3_N24; Fanout = 4; COMB Node = 'mux2_1:inst1\|y\[7\]~8'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { inst12[7]~12 mux2_1:inst1|y[7]~8 } "NODE_NAME" } } { "mux2_1.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/mux2_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.370 ns) 12.848 ns reg_group:inst6\|r1\[7\]~0 6 COMB LCCOMB_X19_Y5_N24 1 " "Info: 6: + IC(1.138 ns) + CELL(0.370 ns) = 12.848 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 1; COMB Node = 'reg_group:inst6\|r1\[7\]~0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { mux2_1:inst1|y[7]~8 reg_group:inst6|r1[7]~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.956 ns reg_group:inst6\|r1\[7\] 7 REG LCFF_X19_Y5_N25 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 12.956 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 2; REG Node = 'reg_group:inst6\|r1\[7\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { reg_group:inst6|r1[7]~0 reg_group:inst6|r1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.855 ns ( 22.04 % ) " "Info: Total cell delay = 2.855 ns ( 22.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.101 ns ( 77.96 % ) " "Info: Total interconnect delay = 10.101 ns ( 77.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.956 ns" { in[7] inst12[7]~8 inst12[7]~10 inst12[7]~12 mux2_1:inst1|y[7]~8 reg_group:inst6|r1[7]~0 reg_group:inst6|r1[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.956 ns" { in[7] {} in[7]~combout {} inst12[7]~8 {} inst12[7]~10 {} inst12[7]~12 {} mux2_1:inst1|y[7]~8 {} reg_group:inst6|r1[7]~0 {} reg_group:inst6|r1[7] {} } { 0.000ns 0.000ns 6.472ns 0.675ns 0.360ns 1.456ns 1.138ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.206ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/reg_group.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.740 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 232 1304 1472 248 "CLK" "" } { 672 1032 1096 684 "clk" "" } { 856 952 1032 872 "clk" "" } { 808 1504 1544 824 "clk" "" } { 688 1312 1400 704 "clk" "" } { 680 536 632 696 "clk" "" } { 184 848 888 200 "clk" "" } { 224 1472 1512 240 "clk" "" } { 1056 856 896 1072 "clk" "" } { 1072 1112 1160 1088 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 108 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 108; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 232 1304 1472 248 "CLK" "" } { 672 1032 1096 684 "clk" "" } { 856 952 1032 872 "clk" "" } { 808 1504 1544 824 "clk" "" } { 688 1312 1400 704 "clk" "" } { 680 536 632 696 "clk" "" } { 184 848 888 200 "clk" "" } { 224 1472 1512 240 "clk" "" } { 1056 856 896 1072 "clk" "" } { 1072 1112 1160 1088 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.740 ns reg_group:inst6\|r1\[7\] 3 REG LCFF_X19_Y5_N25 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.740 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 2; REG Node = 'reg_group:inst6\|r1\[7\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CLK~clkctrl reg_group:inst6|r1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.45 % ) " "Info: Total cell delay = 1.766 ns ( 64.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.55 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { CLK CLK~clkctrl reg_group:inst6|r1[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst6|r1[7] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.956 ns" { in[7] inst12[7]~8 inst12[7]~10 inst12[7]~12 mux2_1:inst1|y[7]~8 reg_group:inst6|r1[7]~0 reg_group:inst6|r1[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.956 ns" { in[7] {} in[7]~combout {} inst12[7]~8 {} inst12[7]~10 {} inst12[7]~12 {} mux2_1:inst1|y[7]~8 {} reg_group:inst6|r1[7]~0 {} reg_group:inst6|r1[7] {} } { 0.000ns 0.000ns 6.472ns 0.675ns 0.360ns 1.456ns 1.138ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.206ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { CLK CLK~clkctrl reg_group:inst6|r1[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst6|r1[7] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK bus\[7\] ir:inst2\|t\[1\] 17.153 ns register " "Info: tco from clock \"CLK\" to destination pin \"bus\[7\]\" through register \"ir:inst2\|t\[1\]\" is 17.153 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.741 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 232 1304 1472 248 "CLK" "" } { 672 1032 1096 684 "clk" "" } { 856 952 1032 872 "clk" "" } { 808 1504 1544 824 "clk" "" } { 688 1312 1400 704 "clk" "" } { 680 536 632 696 "clk" "" } { 184 848 888 200 "clk" "" } { 224 1472 1512 240 "clk" "" } { 1056 856 896 1072 "clk" "" } { 1072 1112 1160 1088 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 108 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 108; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 232 1304 1472 248 "CLK" "" } { 672 1032 1096 684 "clk" "" } { 856 952 1032 872 "clk" "" } { 808 1504 1544 824 "clk" "" } { 688 1312 1400 704 "clk" "" } { 680 536 632 696 "clk" "" } { 184 848 888 200 "clk" "" } { 224 1472 1512 240 "clk" "" } { 1056 856 896 1072 "clk" "" } { 1072 1112 1160 1088 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.741 ns ir:inst2\|t\[1\] 3 REG LCFF_X20_Y5_N27 13 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X20_Y5_N27; Fanout = 13; REG Node = 'ir:inst2\|t\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl ir:inst2|t[1] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.43 % ) " "Info: Total cell delay = 1.766 ns ( 64.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.57 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { CLK CLK~clkctrl ir:inst2|t[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst2|t[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.108 ns + Longest register pin " "Info: + Longest register to pin delay is 14.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst2\|t\[1\] 1 REG LCFF_X20_Y5_N27 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N27; Fanout = 13; REG Node = 'ir:inst2\|t\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst2|t[1] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.366 ns) 1.957 ns reg_group:inst6\|Mux5~0 2 COMB LCCOMB_X19_Y5_N18 1 " "Info: 2: + IC(1.591 ns) + CELL(0.366 ns) = 1.957 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 1; COMB Node = 'reg_group:inst6\|Mux5~0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { ir:inst2|t[1] reg_group:inst6|Mux5~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 3.267 ns reg_group:inst6\|Mux5~1 3 COMB LCCOMB_X19_Y3_N0 7 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 3.267 ns; Loc. = LCCOMB_X19_Y3_N0; Fanout = 7; COMB Node = 'reg_group:inst6\|Mux5~1'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { reg_group:inst6|Mux5~0 reg_group:inst6|Mux5~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.206 ns) 4.569 ns au:inst7\|Add0~6 4 COMB LCCOMB_X20_Y4_N28 2 " "Info: 4: + IC(1.096 ns) + CELL(0.206 ns) = 4.569 ns; Loc. = LCCOMB_X20_Y4_N28; Fanout = 2; COMB Node = 'au:inst7\|Add0~6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { reg_group:inst6|Mux5~1 au:inst7|Add0~6 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.706 ns) 5.647 ns au:inst7\|Add0~16 5 COMB LCCOMB_X20_Y4_N14 2 " "Info: 5: + IC(0.372 ns) + CELL(0.706 ns) = 5.647 ns; Loc. = LCCOMB_X20_Y4_N14; Fanout = 2; COMB Node = 'au:inst7\|Add0~16'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { au:inst7|Add0~6 au:inst7|Add0~16 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.733 ns au:inst7\|Add0~18 6 COMB LCCOMB_X20_Y4_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.733 ns; Loc. = LCCOMB_X20_Y4_N16; Fanout = 2; COMB Node = 'au:inst7\|Add0~18'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst7|Add0~16 au:inst7|Add0~18 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.819 ns au:inst7\|Add0~20 7 COMB LCCOMB_X20_Y4_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.819 ns; Loc. = LCCOMB_X20_Y4_N18; Fanout = 2; COMB Node = 'au:inst7\|Add0~20'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst7|Add0~18 au:inst7|Add0~20 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.905 ns au:inst7\|Add0~22 8 COMB LCCOMB_X20_Y4_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.905 ns; Loc. = LCCOMB_X20_Y4_N20; Fanout = 2; COMB Node = 'au:inst7\|Add0~22'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst7|Add0~20 au:inst7|Add0~22 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.991 ns au:inst7\|Add0~24 9 COMB LCCOMB_X20_Y4_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.991 ns; Loc. = LCCOMB_X20_Y4_N22; Fanout = 1; COMB Node = 'au:inst7\|Add0~24'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst7|Add0~22 au:inst7|Add0~24 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.497 ns au:inst7\|Add0~25 10 COMB LCCOMB_X20_Y4_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 6.497 ns; Loc. = LCCOMB_X20_Y4_N24; Fanout = 1; COMB Node = 'au:inst7\|Add0~25'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst7|Add0~24 au:inst7|Add0~25 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.370 ns) 7.233 ns inst12\[7\]~9 11 COMB LCCOMB_X20_Y4_N4 1 " "Info: 11: + IC(0.366 ns) + CELL(0.370 ns) = 7.233 ns; Loc. = LCCOMB_X20_Y4_N4; Fanout = 1; COMB Node = 'inst12\[7\]~9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { au:inst7|Add0~25 inst12[7]~9 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 7.964 ns inst12\[7\]~10 12 COMB LCCOMB_X20_Y4_N6 3 " "Info: 12: + IC(0.361 ns) + CELL(0.370 ns) = 7.964 ns; Loc. = LCCOMB_X20_Y4_N6; Fanout = 3; COMB Node = 'inst12\[7\]~10'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst12[7]~9 inst12[7]~10 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.908 ns) + CELL(3.236 ns) 14.108 ns bus\[7\] 13 PIN PIN_132 0 " "Info: 13: + IC(2.908 ns) + CELL(3.236 ns) = 14.108 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'bus\[7\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.144 ns" { inst12[7]~10 bus[7] } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 1064 1520 1696 1080 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.310 ns ( 44.73 % ) " "Info: Total cell delay = 6.310 ns ( 44.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.798 ns ( 55.27 % ) " "Info: Total interconnect delay = 7.798 ns ( 55.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.108 ns" { ir:inst2|t[1] reg_group:inst6|Mux5~0 reg_group:inst6|Mux5~1 au:inst7|Add0~6 au:inst7|Add0~16 au:inst7|Add0~18 au:inst7|Add0~20 au:inst7|Add0~22 au:inst7|Add0~24 au:inst7|Add0~25 inst12[7]~9 inst12[7]~10 bus[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.108 ns" { ir:inst2|t[1] {} reg_group:inst6|Mux5~0 {} reg_group:inst6|Mux5~1 {} au:inst7|Add0~6 {} au:inst7|Add0~16 {} au:inst7|Add0~18 {} au:inst7|Add0~20 {} au:inst7|Add0~22 {} au:inst7|Add0~24 {} au:inst7|Add0~25 {} inst12[7]~9 {} inst12[7]~10 {} bus[7] {} } { 0.000ns 1.591ns 1.104ns 1.096ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.366ns 0.361ns 2.908ns } { 0.000ns 0.366ns 0.206ns 0.206ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.370ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { CLK CLK~clkctrl ir:inst2|t[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst2|t[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.108 ns" { ir:inst2|t[1] reg_group:inst6|Mux5~0 reg_group:inst6|Mux5~1 au:inst7|Add0~6 au:inst7|Add0~16 au:inst7|Add0~18 au:inst7|Add0~20 au:inst7|Add0~22 au:inst7|Add0~24 au:inst7|Add0~25 inst12[7]~9 inst12[7]~10 bus[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.108 ns" { ir:inst2|t[1] {} reg_group:inst6|Mux5~0 {} reg_group:inst6|Mux5~1 {} au:inst7|Add0~6 {} au:inst7|Add0~16 {} au:inst7|Add0~18 {} au:inst7|Add0~20 {} au:inst7|Add0~22 {} au:inst7|Add0~24 {} au:inst7|Add0~25 {} inst12[7]~9 {} inst12[7]~10 {} bus[7] {} } { 0.000ns 1.591ns 1.104ns 1.096ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.366ns 0.361ns 2.908ns } { 0.000ns 0.366ns 0.206ns 0.206ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.370ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in\[4\] bus\[4\] 15.574 ns Longest " "Info: Longest tpd from source pin \"in\[4\]\" to destination pin \"bus\[4\]\" is 15.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns in\[4\] 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'in\[4\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 368 1256 1424 384 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.963 ns) + CELL(0.624 ns) 8.511 ns inst12\[4\]~19 2 COMB LCCOMB_X21_Y4_N16 1 " "Info: 2: + IC(6.963 ns) + CELL(0.624 ns) = 8.511 ns; Loc. = LCCOMB_X21_Y4_N16; Fanout = 1; COMB Node = 'inst12\[4\]~19'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.587 ns" { in[4] inst12[4]~19 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.589 ns) 9.767 ns inst12\[4\]~20 3 COMB LCCOMB_X22_Y4_N30 3 " "Info: 3: + IC(0.667 ns) + CELL(0.589 ns) = 9.767 ns; Loc. = LCCOMB_X22_Y4_N30; Fanout = 3; COMB Node = 'inst12\[4\]~20'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { inst12[4]~19 inst12[4]~20 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(3.230 ns) 15.574 ns bus\[4\] 4 PIN PIN_103 0 " "Info: 4: + IC(2.577 ns) + CELL(3.230 ns) = 15.574 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'bus\[4\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.807 ns" { inst12[4]~20 bus[4] } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 1064 1520 1696 1080 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.367 ns ( 34.46 % ) " "Info: Total cell delay = 5.367 ns ( 34.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.207 ns ( 65.54 % ) " "Info: Total interconnect delay = 10.207 ns ( 65.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.574 ns" { in[4] inst12[4]~19 inst12[4]~20 bus[4] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.574 ns" { in[4] {} in[4]~combout {} inst12[4]~19 {} inst12[4]~20 {} bus[4] {} } { 0.000ns 0.000ns 6.963ns 0.667ns 2.577ns } { 0.000ns 0.924ns 0.624ns 0.589ns 3.230ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst2\|t\[7\] in\[7\] CLK -6.569 ns register " "Info: th for register \"ir:inst2\|t\[7\]\" (data pin = \"in\[7\]\", clock pin = \"CLK\") is -6.569 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.747 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 232 1304 1472 248 "CLK" "" } { 672 1032 1096 684 "clk" "" } { 856 952 1032 872 "clk" "" } { 808 1504 1544 824 "clk" "" } { 688 1312 1400 704 "clk" "" } { 680 536 632 696 "clk" "" } { 184 848 888 200 "clk" "" } { 224 1472 1512 240 "clk" "" } { 1056 856 896 1072 "clk" "" } { 1072 1112 1160 1088 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 108 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 108; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 232 1304 1472 248 "CLK" "" } { 672 1032 1096 684 "clk" "" } { 856 952 1032 872 "clk" "" } { 808 1504 1544 824 "clk" "" } { 688 1312 1400 704 "clk" "" } { 680 536 632 696 "clk" "" } { 184 848 888 200 "clk" "" } { 224 1472 1512 240 "clk" "" } { 1056 856 896 1072 "clk" "" } { 1072 1112 1160 1088 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.747 ns ir:inst2\|t\[7\] 3 REG LCFF_X20_Y4_N1 17 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y4_N1; Fanout = 17; REG Node = 'ir:inst2\|t\[7\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { CLK~clkctrl ir:inst2|t[7] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.29 % ) " "Info: Total cell delay = 1.766 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.71 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl ir:inst2|t[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst2|t[7] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ir.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.622 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns in\[7\] 1 PIN PIN_59 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 1; PIN Node = 'in\[7\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7] } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 368 1256 1424 384 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.472 ns) + CELL(0.651 ns) 8.067 ns inst12\[7\]~8 2 COMB LCCOMB_X21_Y4_N18 1 " "Info: 2: + IC(6.472 ns) + CELL(0.651 ns) = 8.067 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 1; COMB Node = 'inst12\[7\]~8'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.123 ns" { in[7] inst12[7]~8 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 8.948 ns inst12\[7\]~10 3 COMB LCCOMB_X20_Y4_N6 3 " "Info: 3: + IC(0.675 ns) + CELL(0.206 ns) = 8.948 ns; Loc. = LCCOMB_X20_Y4_N6; Fanout = 3; COMB Node = 'inst12\[7\]~10'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { inst12[7]~8 inst12[7]~10 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 9.514 ns inst12\[7\]~12 4 COMB LCCOMB_X20_Y4_N0 4 " "Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 9.514 ns; Loc. = LCCOMB_X20_Y4_N0; Fanout = 4; COMB Node = 'inst12\[7\]~12'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst12[7]~10 inst12[7]~12 } "NODE_NAME" } } { "my_computer.bdf" "" { Schematic "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/my_computer.bdf" { { 360 1496 1544 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.622 ns ir:inst2\|t\[7\] 5 REG LCFF_X20_Y4_N1 17 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.622 ns; Loc. = LCFF_X20_Y4_N1; Fanout = 17; REG Node = 'ir:inst2\|t\[7\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst12[7]~12 ir:inst2|t[7] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/·ë×¯æµ/Desktop/my_computer/my_computer/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.115 ns ( 21.98 % ) " "Info: Total cell delay = 2.115 ns ( 21.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.507 ns ( 78.02 % ) " "Info: Total interconnect delay = 7.507 ns ( 78.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.622 ns" { in[7] inst12[7]~8 inst12[7]~10 inst12[7]~12 ir:inst2|t[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.622 ns" { in[7] {} in[7]~combout {} inst12[7]~8 {} inst12[7]~10 {} inst12[7]~12 {} ir:inst2|t[7] {} } { 0.000ns 0.000ns 6.472ns 0.675ns 0.360ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl ir:inst2|t[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst2|t[7] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.622 ns" { in[7] inst12[7]~8 inst12[7]~10 inst12[7]~12 ir:inst2|t[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.622 ns" { in[7] {} in[7]~combout {} inst12[7]~8 {} inst12[7]~10 {} inst12[7]~12 {} ir:inst2|t[7] {} } { 0.000ns 0.000ns 6.472ns 0.675ns 0.360ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 15:49:39 2024 " "Info: Processing ended: Tue Mar 19 15:49:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
