
---------- Begin Simulation Statistics ----------
final_tick                                 1356452400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195690                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                   360287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.07                       # Real time elapsed on the host
host_tick_rate                               89987059                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2949780                       # Number of instructions simulated
sim_ops                                       5430915                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001356                       # Number of seconds simulated
sim_ticks                                  1356452400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               581164                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24493                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            601518                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             306413                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          581164                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           274751                       # Number of indirect misses.
system.cpu.branchPred.lookups                  656724                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25797                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12166                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3367607                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2461651                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24601                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     510020                       # Number of branches committed
system.cpu.commit.bw_lim_events                912535                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          907627                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2949780                       # Number of instructions committed
system.cpu.commit.committedOps                5430915                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2979858                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.822542                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.735719                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1207478     40.52%     40.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       265088      8.90%     49.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       268584      9.01%     58.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       326173     10.95%     69.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       912535     30.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2979858                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     177375                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                23725                       # Number of function calls committed.
system.cpu.commit.int_insts                   5293464                       # Number of committed integer instructions.
system.cpu.commit.loads                        724924                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        28715      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4171363     76.81%     77.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5806      0.11%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37658      0.69%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6989      0.13%     78.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.02%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.12%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           27748      0.51%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           28638      0.53%     79.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          43523      0.80%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.02%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          693254     12.76%     93.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         329906      6.07%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        31670      0.58%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        16811      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5430915                       # Class of committed instruction
system.cpu.commit.refs                        1071641                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2949780                       # Number of Instructions Simulated
system.cpu.committedOps                       5430915                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.149622                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.149622                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8098                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33739                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48843                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4525                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1042114                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                6557855                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   423262                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1643148                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24674                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 93899                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      808982                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2044                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      366618                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           159                       # TLB misses on write requests
system.cpu.fetch.Branches                      656724                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    351807                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2757674                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4695                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3731014                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           723                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49348                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.193659                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             443886                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             332210                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.100227                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3227097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.118718                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.918463                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1368632     42.41%     42.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   105763      3.28%     45.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    84746      2.63%     48.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   109770      3.40%     51.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1558186     48.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3227097                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    296117                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   158300                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    307436000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    307436000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    307435600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    307435600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    307435600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    307435600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9466800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9466400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       997200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       997200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       996800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       996800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     11793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     11783600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     11149600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     11704400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    118967600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    119202800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    118712400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    119264400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2390113600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29021                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   541671                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.762053                       # Inst execution rate
system.cpu.iew.exec_refs                      1177400                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     366604                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695995                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                841468                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                959                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               582                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               376886                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6338499                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                810796                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35106                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5975356                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3378                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10087                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24674                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16440                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           621                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            70356                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116542                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30168                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20902                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8119                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7995774                       # num instructions consuming a value
system.cpu.iew.wb_count                       5953372                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.576074                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4606161                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.755571                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5960293                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9161806                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4962877                       # number of integer regfile writes
system.cpu.ipc                               0.869851                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.869851                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             35178      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4611538     76.73%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5849      0.10%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41484      0.69%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8682      0.14%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1288      0.02%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7016      0.12%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31756      0.53%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                30602      0.51%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               44208      0.74%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2495      0.04%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               783009     13.03%     93.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              350992      5.84%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           38181      0.64%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18188      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6010466                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  195783                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              393031                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       192117                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             241411                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5779505                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           14873529                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5761255                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           7004748                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6337353                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6010466                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1146                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          907573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18535                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            386                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1345446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3227097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.862499                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.659908                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1203897     37.31%     37.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              236056      7.31%     44.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              437445     13.56%     58.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              499276     15.47%     73.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              850423     26.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3227097                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.772407                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      351934                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           377                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             19364                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12340                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               841468                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              376886                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2310960                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          3391132                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  844672                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6944502                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  52973                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   476411                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16857                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4178                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              16801958                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6482150                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             8372606                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1674976                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77266                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24674                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                185945                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1428078                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            334808                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         10126131                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20419                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                899                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    223180                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            954                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      8405865                       # The number of ROB reads
system.cpu.rob.rob_writes                    12925218                       # The number of ROB writes
system.cpu.timesIdled                            1631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          444                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38562                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              445                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          735                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            735                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              133                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12254                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1357                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8187                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1410                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1410                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12254                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       961344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       961344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  961344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13664                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13664    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13664                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11485382                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29654218                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17750                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4183                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24093                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1022                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2171                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2171                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17750                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8535                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49946                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58481                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       187456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1268224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1455680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10659                       # Total snoops (count)
system.l2bus.snoopTraffic                       86976                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30578                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014978                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121736                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30121     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      456      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30578                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20389197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19095916                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3518397                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1356452400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       348151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           348151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       348151                       # number of overall hits
system.cpu.icache.overall_hits::total          348151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3655                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3655                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3655                       # number of overall misses
system.cpu.icache.overall_misses::total          3655                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179670400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179670400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179670400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179670400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       351806                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       351806                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       351806                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       351806                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010389                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010389                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010389                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010389                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49157.428181                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49157.428181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49157.428181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49157.428181                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          724                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          724                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          724                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          724                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2931                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2931                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2931                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2931                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145046000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145046000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145046000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145046000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008331                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008331                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008331                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008331                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49486.864551                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49486.864551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49486.864551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49486.864551                       # average overall mshr miss latency
system.cpu.icache.replacements                   2675                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       348151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          348151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3655                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3655                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179670400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179670400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       351806                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       351806                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49157.428181                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49157.428181                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          724                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          724                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2931                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2931                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145046000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145046000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49486.864551                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49486.864551                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.960690                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              298319                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            111.521121                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.960690                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            706543                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           706543                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1049359                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1049359                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1049359                       # number of overall hits
system.cpu.dcache.overall_hits::total         1049359                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34833                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34833                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34833                       # number of overall misses
system.cpu.dcache.overall_misses::total         34833                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1683483200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1683483200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1683483200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1683483200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1084192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1084192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1084192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1084192                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48330.123733                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48330.123733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48330.123733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48330.123733                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29309                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               769                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.113134                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1732                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2826                       # number of writebacks
system.cpu.dcache.writebacks::total              2826                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22158                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22158                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12675                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4315                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16990                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580228000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249109385                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    829337385                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011691                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011691                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015671                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45777.357002                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45777.357002                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45777.357002                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57731.027810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48813.265745                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15966                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       704847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          704847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1573558000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1573558000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       737467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       737467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48239.055794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48239.055794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473728000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473728000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45091.185989                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45091.185989                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       344512                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         344512                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    109925200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    109925200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       346725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       346725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49672.480795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49672.480795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    106500000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    106500000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49100.968188                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49100.968188                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4315                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4315                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249109385                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249109385                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57731.027810                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57731.027810                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           985.893080                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              638358                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.982337                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   755.273069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.620011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225215                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          696                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2185374                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2185374                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             957                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5000                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          878                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6835                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            957                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5000                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          878                       # number of overall hits
system.l2cache.overall_hits::total               6835                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1972                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7675                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3437                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13084                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1972                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7675                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3437                       # number of overall misses
system.l2cache.overall_misses::total            13084                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133458000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522731200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239379602                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    895568802                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133458000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522731200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239379602                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    895568802                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2929                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12675                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4315                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19919                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2929                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12675                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4315                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19919                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.673267                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.605523                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.796524                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656860                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.673267                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.605523                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.796524                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656860                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67676.470588                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68108.299674                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69647.832994                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68447.630847                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67676.470588                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68108.299674                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69647.832994                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68447.630847                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1357                       # number of writebacks
system.l2cache.writebacks::total                 1357                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1972                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7664                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13056                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1972                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7664                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          608                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13664                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117682000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461109600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211342426                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    790134026                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117682000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461109600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211342426                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35690999                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    825825025                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.673267                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.604655                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.792584                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655455                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.673267                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.604655                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.792584                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685978                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59676.470588                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60165.657620                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61796.030994                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60518.843903                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59676.470588                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60165.657620                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61796.030994                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58702.300987                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60438.014125                       # average overall mshr miss latency
system.l2cache.replacements                      9635                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2826                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2826                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2826                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2826                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          354                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          354                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          608                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          608                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35690999                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35690999                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58702.300987                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58702.300987                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          758                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              758                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1413                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1413                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     97603600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     97603600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2171                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2171                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.650852                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.650852                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69075.442321                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69075.442321                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1410                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1410                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     86252800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     86252800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.649470                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.649470                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61172.198582                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61172.198582                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          957                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4242                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          878                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6077                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1972                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6262                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3437                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11671                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133458000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425127600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239379602                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    797965202                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2929                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10504                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4315                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17748                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.673267                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596154                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.796524                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657595                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67676.470588                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67890.067071                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69647.832994                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68371.622140                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1972                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6254                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11646                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117682000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374856800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211342426                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    703881226                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.673267                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595392                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.792584                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656187                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59676.470588                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59938.727215                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61796.030994                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60439.741199                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3785.080851                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26413                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9635                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.741360                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    17.764464                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   426.635717                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2265.317417                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   926.830993                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   148.532261                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004337                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.104159                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.553056                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.226277                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036263                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.924092                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1154                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2942                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1090                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2588                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281738                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718262                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               322131                       # Number of tag accesses
system.l2cache.tags.data_accesses              322131                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1356452400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          490496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              874496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126208                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126208                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86848                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86848                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1972                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7664                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3420                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          608                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13664                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1357                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1357                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           93042705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          361602073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    161362094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     28686595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              644693467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      93042705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          93042705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        64025837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              64025837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        64025837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          93042705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         361602073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    161362094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     28686595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             708719303                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1387907200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                6845509                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                 12596019                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.45                       # Real time elapsed on the host
host_tick_rate                               69742365                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3086838                       # Number of instructions simulated
sim_ops                                       5680806                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000031                       # Number of seconds simulated
sim_ticks                                    31454800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                19213                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                93                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21227                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16634                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           19213                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2579                       # Number of indirect misses.
system.cpu.branchPred.lookups                   21312                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      36                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           72                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    289617                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   153088                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                93                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      20855                       # Number of branches committed
system.cpu.commit.bw_lim_events                 47785                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2620                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               137058                       # Number of instructions committed
system.cpu.commit.committedOps                 249891                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        76556                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.264160                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.137603                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3329      4.35%      4.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4547      5.94%     10.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8481     11.08%     21.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        12414     16.22%     37.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        47785     62.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        76556                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                    247572                       # Number of committed integer instructions.
system.cpu.commit.loads                         33407                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           85      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           213744     85.53%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.02%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.01%     85.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.01%     85.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.02%     85.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.02%     85.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.01%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.01%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     85.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           33279     13.32%     99.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2286      0.91%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      0.05%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            249891                       # Class of committed instruction
system.cpu.commit.refs                          35765                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      137058                       # Number of Instructions Simulated
system.cpu.committedOps                        249891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.573750                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.573750                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           28                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           29                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           68                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  2723                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 253299                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                      838                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     73457                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     93                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   182                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       33646                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2400                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       21312                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       514                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         76138                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    32                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         139007                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     186                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.271017                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              16670                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.767705                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              77293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.288823                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.318905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     3319      4.29%      4.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12399     16.04%     20.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2176      2.82%     23.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      144      0.19%     23.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    59255     76.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                77293                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       872                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      546                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     14322800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     14322800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     14322800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     14322800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     14322800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     14322800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        34000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      3608400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      3607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      3608800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      3607200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      100563600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  122                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    20952                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.197553                       # Inst execution rate
system.cpu.iew.exec_refs                        36041                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2400                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1948                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 33747                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 2                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2438                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              252511                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 33641                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               125                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                251446                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     93                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    18                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               31                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          340                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           81                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           96                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             26                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    393921                       # num instructions consuming a value
system.cpu.iew.wb_count                        251384                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566324                       # average fanout of values written-back
system.cpu.iew.wb_producers                    223087                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.196765                       # insts written-back per cycle
system.cpu.iew.wb_sent                         251405                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   403201                       # number of integer regfile reads
system.cpu.int_regfile_writes                  225475                       # number of integer regfile writes
system.cpu.ipc                               1.742920                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.742920                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               162      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                214842     85.40%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    62      0.02%     85.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  56      0.02%     85.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   40      0.02%     85.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   93      0.04%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   89      0.04%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.01%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 79      0.03%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                33454     13.30%     98.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2332      0.93%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             218      0.09%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             75      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 251570                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     724                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1462                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          676                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1308                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 250684                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             579037                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       250708                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            253823                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     252490                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    251570                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                65                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3841                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         77293                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.254758                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.045679                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3439      4.45%      4.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 520      0.67%      5.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               12726     16.46%     21.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               16834     21.78%     43.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               43774     56.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           77293                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.199130                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         514                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 5                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                33747                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2438                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   77954                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            78637                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2155                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                377408                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     49                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                      932                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                776685                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 253030                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              381362                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     73514                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                     93                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   255                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3956                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1345                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           405895                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       374                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       281282                       # The number of ROB reads
system.cpu.rob.rob_writes                      505759                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            138                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           28                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            59                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 31                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            31                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                31                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      31    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  31                       # Request fanout histogram
system.membus.reqLayer2.occupancy               26802                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              66598                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  69                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            16                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                84                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             69                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     207                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                31                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                100                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.030000                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.171447                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       97     97.00%     97.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      3.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  100                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               46800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                68792                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        31454800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              474                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          474                       # number of overall hits
system.cpu.icache.overall_hits::total             474                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           40                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             40                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           40                       # number of overall misses
system.cpu.icache.overall_misses::total            40                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1387200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1387200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1387200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1387200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          514                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          514                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          514                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          514                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.077821                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.077821                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.077821                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.077821                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        34680                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        34680                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        34680                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        34680                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1142000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1142000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1142000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1142000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.058366                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.058366                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.058366                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.058366                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38066.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38066.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38066.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38066.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             474                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           40                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            40                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1387200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1387200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          514                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          514                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.077821                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.077821                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        34680                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        34680                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1142000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1142000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.058366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.058366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38066.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38066.666667                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            142.366667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1058                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1058                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        35884                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            35884                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        35884                       # number of overall hits
system.cpu.dcache.overall_hits::total           35884                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           88                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             88                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           88                       # number of overall misses
system.cpu.dcache.overall_misses::total            88                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2970800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2970800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2970800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2970800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        35972                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        35972                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        35972                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        35972                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002446                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002446                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002446                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002446                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33759.090909                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33759.090909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33759.090909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33759.090909                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.dcache.writebacks::total                14                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           55                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1100400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1100400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1100400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       171192                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1271592                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000917                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000917                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000917                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001084                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33345.454545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33345.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33345.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        28532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32604.923077                       # average overall mshr miss latency
system.cpu.dcache.replacements                     39                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        33526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           33526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2970800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2970800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        33614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        33614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33759.090909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33759.090909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1100400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1100400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33345.454545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33345.454545                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         2358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       171192                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       171192                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        28532                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        28532                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               33422                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                39                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            856.974359                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   808.098529                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   215.901471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.789159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.210841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          216                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          808                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          677                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.210938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             71983                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            71983                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  38                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                 38                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                31                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            2                       # number of overall misses
system.l2cache.overall_misses::total               31                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       980000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       898800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       131998                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2010798                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       980000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       898800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       131998                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2010798                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              69                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             69                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.424242                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.449275                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.424242                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.449275                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65333.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        64200                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65999                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64864.451613                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65333.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        64200                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65999                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64864.451613                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       860000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       786800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       115998                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1762798                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       860000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       786800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       115998                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1762798                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.424242                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.449275                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.424242                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.449275                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57333.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        56200                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56864.451613                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57333.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        56200                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56864.451613                       # average overall mshr miss latency
system.l2cache.replacements                        31                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           38                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       980000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       898800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       131998                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2010798                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.424242                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.449275                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65333.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        64200                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65999                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64864.451613                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       860000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       786800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       115998                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1762798                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.424242                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.449275                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57333.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        56200                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56864.451613                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     95                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   31                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.064516                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           39                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1048.169462                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1861.531022                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   998.299515                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          149                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009521                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255901                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.454475                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.243725                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036377                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1148                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1076                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2557                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280273                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1135                       # Number of tag accesses
system.l2cache.tags.data_accesses                1135                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     31454800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           30519984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           28485319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      4069331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               63074634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      30519984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          30519984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         4069331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               4069331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         4069331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          30519984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          28485319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      4069331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              67143965                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1418807200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10149690                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                 18703325                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.31                       # Real time elapsed on the host
host_tick_rate                              100581411                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3117186                       # Number of instructions simulated
sim_ops                                       5745576                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000031                       # Number of seconds simulated
sim_ticks                                    30900000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11551                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1056                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             11180                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4119                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11551                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7432                       # Number of indirect misses.
system.cpu.branchPred.lookups                   12191                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     380                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          896                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     46513                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    29713                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1083                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       8010                       # Number of branches committed
system.cpu.commit.bw_lim_events                 12080                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           21759                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                30348                       # Number of instructions committed
system.cpu.commit.committedOps                  64770                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        48293                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.341188                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722287                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27464     56.87%     56.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3540      7.33%     64.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2717      5.63%     69.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2492      5.16%     74.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        12080     25.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        48293                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     63571                       # Number of committed integer instructions.
system.cpu.commit.loads                          8056                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.47%      0.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            51600     79.67%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              19      0.03%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.35%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.22%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.35%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.17%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.32%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.48%     82.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.40%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.15%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7206     11.13%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2654      4.10%     97.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.31%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      0.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             64770                       # Class of committed instruction
system.cpu.commit.refs                          11272                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       30348                       # Number of Instructions Simulated
system.cpu.committedOps                         64770                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.545473                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.545473                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           91                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          193                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          361                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            47                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17421                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  94695                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11536                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     23098                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1094                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1407                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       10165                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            95                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4053                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       12191                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4526                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         39798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   391                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          49163                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           168                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2188                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.157812                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              13461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4499                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.636414                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              54556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.880746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.945449                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27284     50.01%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1031      1.89%     51.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1145      2.10%     54.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1099      2.01%     56.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    23997     43.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                54556                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4111                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2527                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      4143600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      4143600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      4144000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      4143600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      4143600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      4143600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        46400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        46400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        46400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       142400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       140400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       142400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       141200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1471600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1480000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1474400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1475600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       31627200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1336                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8907                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.012104                       # Inst execution rate
system.cpu.iew.exec_refs                        14205                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4045                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10811                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 11247                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                198                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                31                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4645                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               86519                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 10160                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1601                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 78185                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     42                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1094                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    80                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              375                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3193                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1429                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1187                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            149                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     92826                       # num instructions consuming a value
system.cpu.iew.wb_count                         77375                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620904                       # average fanout of values written-back
system.cpu.iew.wb_producers                     57636                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.001618                       # insts written-back per cycle
system.cpu.iew.wb_sent                          77695                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   107665                       # number of integer regfile reads
system.cpu.int_regfile_writes                   62065                       # number of integer regfile writes
system.cpu.ipc                               0.392854                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.392854                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               718      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 62153     77.90%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   20      0.03%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   260      0.33%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 221      0.28%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 242      0.30%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  141      0.18%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  401      0.50%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  420      0.53%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 292      0.37%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                162      0.20%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9301     11.66%     93.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3598      4.51%     97.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1225      1.54%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            629      0.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  79783                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3785                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7621                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3569                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               6114                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  75280                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             206997                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        73806                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            102175                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      86217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     79783                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 302                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           21759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               493                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            174                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        28411                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         54556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.462406                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.723451                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28729     52.66%     52.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3696      6.77%     59.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3993      7.32%     66.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4451      8.16%     74.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13687     25.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           54556                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.032790                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4555                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            62                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               132                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              116                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                11247                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4645                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   33273                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            77250                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12154                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 80680                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    543                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12517                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    521                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   158                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                231702                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  91931                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              111113                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     23420                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1526                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1094                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2849                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    30457                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              6073                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           129723                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2522                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2579                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            160                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       122742                       # The number of ROB reads
system.cpu.rob.rob_writes                      179358                       # The number of ROB writes
system.cpu.timesIdled                             259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1605                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           827                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           32                       # Transaction distribution
system.membus.trans_dist::CleanEvict              367                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           413                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               428                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     428    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 428                       # Request fanout histogram
system.membus.reqLayer2.occupancy              382442                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             929358                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 780                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           157                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1083                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 22                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                22                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            781                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1426                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          981                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2407                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        30400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        28928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    59328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               441                       # Total snoops (count)
system.l2bus.snoopTraffic                        2048                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1244                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037781                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.190744                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1197     96.22%     96.22% # Request fanout histogram
system.l2bus.snoop_fanout::1                       47      3.78%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1244                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              392400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               763537                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              570000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        30900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3940                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3940                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3940                       # number of overall hits
system.cpu.icache.overall_hits::total            3940                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          586                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            586                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          586                       # number of overall misses
system.cpu.icache.overall_misses::total           586                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24318400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24318400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24318400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24318400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4526                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4526                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4526                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.129474                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.129474                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.129474                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.129474                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41498.976109                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41498.976109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41498.976109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41498.976109                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          476                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          476                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          476                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          476                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19204400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19204400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19204400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19204400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.105170                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.105170                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.105170                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.105170                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40345.378151                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40345.378151                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40345.378151                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40345.378151                       # average overall mshr miss latency
system.cpu.icache.replacements                    475                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3940                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3940                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          586                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           586                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24318400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24318400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.129474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.129474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41498.976109                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41498.976109                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19204400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19204400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.105170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.105170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40345.378151                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40345.378151                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               53411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               731                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             73.065663                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9527                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9527                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12461                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12461                       # number of overall hits
system.cpu.dcache.overall_hits::total           12461                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            514                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          514                       # number of overall misses
system.cpu.dcache.overall_misses::total           514                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     21368800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21368800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     21368800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21368800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12975                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039615                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41573.540856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41573.540856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41573.540856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41573.540856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                29                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          125                       # number of writebacks
system.cpu.dcache.writebacks::total               125                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          256                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          256                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          258                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           69                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10490000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10490000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10490000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3375929                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13865929                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019884                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019884                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019884                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025202                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40658.914729                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40658.914729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40658.914729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48926.507246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42403.452599                       # average overall mshr miss latency
system.cpu.dcache.replacements                    327                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9262                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9262                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20110800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20110800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.050343                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050343                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40958.859470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40958.859470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9273600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9273600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39294.915254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39294.915254                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           23                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1258000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1258000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54695.652174                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54695.652174                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1216400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1216400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006828                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006828                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55290.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55290.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           69                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           69                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3375929                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3375929                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48926.507246                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 48926.507246                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              443280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1351                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            328.112509                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   810.594551                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   213.405449                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.791596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.208404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          828                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          515                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.191406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             26277                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            26277                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             229                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             125                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           22                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 376                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            229                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            125                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           22                       # number of overall hits
system.l2cache.overall_hits::total                376                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           247                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           133                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               427                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          247                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          133                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           47                       # number of overall misses
system.l2cache.overall_misses::total              427                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16706800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9122800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3146754                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28976354                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16706800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9122800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3146754                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28976354                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          476                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          258                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           69                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             803                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          476                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          258                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           69                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            803                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.518908                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.515504                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.681159                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.531756                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.518908                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.515504                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.681159                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.531756                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67638.866397                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68592.481203                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66952.212766                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67860.313817                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67638.866397                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68592.481203                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66952.212766                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67860.313817                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             32                       # number of writebacks
system.l2cache.writebacks::total                   32                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          247                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          133                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          427                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          247                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          133                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           47                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          429                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14738800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8058800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2770754                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25568354                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14738800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8058800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2770754                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25691551                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.518908                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.515504                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.681159                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.531756                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.518908                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.515504                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.681159                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.534247                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59671.255061                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60592.481203                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58952.212766                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59879.049180                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59671.255061                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60592.481203                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58952.212766                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59887.065268                       # average overall mshr miss latency
system.l2cache.replacements                       438                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          125                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          125                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          125                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          125                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           15                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             15                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1129600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1129600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           22                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           22                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.681818                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.681818                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 75306.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 75306.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1009600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1009600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.681818                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.681818                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67306.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67306.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          229                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          118                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           22                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          369                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          247                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          412                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16706800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7993200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3146754                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27846754                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          476                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          781                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.518908                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.681159                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.527529                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67638.866397                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67738.983051                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66952.212766                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67589.208738                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          247                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          412                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14738800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7049200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2770754                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24558754                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.518908                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.681159                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.527529                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59671.255061                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59738.983051                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58952.212766                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59608.626214                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14004                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4534                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.088663                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.569346                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1113.807369                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1819.830354                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   976.990393                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   142.802537                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010393                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.271926                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.444295                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238523                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034864                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1068                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3028                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          952                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2289                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.260742                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.739258                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                13270                       # Number of tag accesses
system.l2cache.tags.data_accesses               13270                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     30900000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15744                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15744                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2048                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2048                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              246                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              133                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  428                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            32                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  32                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          509514563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          275469256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     97346278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4142395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              886472492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     509514563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         509514563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        66278317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              66278317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        66278317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         509514563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         275469256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     97346278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4142395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             952750809                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
