#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 21 20:40:32 2023
# Process ID: 3777920
# Current directory: /doc/wxy/2023_7_21/fuzz_16/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/wxy/2023_7_21/fuzz_16/vivado/vivado.log
# Journal file: /doc/wxy/2023_7_21/fuzz_16/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 4915.157 MHz, CPU Physical cores: 10, Host memory: 134955 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3777973
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 12822 ; free virtual = 126299
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module8' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:249]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module8' (0#1) [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:249]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (125) of module 'module8' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:57]
WARNING: [Synth 8-689] width (12) of port connection 'wire12' does not match port width (7) of module 'module8' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:57]
WARNING: [Synth 8-689] width (18) of port connection 'wire9' does not match port width (11) of module 'module8' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:57]
INFO: [Synth 8-6157] synthesizing module 'module28' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:107]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module46' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:644]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:712]
INFO: [Synth 8-6155] done synthesizing module 'module46' (0#1) [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:644]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (196) of module 'module46' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:222]
WARNING: [Synth 8-689] width (9) of port connection 'wire48' does not match port width (5) of module 'module46' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:222]
WARNING: [Synth 8-689] width (19) of port connection 'wire47' does not match port width (5) of module 'module46' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:222]
INFO: [Synth 8-6157] synthesizing module 'module70' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:509]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module70' (0#1) [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:509]
WARNING: [Synth 8-689] width (4) of port connection 'y' does not match port width (205) of module 'module70' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:229]
WARNING: [Synth 8-689] width (14) of port connection 'wire75' does not match port width (13) of module 'module70' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:229]
WARNING: [Synth 8-689] width (22) of port connection 'wire73' does not match port width (14) of module 'module70' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:229]
WARNING: [Synth 8-689] width (22) of port connection 'wire72' does not match port width (3) of module 'module70' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:229]
WARNING: [Synth 8-689] width (19) of port connection 'wire71' does not match port width (9) of module 'module70' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:229]
INFO: [Synth 8-6157] synthesizing module 'module105' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:409]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module105' (0#1) [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:409]
WARNING: [Synth 8-689] width (13) of port connection 'wire108' does not match port width (5) of module 'module105' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:234]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (185) of module 'module105' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:234]
WARNING: [Synth 8-689] width (19) of port connection 'wire109' does not match port width (12) of module 'module105' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:234]
WARNING: [Synth 8-689] width (22) of port connection 'wire106' does not match port width (15) of module 'module105' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:234]
INFO: [Synth 8-6157] synthesizing module 'module132' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:307]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module132' (0#1) [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:307]
WARNING: [Synth 8-689] width (16) of port connection 'wire134' does not match port width (10) of module 'module132' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:244]
WARNING: [Synth 8-689] width (9) of port connection 'wire136' does not match port width (7) of module 'module132' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:244]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (192) of module 'module132' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:244]
WARNING: [Synth 8-689] width (22) of port connection 'wire133' does not match port width (20) of module 'module132' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:244]
INFO: [Synth 8-6155] done synthesizing module 'module28' (0#1) [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:107]
WARNING: [Synth 8-689] width (16) of port connection 'wire30' does not match port width (9) of module 'module28' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:58]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (337) of module 'module28' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:58]
WARNING: [Synth 8-689] width (19) of port connection 'wire29' does not match port width (14) of module 'module28' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:58]
WARNING: [Synth 8-689] width (9) of port connection 'y' does not match port width (337) of module 'module28' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:104]
WARNING: [Synth 8-689] width (15) of port connection 'wire30' does not match port width (9) of module 'module28' [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:104]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg97_reg was removed.  [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:541]
WARNING: [Synth 8-6014] Unused sequential element reg98_reg was removed.  [/doc/wxy/2023_7_21/fuzz_16/vivado/rtl.v:540]
WARNING: [Synth 8-3917] design top has port y[206] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[205] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[204] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[203] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[202] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[201] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[200] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[199] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[198] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[197] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[196] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[195] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[194] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[193] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[192] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[191] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[190] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[189] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[188] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[187] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[186] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[185] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[19] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 13920 ; free virtual = 127397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 13920 ; free virtual = 127398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13918 ; free virtual = 127396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13855 ; free virtual = 127334
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 2     
	   3 Input   21 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     21 Bit         XORs := 2     
	   2 Input     17 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 2     
	   2 Input     15 Bit         XORs := 2     
	   2 Input     14 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 4     
	   2 Input      9 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 2     
	   3 Input      8 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 2     
+---XORs : 
	               35 Bit    Wide XORs := 1     
	               22 Bit    Wide XORs := 6     
	               21 Bit    Wide XORs := 2     
	               19 Bit    Wide XORs := 1     
	               15 Bit    Wide XORs := 4     
	               14 Bit    Wide XORs := 2     
	               13 Bit    Wide XORs := 2     
	               12 Bit    Wide XORs := 2     
	               11 Bit    Wide XORs := 4     
	               10 Bit    Wide XORs := 2     
	                9 Bit    Wide XORs := 4     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 6     
	                1 Bit    Wide XORs := 2     
+---Registers : 
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Multipliers : 
	               2x22  Multipliers := 2     
	              14x16  Multipliers := 2     
	               1x16  Multipliers := 1     
	               1x12  Multipliers := 2     
	               5x10  Multipliers := 2     
	                9x9  Multipliers := 2     
	                6x6  Multipliers := 2     
	                3x3  Multipliers := 1     
	                1x1  Multipliers := 2     
+---Muxes : 
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 12    
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 9     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input   15 Bit        Muxes := 11    
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 17    
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 6     
	   3 Input   12 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 12    
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 18    
	   2 Input    9 Bit        Muxes := 22    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 21    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port y[206] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[205] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[204] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[203] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[202] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[201] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[200] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[199] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[198] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[197] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[196] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[195] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[194] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[193] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[192] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[191] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[190] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[189] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[188] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[187] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[186] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[185] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[134] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[19] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
WARNING: [Synth 8-7129] Port wire47[4] in module module46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire47[3] in module module46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire47[2] in module module46 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13607 ; free virtual = 127090
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13607 ; free virtual = 127090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13605 ; free virtual = 127088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13604 ; free virtual = 127086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13604 ; free virtual = 127086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13604 ; free virtual = 127086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13604 ; free virtual = 127086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13604 ; free virtual = 127086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13604 ; free virtual = 127086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     6|
|4     |LUT2   |    18|
|5     |LUT3   |    20|
|6     |LUT4   |    21|
|7     |LUT5   |    40|
|8     |LUT6   |    20|
|9     |MUXF7  |     1|
|10    |FDRE   |    38|
|11    |IBUF   |    58|
|12    |OBUF   |   233|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------+------+
|      |Instance       |Module   |Cells |
+------+---------------+---------+------+
|1     |top            |         |   463|
|2     |  modinst160   |module28 |    19|
|3     |    modinst100 |module70 |    19|
+------+---------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13604 ; free virtual = 127086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 121 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13612 ; free virtual = 127095
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13612 ; free virtual = 127095
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13701 ; free virtual = 127183
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13620 ; free virtual = 127102
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: af8bc756
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13826 ; free virtual = 127308
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:40:49 2023...
2    |OBUF   |   233|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------+------+
|      |Instance       |Module   |Cells |
+------+---------------+---------+------+
|1     |top            |         |   463|
|2     |  modinst160   |module28 |    19|
|3     |    modinst100 |module70 |    19|
+------+---------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13604 ; free virtual = 127086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 121 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13612 ; free virtual = 127095
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13612 ; free virtual = 127095
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13701 ; free virtual = 127183
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13620 ; free virtual = 127102
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: af8bc756
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13826 ; free virtual = 127308
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:40:49 2023...
