Carmelo Acosta , Francisco J. Cazorla , Alex Ramirez , Mateo Valero, Thread to Core Assignment in SMT On-Chip Multiprocessors, Proceedings of the 2009 21st International Symposium on Computer Architecture and High Performance Computing, p.67-74, October 28-31, 2009[doi>10.1109/SBAC-PAD.2009.13]
Todd M. Austin, DIVA: a reliable substrate for deep submicron microarchitecture design, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.196-207, November 16-18, 1999, Haifa, Israel
D. Bernick, B. Bruckert, P. D. Vigna, D. Garcia, R. Jardine, J. Klecka, and J. Smullen. 2005. NonStop® advanced architecture. In DSN.
Saugata Chatterjee , Chris Weaver , Todd Austin, Efficient checker processor design, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.87-97, December 2000, Monterey, California, USA[doi>10.1145/360128.360139]
Ali El-Moursy , Rajeev Garg , David H. Albonesi , Sandhya Dwarkadas, Compatible phase co-scheduling on a CMP of multi-threaded processors, Proceedings of the 20th international conference on Parallel and distributed processing, p.141-141, April 25-29, 2006, Rhodes Island, Greece
Josué Feliu , Julio Sahuquillo , Salvador Petit , José Duato, L1-bandwidth aware thread allocation in multicore SMT processors, Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, October 07-07, 2013, Edinburgh, Scotland, UK
Mohamed A. Gomaa , T. N. Vijaykumar, Opportunistic Transient-Fault Detection, ACM SIGARCH Computer Architecture News, v.33 n.2, p.172-183, May 2005[doi>10.1145/1080695.1069985]
Wei Huang , Karthick Rajamani , Mircea R. Stan , Kevin Skadron, Scaling with Design Constraints: Predicting the Future of Big Chips, IEEE Micro, v.31 n.4, p.16-29, July 2011[doi>10.1109/MM.2011.42]
S. Hukerikar, K. Teranishi, P. C. Diniz, and R. F. Lucas. 2014. An evaluation of lazy fault detection based on adaptive redundant multithreading. In HPEC.
Hyeran Jeon , Murali Annavaram, Warped-DMR: Light-weight Error Detection for GPGPU, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.37-47, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.13]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Rajshekar Kalayappan , Smruti R. Sarangi, A survey of checker architectures, ACM Computing Surveys (CSUR), v.45 n.4, p.1-34, August 2013[doi>10.1145/2501654.2501662]
S. Kumar and A. Aggarwal. 2008. Speculative instruction validation for performance-reliability trade-off. In HPCA.
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
G. Malhotra, P. Aggarwal, A. Sagar, and S. R. Sarangi. 2014. ParTejas: A parallel simulator for multicore processors. In ISPASS.
Pablo Montesinos , Wei Liu , Josep Torrellas, Using Register Lifetime Predictions to Protect Register Files against Soft Errors, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.286-296, June 25-28, 2007[doi>10.1109/DSN.2007.99]
Shubhendu S. Mukherjee , Michael Kontz , Steven K. Reinhardt, Detailed design and evaluation of redundant multithreading alternatives, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002[doi>10.1145/545214.545227]
S. Parekh, S. Eggers, and H. Levy. 2000. Thread-Sensitive Scheduling for SMT Processors. Technical Report. University of Washington.
Harish Patil , Robert Cohn , Mark Charney , Rajiv Kapoor , Andrew Sun , Anand Karunanidhi, Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.81-92, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.28]
Milos Prvulovic , Zheng Zhang , Josep Torrellas, ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
M. W. Rashid and M. C. Huang. 2008. Supporting highly-decoupled thread-level redundancy for parallel programs. In HPCA.
M. Wasiur Rashid , Edwin J. Tan , Michael C. Huang , David H. Albonesi, Exploiting Coarse-Grain Verification Parallelism for Power-Efficient Fault Tolerance, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.315-328, September 17-21, 2005[doi>10.1109/PACT.2005.20]
Joydeep Ray , James C. Hoe , Babak Falsafi, Dual use of superscalar datapath for transient-fault detection and recovery, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Steven K. Reinhardt , Shubhendu S. Mukherjee, Transient fault detection via simultaneous multithreading, Proceedings of the 27th annual international symposium on Computer architecture, p.25-36, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339652]
Eric Rotenberg, AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors, Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, p.84, June 15-18, 1999
S. R. Sarangi, R. Kalayappan, P. Kallurkar, S. Goel, and E. Peter. 2015. Tejas: A java based versatile micro-architectural simulator. In PATMOS.
Alex Settle , Joshua Kihm , Andrew Janiszewski , Dan Connors, Architectural Support for Enhanced SMT Job Scheduling, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.63-73, September 29-October 03, 2004[doi>10.1109/PACT.2004.7]
L. Spainhower , T. A. Gregg, IBM S/390 parallel enterprise server G5 fault tolerance: a historical perspective, IBM Journal of Research and Development, v.43 n.5, p.863-873, September 1999[doi>10.1147/rd.435.0863]
Pramod Subramanyan , Virendra Singh , Kewal K. Saluja , Erik Larsson, Multiplexed redundant execution: a technique for efficient fault tolerance in chip multiprocessors, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Karthik Sundaramoorthy , Zach Purser , Eric Rotenburg, Slipstream processors: improving both performance and fault tolerance, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.257-268, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379247]
S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. 2008. CACTI 5.1. Technical Report. HP Laboratories.
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, ACM SIGARCH Computer Architecture News, v.24 n.2, p.191-202, May 1996[doi>10.1145/232974.232993]
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, ACM SIGARCH Computer Architecture News, v.23 n.2, p.392-403, May 1995[doi>10.1145/225830.224449]
Xavier Vera , Jaume Abella , Javier Carretero , Antonio González, Selective replication: A lightweight technique for soft errors, ACM Transactions on Computer Systems (TOCS), v.27 n.4, p.1-30, December 2009[doi>10.1145/1658357.1658359]
Jack Wadden , Alexander Lyashevsky , Sudhanva Gurumurthi , Vilas Sridharan , Kevin Skadron, Real-world design and evaluation of compiler-managed GPU redundant multithreading, ACM SIGARCH Computer Architecture News, v.42 n.3, June 2014[doi>10.1145/2678373.2665686]
Huiyang Zhou, A Case for Fault Tolerance and Performance Enhancement Using Chip Multi-Processors, IEEE Computer Architecture Letters, v.5 n.1, p.6-25, January 2006[doi>10.1109/L-CA.2006.1]
