# Reading pref.tcl
# //  ModelSim SE 2020.2 Apr 19 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do recop_run_msim_rtl_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# Errors: 0, Warnings: 1
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim SE vmap 2020.2 Lib Mapping Utility 2020.04 Apr 19 2020
# vmap altera ./vhdl_libs/altera 
# Copying C:/modeltech_2020.2/win32/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:16:55 on Jun 07,2021
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 17:16:55 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:16:55 on Jun 07,2021
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 17:16:56 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:16:56 on Jun 07,2021
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 17:16:56 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:16:56 on Jun 07,2021
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 17:16:56 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:16:56 on Jun 07,2021
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 17:16:56 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:16:56 on Jun 07,2021
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 17:16:57 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# Errors: 0, Warnings: 1
# vmap lpm ./vhdl_libs/lpm
# Model Technology ModelSim SE vmap 2020.2 Lib Mapping Utility 2020.04 Apr 19 2020
# vmap lpm ./vhdl_libs/lpm 
# Modifying modelsim.ini
# vcom -93 -work lpm {c:/intelfpga/18.1/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:16:57 on Jun 07,2021
# vcom -reportprogress 300 -93 -work lpm c:/intelfpga/18.1/quartus/eda/sim_lib/220pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 17:16:57 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work lpm {c:/intelfpga/18.1/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:16:57 on Jun 07,2021
# vcom -reportprogress 300 -93 -work lpm c:/intelfpga/18.1/quartus/eda/sim_lib/220model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 17:16:58 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# Errors: 0, Warnings: 1
# vmap sgate ./vhdl_libs/sgate
# Model Technology ModelSim SE vmap 2020.2 Lib Mapping Utility 2020.04 Apr 19 2020
# vmap sgate ./vhdl_libs/sgate 
# Modifying modelsim.ini
# vcom -93 -work sgate {c:/intelfpga/18.1/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:16:58 on Jun 07,2021
# vcom -reportprogress 300 -93 -work sgate c:/intelfpga/18.1/quartus/eda/sim_lib/sgate_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 17:16:58 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work sgate {c:/intelfpga/18.1/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:16:58 on Jun 07,2021
# vcom -reportprogress 300 -93 -work sgate c:/intelfpga/18.1/quartus/eda/sim_lib/sgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 17:16:59 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# Errors: 0, Warnings: 1
# vmap altera_mf ./vhdl_libs/altera_mf
# Model Technology ModelSim SE vmap 2020.2 Lib Mapping Utility 2020.04 Apr 19 2020
# vmap altera_mf ./vhdl_libs/altera_mf 
# Modifying modelsim.ini
# vcom -93 -work altera_mf {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:16:59 on Jun 07,2021
# vcom -reportprogress 300 -93 -work altera_mf c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 17:17:00 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera_mf {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:00 on Jun 07,2021
# vcom -reportprogress 300 -93 -work altera_mf c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 17:17:02 on Jun 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# Errors: 0, Warnings: 1
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Model Technology ModelSim SE vmap 2020.2 Lib Mapping Utility 2020.04 Apr 19 2020
# vmap altera_lnsim ./vhdl_libs/altera_lnsim 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim {c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim SE vlog 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:02 on Jun 07,2021
# vlog -reportprogress 300 -sv -work altera_lnsim c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 17:17:03 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera_lnsim {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_lnsim_components.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:03 on Jun 07,2021
# vcom -reportprogress 300 -93 -work altera_lnsim c:/intelfpga/18.1/quartus/eda/sim_lib/altera_lnsim_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 17:17:03 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/cyclonev
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/cyclonev".
# Errors: 0, Warnings: 1
# vmap cyclonev ./vhdl_libs/cyclonev
# Model Technology ModelSim SE vmap 2020.2 Lib Mapping Utility 2020.04 Apr 19 2020
# vmap cyclonev ./vhdl_libs/cyclonev 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev {c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim SE vlog 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:03 on Jun 07,2021
# vlog -reportprogress 300 -vlog01compat -work cyclonev c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 17:17:06 on Jun 07,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vcom -93 -work cyclonev {c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:06 on Jun 07,2021
# vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 17:17:07 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom -93 -work cyclonev {c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_components.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:07 on Jun 07,2021
# vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 17:17:08 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE vmap 2020.2 Lib Mapping Utility 2020.04 Apr 19 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:09 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:17:09 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:09 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:17:09 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:09 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:17:10 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:10 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:17:10 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:10 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:17:10 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:10 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:17:11 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:11 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:17:11 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:11 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:17:11 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:11 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:17:11 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:11 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:17:12 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:12 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:17:12 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:12 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 17:17:12 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:12 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 17:17:12 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:12 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 17:17:13 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:13 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:17:13 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd}
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:13 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 17:17:13 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/simulation/modelsim/recop.vht
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:18 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/simulation/modelsim/recop.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity recop_vhd_tst
# -- Compiling architecture recop_arch of recop_vhd_tst
# End time: 17:17:18 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:24 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 17:17:24 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:24 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 17:17:25 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:25 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:17:25 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:25 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:17:25 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:25 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 17:17:26 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:26 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:17:26 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:26 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:17:26 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:26 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:17:27 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:27 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:17:27 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:27 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 17:17:27 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:27 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:17:28 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:28 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 17:17:29 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:29 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:17:29 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:29 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:17:29 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:29 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:17:29 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:30 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:17:30 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:30 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# ** Error: (vcom-13) Recompile work.various_constants because work.recop_types has changed.
# ** Error (suppressible): //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd(9): (vcom-1195) Cannot find expanded name "work.various_constants".
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd(9): Unknown expanded name.
# ** Note: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd(11): VHDL Compiler exiting
# End time: 17:17:30 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:30 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# ** Error: (vcom-13) Recompile work.opcodes because work.recop_types has changed.
# ** Error (suppressible): //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd(7): (vcom-1195) Cannot find expanded name "work.opcodes".
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd(7): Unknown expanded name.
# ** Note: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd(10): VHDL Compiler exiting
# End time: 17:17:31 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:31 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:17:31 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:32 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# ** Error: (vcom-13) Recompile work.opcodes because work.recop_types has changed.
# ** Error (suppressible): //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd(7): (vcom-1195) Cannot find expanded name "work.opcodes".
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd(7): Unknown expanded name.
# -- Loading package various_constants
# ** Note: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd(11): VHDL Compiler exiting
# End time: 17:17:33 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:33 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# ** Error: (vcom-13) Recompile work.opcodes because work.recop_types has changed.
# ** Error (suppressible): //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(7): (vcom-1195) Cannot find expanded name "work.opcodes".
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(7): Unknown expanded name.
# -- Loading package various_constants
# ** Note: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(10): VHDL Compiler exiting
# End time: 17:17:33 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:33 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:17:33 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:33 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:17:35 on Jun 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:35 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# ** Error: (vcom-13) Recompile work.opcodes because work.recop_types has changed.
# ** Error (suppressible): //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd(7): (vcom-1195) Cannot find expanded name "work.opcodes".
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd(7): Unknown expanded name.
# ** Note: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd(11): VHDL Compiler exiting
# End time: 17:17:35 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:35 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:17:35 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:36 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:17:36 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:36 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:17:36 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:36 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:17:36 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:36 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 17:17:37 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:37 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:17:37 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:37 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 17:17:37 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:37 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:17:38 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:38 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:17:38 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:38 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:17:38 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:38 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:17:39 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:39 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 17:17:39 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:39 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 17:17:39 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:39 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:17:39 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:42 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 17:17:42 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:42 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 17:17:42 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:42 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:17:43 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:43 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:17:43 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:43 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 17:17:44 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:44 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:17:44 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:44 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:17:44 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:44 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:17:45 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:45 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:17:46 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:46 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 17:17:47 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:47 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:17:47 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:47 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 17:17:47 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:47 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:17:47 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:47 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:17:48 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:48 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:17:48 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:48 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:17:48 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:48 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 17:17:49 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:49 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 17:17:49 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:17:49 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:17:49 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.recop_vhd_tst
# vsim -voptargs="+acc" work.recop_vhd_tst 
# Start time: 17:18:10 on Jun 07,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.recop_vhd_tst(recop_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.recop_types
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(behaviour)#1
# Loading work.program_counter(behaviour)#1
# Loading altera_mf.altera_mf_components
# Loading work.program_mem_32(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.instruction_reg(behaviour)#1
# Loading work.pipeline_reg_1(behaviour)#1
# Loading work.control_unit(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.registerfile_mux(beh)#1
# Loading work.register_file(behaviour)#1
# Loading work.pipeline_reg_2(behaviour)#1
# Loading work.alu(combined)#1
# Loading work.mem_mux(beh)#1
# Loading work.mem_mux_data(behaviour)#1
# Loading work.data_mem(syn)#1
# Loading altera_mf.altsyncram(translated)#2
add wave -position insertpoint sim:/recop_vhd_tst/i1/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/rf/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
run
run
run
quit -sim
# End time: 17:25:21 on Jun 07,2021, Elapsed time: 0:07:11
# Errors: 0, Warnings: 12
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:27 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 17:25:27 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:27 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 17:25:28 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:28 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:25:28 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:28 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:25:28 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:28 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 17:25:29 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:29 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:25:29 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:29 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:25:29 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:29 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:25:30 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:30 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:25:30 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:30 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 17:25:30 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:30 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:25:31 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:31 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 17:25:31 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:31 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:25:31 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:31 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:25:32 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:32 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:25:32 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:32 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:25:32 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:32 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 17:25:32 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:33 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 17:25:33 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:33 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:25:33 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:34 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 17:25:35 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:35 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 17:25:35 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:35 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:25:35 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:35 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:25:36 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:36 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 17:25:36 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:36 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:25:36 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:36 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:25:37 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:37 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:25:37 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:37 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:25:37 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:37 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 17:25:38 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:38 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:25:38 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:38 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 17:25:38 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:38 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:25:39 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:39 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:25:39 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:39 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:40 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# ** Warning: (vcom-6) -- Waiting for lock by "hsin849@EN402345, pid = 14992
# ". Lockfile is "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/simulation/modelsim/rtl_work/_lock".
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:25:41 on Jun 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 17:25:41 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:41 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 17:25:41 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:42 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:25:42 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:42 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:25:42 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:42 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 17:25:43 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:43 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:25:43 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:43 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:25:43 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:43 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:25:44 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:44 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:25:44 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:44 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 17:25:44 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:44 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:25:45 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:45 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 17:25:45 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:45 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:25:45 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:45 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:25:46 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:46 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:25:46 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:46 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:25:46 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:46 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 17:25:47 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:47 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 17:25:47 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:47 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:25:47 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:47 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:25:47 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:47 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 17:25:48 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:48 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 17:25:49 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:25:50 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:25:50 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.recop_vhd_tst
# vsim -voptargs="+acc" work.recop_vhd_tst 
# Start time: 17:25:53 on Jun 07,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.recop_vhd_tst(recop_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.recop_types
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(behaviour)#1
# Loading work.program_counter(behaviour)#1
# Loading altera_mf.altera_mf_components
# Loading work.program_mem_32(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.instruction_reg(behaviour)#1
# Loading work.pipeline_reg_1(behaviour)#1
# Loading work.control_unit(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.registerfile_mux(beh)#1
# Loading work.register_file(behaviour)#1
# Loading work.pipeline_reg_2(behaviour)#1
# Loading work.alu(combined)#1
# Loading work.mem_mux(beh)#1
# Loading work.mem_mux_data(behaviour)#1
# Loading work.data_mem(syn)#1
# Loading altera_mf.altsyncram(translated)#2
add wave -position insertpoint sim:/recop_vhd_tst/i1/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/rf/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
run
quit -sim
# End time: 17:34:10 on Jun 07,2021, Elapsed time: 0:08:17
# Errors: 0, Warnings: 12
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:16 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 17:34:17 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:17 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 17:34:17 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:17 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:34:17 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:17 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:34:18 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:18 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 17:34:18 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:18 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:34:18 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:18 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:34:19 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:19 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:34:19 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:19 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:34:19 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:19 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 17:34:19 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:19 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:34:20 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:20 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 17:34:20 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:20 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:34:20 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:20 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:34:21 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:21 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:34:21 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:21 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:34:21 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:21 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 17:34:21 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:21 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 17:34:22 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:34:22 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:34:22 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.recop_vhd_tst
# vsim -voptargs="+acc" work.recop_vhd_tst 
# Start time: 17:34:29 on Jun 07,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.recop_vhd_tst(recop_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.recop_types
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(behaviour)#1
# Loading work.program_counter(behaviour)#1
# Loading altera_mf.altera_mf_components
# Loading work.program_mem_32(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.instruction_reg(behaviour)#1
# Loading work.pipeline_reg_1(behaviour)#1
# Loading work.control_unit(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.registerfile_mux(beh)#1
# Loading work.register_file(behaviour)#1
# Loading work.pipeline_reg_2(behaviour)#1
# Loading work.alu(combined)#1
# Loading work.mem_mux(beh)#1
# Loading work.mem_mux_data(behaviour)#1
# Loading work.data_mem(syn)#1
# Loading altera_mf.altsyncram(translated)#2
add wave -position insertpoint sim:/recop_vhd_tst/i1/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/rf/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
run
quit -sim
# End time: 17:40:41 on Jun 07,2021, Elapsed time: 0:06:12
# Errors: 0, Warnings: 12
vsim -voptargs=+acc work.recop_vhd_tst
# vsim -voptargs="+acc" work.recop_vhd_tst 
# Start time: 17:40:47 on Jun 07,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.recop_vhd_tst(recop_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.recop_types
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(behaviour)#1
# Loading work.program_counter(behaviour)#1
# Loading altera_mf.altera_mf_components
# Loading work.program_mem_32(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.instruction_reg(behaviour)#1
# Loading work.pipeline_reg_1(behaviour)#1
# Loading work.control_unit(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.registerfile_mux(beh)#1
# Loading work.register_file(behaviour)#1
# Loading work.pipeline_reg_2(behaviour)#1
# Loading work.alu(combined)#1
# Loading work.mem_mux(beh)#1
# Loading work.mem_mux_data(behaviour)#1
# Loading work.data_mem(syn)#1
# Loading altera_mf.altsyncram(translated)#2
add wave -position insertpoint sim:/recop_vhd_tst/i1/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/rf/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
run
quit -sim
# End time: 17:44:53 on Jun 07,2021, Elapsed time: 0:04:06
# Errors: 0, Warnings: 12
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:01 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 17:45:02 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:02 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 17:45:02 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:02 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:45:03 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:03 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:45:03 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:03 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 17:45:03 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:03 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:45:03 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:03 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:45:04 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:04 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:45:04 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:04 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:45:04 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:04 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 17:45:04 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:04 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:45:04 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:04 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 17:45:05 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:05 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:45:05 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:05 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:45:05 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:06 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:45:06 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:06 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:45:06 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:06 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 17:45:07 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:07 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 17:45:07 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:07 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:45:07 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:10 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 17:45:10 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:10 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 17:45:10 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:10 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:45:11 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:11 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:45:12 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:12 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 17:45:13 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:13 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:45:13 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:13 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:45:13 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:13 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:45:14 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:14 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:45:14 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:14 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 17:45:14 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:14 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:45:15 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:15 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 17:45:15 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:15 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:45:15 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:15 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:45:15 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:15 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:45:16 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:16 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:45:17 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:17 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 17:45:17 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:17 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 17:45:17 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:45:17 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:45:18 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.recop_vhd_tst
# vsim -voptargs="+acc" work.recop_vhd_tst 
# Start time: 17:45:25 on Jun 07,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.recop_vhd_tst(recop_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.recop_types
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(behaviour)#1
# Loading work.program_counter(behaviour)#1
# Loading altera_mf.altera_mf_components
# Loading work.program_mem_32(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.instruction_reg(behaviour)#1
# Loading work.pipeline_reg_1(behaviour)#1
# Loading work.control_unit(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.registerfile_mux(beh)#1
# Loading work.register_file(behaviour)#1
# Loading work.pipeline_reg_2(behaviour)#1
# Loading work.alu(combined)#1
# Loading work.mem_mux(beh)#1
# Loading work.mem_mux_data(behaviour)#1
# Loading work.data_mem(syn)#1
# Loading altera_mf.altsyncram(translated)#2
add wave -position insertpoint sim:/recop_vhd_tst/i1/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/rf/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 130 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 130 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 130 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 170 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 170 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 170 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 180 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 180 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 180 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 190 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 190 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 190 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 210 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 210 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 210 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 220 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 220 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 220 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 230 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 230 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 230 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 240 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 240 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 240 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 260 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 260 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 260 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 270 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 270 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 270 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 280 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 280 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 280 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 290 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 290 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 290 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 300 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 300 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 300 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 310 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 310 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 310 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 330 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 330 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 330 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 340 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 340 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 340 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 360 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 360 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 360 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 370 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 370 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 370 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 380 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 380 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 380 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 390 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 390 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 390 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 410 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 410 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 410 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 420 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 420 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 420 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 430 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 430 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 430 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 440 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 440 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 440 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 450 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 450 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 450 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 460 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 460 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 460 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 470 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 470 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 470 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 480 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 480 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 480 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 490 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 490 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 490 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 510 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 510 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 510 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 520 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 520 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 520 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 530 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 530 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 530 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 540 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 540 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 540 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 550 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 550 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 550 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 560 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 560 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 560 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 570 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 570 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 570 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 580 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 580 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 580 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 590 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 590 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 590 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 600 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 600 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 600 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 610 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 610 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 610 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 620 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 620 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 620 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 630 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 630 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 630 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 640 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 640 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 640 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 650 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 650 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 650 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 660 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 660 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 660 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 670 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 670 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 670 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 680 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 680 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 680 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 690 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 690 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 690 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 700 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 700 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 700 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 710 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 710 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 710 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 720 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 720 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 720 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 730 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 730 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 730 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 740 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 740 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 740 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 750 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 750 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 750 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 760 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 760 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 760 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 770 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 770 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 770 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 780 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 780 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 780 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 790 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 790 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 790 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 800 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 800 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 800 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 810 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 810 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 810 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 820 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 820 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 820 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 830 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 830 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 830 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 840 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 840 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 840 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 850 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 850 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 850 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 860 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 860 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 860 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 870 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 870 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 870 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 880 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 880 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 880 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 890 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 890 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 890 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 900 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 900 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 900 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 910 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 910 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 910 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 920 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 920 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 920 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 930 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 930 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 930 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 940 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 940 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 940 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 950 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 950 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 950 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 960 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 960 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 960 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 970 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 970 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 970 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 980 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 980 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 980 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 990 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 990 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 990 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1020 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1020 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1020 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1030 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1030 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1030 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1040 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1040 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1040 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1050 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1050 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1050 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1060 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1060 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1060 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1070 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1070 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1070 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1080 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1080 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1080 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1090 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1090 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1090 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
quit -sim
# End time: 17:47:32 on Jun 07,2021, Elapsed time: 0:02:07
# Errors: 0, Warnings: 357
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:39 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 17:47:39 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:39 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 17:47:40 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:40 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:47:40 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:40 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:47:41 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:41 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 17:47:41 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:41 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:47:43 on Jun 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:43 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:47:43 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:43 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:47:43 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:44 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:47:44 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:44 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 17:47:44 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:44 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:47:44 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:44 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 17:47:45 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:45 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:47:45 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:45 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:47:45 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:45 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:47:45 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:45 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:47:46 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:46 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 17:47:46 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:46 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 17:47:47 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:47 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:47:47 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:49 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 17:47:49 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:50 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 17:47:50 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:50 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 17:47:50 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:50 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 17:47:50 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:51 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 17:47:51 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:51 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 17:47:51 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:51 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 17:47:51 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:51 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 17:47:52 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:52 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 17:47:53 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:53 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 17:47:54 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:54 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 17:47:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:54 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 17:47:55 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:55 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 17:47:55 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:55 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 17:47:55 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:55 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 17:47:56 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:56 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 17:47:56 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:56 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 17:47:56 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:56 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 17:47:57 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 17:47:57 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 17:47:57 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.recop_vhd_tst
# vsim -voptargs="+acc" work.recop_vhd_tst 
# Start time: 17:48:04 on Jun 07,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.recop_vhd_tst(recop_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.recop_types
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(behaviour)#1
# Loading work.program_counter(behaviour)#1
# Loading altera_mf.altera_mf_components
# Loading work.program_mem_32(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.instruction_reg(behaviour)#1
# Loading work.pipeline_reg_1(behaviour)#1
# Loading work.control_unit(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.registerfile_mux(beh)#1
# Loading work.register_file(behaviour)#1
# Loading work.pipeline_reg_2(behaviour)#1
# Loading work.alu(combined)#1
# Loading work.mem_mux(beh)#1
# Loading work.mem_mux_data(behaviour)#1
# Loading work.data_mem(syn)#1
# Loading altera_mf.altsyncram(translated)#2
add wave -position insertpoint sim:/recop_vhd_tst/i1/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/rf/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
run
run
run
quit -sim
# End time: 18:11:14 on Jun 07,2021, Elapsed time: 0:23:10
# Errors: 0, Warnings: 33
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:27 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 18:11:27 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:27 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(86): near "elsif": (vcom-1576) expecting END.
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(93): Illegal sequential statement.
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(109): near "architecture": (vcom-1576) expecting IF.
# End time: 18:11:27 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:27 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 18:11:28 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:28 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 18:11:28 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:28 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 18:11:28 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:28 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 18:11:29 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:29 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 18:11:29 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:29 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 18:11:29 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:29 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 18:11:29 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:29 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 18:11:30 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:30 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 18:11:30 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:30 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 18:11:32 on Jun 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:32 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 18:11:32 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:32 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 18:11:32 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:32 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 18:11:33 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:33 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 18:11:33 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:33 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 18:11:33 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:33 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 18:11:34 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:34 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 18:11:34 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:39 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 18:11:39 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:39 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(86): near "elsif": (vcom-1576) expecting END.
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(93): Illegal sequential statement.
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(109): near "architecture": (vcom-1576) expecting IF.
# End time: 18:11:39 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:39 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 18:11:39 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:40 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 18:11:40 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:40 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 18:11:40 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:40 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 18:11:40 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:40 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 18:11:41 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:41 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 18:11:41 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:41 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 18:11:41 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:41 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 18:11:42 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:42 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 18:11:42 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:42 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 18:11:42 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:42 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 18:11:43 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:43 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 18:11:43 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:43 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 18:11:45 on Jun 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:45 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 18:11:45 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:45 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 18:11:45 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:45 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 18:11:46 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:46 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 18:11:46 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:48 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 18:11:48 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:48 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(86): near "elsif": (vcom-1576) expecting END.
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(93): Illegal sequential statement.
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(109): near "architecture": (vcom-1576) expecting IF.
# End time: 18:11:48 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:48 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 18:11:48 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:48 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 18:11:49 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:49 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 18:11:49 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:49 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 18:11:49 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:49 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 18:11:50 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:50 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 18:11:50 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:50 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 18:11:50 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:50 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 18:11:50 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:50 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 18:11:51 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:51 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 18:11:51 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:51 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 18:11:51 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:51 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 18:11:52 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:52 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 18:11:52 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:52 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 18:11:52 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:52 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 18:11:53 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:53 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 18:11:53 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:53 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 18:11:53 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:54 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 18:11:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:54 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(86): near "elsif": (vcom-1576) expecting END.
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(93): Illegal sequential statement.
# ** Error: //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd(109): near "architecture": (vcom-1576) expecting IF.
# End time: 18:11:55 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:55 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 18:11:55 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:55 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 18:11:55 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:55 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 18:11:56 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:56 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 18:11:56 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:56 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 18:11:56 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:56 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 18:11:56 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:56 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 18:11:57 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:57 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 18:11:57 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:57 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 18:11:57 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:57 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 18:11:58 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:58 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 18:11:58 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:58 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 18:11:58 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:58 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 18:11:58 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:58 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 18:11:59 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:59 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 18:11:59 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:59 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 18:11:59 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:11:59 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 18:11:59 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:48 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 18:12:48 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:48 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 18:12:48 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:48 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 18:12:49 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:49 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 18:12:49 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:49 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 18:12:49 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:49 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 18:12:50 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:50 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 18:12:50 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:50 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 18:12:50 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:50 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 18:12:50 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:50 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 18:12:50 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:50 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 18:12:51 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:51 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 18:12:51 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:51 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 18:12:51 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:51 on Jun 07,2021
# vcom -reportprogress 300 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 18:12:52 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:52 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 18:12:52 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:52 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 18:12:52 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:52 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 18:12:52 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:53 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 18:12:53 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:53 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 18:12:53 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:54 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 18:12:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:54 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 18:12:55 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:55 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 18:12:55 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:55 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 18:12:55 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:55 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 18:12:57 on Jun 07,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:57 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 18:12:57 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:57 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 18:12:57 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:57 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 18:12:58 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:58 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 18:12:58 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:58 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 18:12:58 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:58 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 18:12:58 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:58 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 18:12:59 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:59 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 18:12:59 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:59 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 18:12:59 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:12:59 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 18:13:00 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:13:00 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 18:13:00 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:13:00 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 18:13:00 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:13:00 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 18:13:01 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim SE vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 18:13:01 on Jun 07,2021
# vcom -reportprogress 30 -work work //files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/newRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 18:13:01 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.recop_vhd_tst
# vsim -voptargs="+acc" work.recop_vhd_tst 
# Start time: 18:13:11 on Jun 07,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.recop_vhd_tst(recop_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.recop_types
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(behaviour)#1
# Loading work.program_counter(behaviour)#1
# Loading altera_mf.altera_mf_components
# Loading work.program_mem_32(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.instruction_reg(behaviour)#1
# Loading work.pipeline_reg_1(behaviour)#1
# Loading work.control_unit(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.registerfile_mux(beh)#1
# Loading work.register_file(behaviour)#1
# Loading work.pipeline_reg_2(behaviour)#1
# Loading work.alu(combined)#1
# Loading work.mem_mux(beh)#1
# Loading work.mem_mux_data(behaviour)#1
# Loading work.data_mem(syn)#1
# Loading altera_mf.altsyncram(translated)#2
add wave -position insertpoint sim:/recop_vhd_tst/i1/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/rf/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
run
run
run
# End time: 18:41:59 on Jun 07,2021, Elapsed time: 0:28:48
# Errors: 0, Warnings: 33
