// Seed: 3493092852
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_0 (
    input wor id_0,
    output logic id_1,
    output wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output wand id_5,
    input wor id_6,
    input supply1 id_7,
    output logic id_8,
    input wand id_9,
    output logic id_10,
    input logic id_11
    , id_17,
    input wire id_12,
    input uwire id_13,
    output tri0 id_14,
    input tri0 module_1
);
  assign id_14 = 1;
  module_0 modCall_1 (
      id_17,
      id_17
  );
  always @(*) begin : LABEL_0
    fork
      id_8 <= id_11;
      $display(id_17);
    join
  end
  initial begin : LABEL_0
    if (id_11) begin : LABEL_0
      begin : LABEL_0
        #1 id_10 <= 1;
        id_10 <= 1 == id_3 & 1;
      end
    end
  end
  always_ff @(posedge id_12) begin : LABEL_0
    id_1 <= 1;
  end
endmodule
