
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 15.33

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.67 fmax = 214.30

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.74 source latency active_row[4][1]$_DFFE_PP_/CLK ^
  -0.72 target latency addr_reg[6]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bank_active[5]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold241/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.92    1.12 ^ hold241/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net240 (net)
                  0.12    0.00    1.12 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    32    0.41    0.99    0.68    1.80 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net56 (net)
                  0.99    0.01    1.80 ^ bank_active[5]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.76    0.70    0.48    0.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.70    0.01    0.50 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     8    0.11    0.09    0.22    0.72 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_15_0_clk (net)
                  0.09    0.00    0.72 ^ bank_active[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.72   clock reconvergence pessimism
                          0.39    1.11   library removal time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: cmd_burst_len[3] (input port clocked by core_clock)
Endpoint: burst_counter[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ cmd_burst_len[3] (in)
                                         cmd_burst_len[3] (net)
                  0.00    0.00    0.20 ^ input52/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.02    0.12    0.58    0.78 ^ input52/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net51 (net)
                  0.12    0.00    0.78 ^ _1350_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.08    0.07    0.85 v _1350_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0492_ (net)
                  0.08    0.00    0.85 v _1355_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.12    0.10    0.95 ^ _1355_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0183_ (net)
                  0.12    0.00    0.95 ^ burst_counter[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.95   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.76    0.70    0.48    0.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.70    0.02    0.50 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    15    0.13    0.10    0.23    0.73 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_5_0_clk (net)
                  0.10    0.01    0.74 ^ burst_counter[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.74   clock reconvergence pessimism
                         -0.03    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cmd_reg[2]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold241/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.92    1.12 ^ hold241/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net240 (net)
                  0.12    0.00    1.12 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    32    0.41    0.99    0.68    1.80 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net56 (net)
                  0.99    0.02    1.81 ^ place237/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    49    0.60    1.07    0.70    2.52 ^ place237/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net236 (net)
                  1.08    0.06    2.58 ^ cmd_reg[2]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.58   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.06    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.76    0.70    0.48   20.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.70    0.02   20.50 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.13    0.10    0.23   20.73 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.10    0.00   20.73 ^ cmd_reg[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   20.73   clock reconvergence pessimism
                         -0.32   20.42   library recovery time
                                 20.42   data required time
-----------------------------------------------------------------------------
                                 20.42   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 17.84   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.76    0.70    0.48    0.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.70    0.02    0.50 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.13    0.10    0.23    0.73 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.10    0.00    0.73 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.08    0.19    0.48    1.21 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.19    0.00    1.21 v _0978_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.15    0.13    1.34 ^ _0978_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0032_ (net)
                  0.15    0.00    1.34 ^ _1754_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.47    0.44    1.78 ^ _1754_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0033_ (net)
                  0.47    0.00    1.78 ^ _1457_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.12    0.08    1.86 v _1457_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0518_ (net)
                  0.12    0.00    1.86 v _1458_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     7    0.10    0.31    0.52    2.38 v _1458_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0519_ (net)
                  0.31    0.00    2.38 v _1460_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
    16    0.22    0.72    0.50    2.88 ^ _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0521_ (net)
                  0.73    0.01    2.88 ^ _0890_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    21    0.28    0.65    0.51    3.39 v _0890_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0804_ (net)
                  0.65    0.00    3.39 v _0966_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.12    0.40    3.80 v _0966_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0273_ (net)
                  0.12    0.00    3.80 v _1222_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     7    0.07    0.13    0.24    4.04 v _1222_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0392_ (net)
                  0.13    0.00    4.04 v _1228_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
    12    0.20    1.27    0.56    4.60 ^ _1228_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0398_ (net)
                  1.27    0.00    4.61 ^ _1234_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.42    0.15    4.76 v _1234_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0404_ (net)
                  0.42    0.00    4.76 v _1235_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.24    0.22    4.98 ^ _1235_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0405_ (net)
                  0.24    0.00    4.98 ^ _1236_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.31    0.16    5.14 v _1236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0406_ (net)
                  0.31    0.00    5.14 v _1237_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.14    0.12    5.26 ^ _1237_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0155_ (net)
                  0.14    0.00    5.26 ^ addr_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.26   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.06    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.76    0.70    0.48   20.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.70    0.02   20.50 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    11    0.13    0.10    0.23   20.73 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_9_0_clk (net)
                  0.10    0.00   20.73 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   20.73   clock reconvergence pessimism
                         -0.13   20.60   library setup time
                                 20.60   data required time
-----------------------------------------------------------------------------
                                 20.60   data required time
                                 -5.26   data arrival time
-----------------------------------------------------------------------------
                                 15.33   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cmd_reg[2]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold241/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.92    1.12 ^ hold241/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net240 (net)
                  0.12    0.00    1.12 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    32    0.41    0.99    0.68    1.80 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net56 (net)
                  0.99    0.02    1.81 ^ place237/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    49    0.60    1.07    0.70    2.52 ^ place237/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net236 (net)
                  1.08    0.06    2.58 ^ cmd_reg[2]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.58   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.06    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.76    0.70    0.48   20.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.70    0.02   20.50 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.13    0.10    0.23   20.73 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.10    0.00   20.73 ^ cmd_reg[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   20.73   clock reconvergence pessimism
                         -0.32   20.42   library recovery time
                                 20.42   data required time
-----------------------------------------------------------------------------
                                 20.42   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 17.84   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.76    0.70    0.48    0.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.70    0.02    0.50 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.13    0.10    0.23    0.73 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.10    0.00    0.73 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.08    0.19    0.48    1.21 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.19    0.00    1.21 v _0978_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.15    0.13    1.34 ^ _0978_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0032_ (net)
                  0.15    0.00    1.34 ^ _1754_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.47    0.44    1.78 ^ _1754_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0033_ (net)
                  0.47    0.00    1.78 ^ _1457_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.12    0.08    1.86 v _1457_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0518_ (net)
                  0.12    0.00    1.86 v _1458_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     7    0.10    0.31    0.52    2.38 v _1458_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0519_ (net)
                  0.31    0.00    2.38 v _1460_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
    16    0.22    0.72    0.50    2.88 ^ _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0521_ (net)
                  0.73    0.01    2.88 ^ _0890_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    21    0.28    0.65    0.51    3.39 v _0890_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0804_ (net)
                  0.65    0.00    3.39 v _0966_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.12    0.40    3.80 v _0966_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0273_ (net)
                  0.12    0.00    3.80 v _1222_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     7    0.07    0.13    0.24    4.04 v _1222_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0392_ (net)
                  0.13    0.00    4.04 v _1228_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
    12    0.20    1.27    0.56    4.60 ^ _1228_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0398_ (net)
                  1.27    0.00    4.61 ^ _1234_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.42    0.15    4.76 v _1234_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0404_ (net)
                  0.42    0.00    4.76 v _1235_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.24    0.22    4.98 ^ _1235_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0405_ (net)
                  0.24    0.00    4.98 ^ _1236_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.31    0.16    5.14 v _1236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0406_ (net)
                  0.31    0.00    5.14 v _1237_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.14    0.12    5.26 ^ _1237_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0155_ (net)
                  0.14    0.00    5.26 ^ addr_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.26   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.06    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.76    0.70    0.48   20.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.70    0.02   20.50 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    11    0.13    0.10    0.23   20.73 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_9_0_clk (net)
                  0.10    0.00   20.73 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   20.73   clock reconvergence pessimism
                         -0.13   20.60   library setup time
                                 20.60   data required time
-----------------------------------------------------------------------------
                                 20.60   data required time
                                 -5.26   data arrival time
-----------------------------------------------------------------------------
                                 15.33   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.530096173286438

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5465

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.20973217487335205

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9401

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.49    0.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24    0.73 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.73 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.48    1.21 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.13    1.34 ^ _0978_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.44    1.78 ^ _1754_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.08    1.86 v _1457_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.52    2.38 v _1458_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.50    2.88 ^ _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.51    3.39 v _0890_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.41    3.80 v _0966_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.24    4.04 v _1222_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
   0.56    4.60 ^ _1228_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.16    4.76 v _1234_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.22    4.98 ^ _1235_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.16    5.14 v _1236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.12    5.26 ^ _1237_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.00    5.26 ^ addr_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           5.26   data arrival time

  20.00   20.00   clock core_clock (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clk (in)
   0.49   20.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24   20.73 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   20.73 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   20.73   clock reconvergence pessimism
  -0.13   20.60   library setup time
          20.60   data required time
---------------------------------------------------------
          20.60   data required time
          -5.26   data arrival time
---------------------------------------------------------
          15.33   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: refresh_counter[14]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[14]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.49    0.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.25    0.73 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.74 ^ refresh_counter[14]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    1.12 v refresh_counter[14]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.13    1.25 v _0948_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.25 v refresh_counter[14]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.25   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.49    0.49 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.25    0.73 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.74 ^ refresh_counter[14]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.74   clock reconvergence pessimism
   0.06    0.79   library hold time
           0.79   data required time
---------------------------------------------------------
           0.79   data required time
          -1.25   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.7340

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.7243

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.2638

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
15.3336

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
291.302861

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.48e-03   4.17e-06   1.49e-07   8.49e-03  31.4%
Combinational          2.01e-03   6.97e-04   2.53e-07   2.71e-03  10.0%
Clock                  1.15e-02   4.36e-03   1.66e-07   1.58e-02  58.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.20e-02   5.06e-03   5.68e-07   2.70e-02 100.0%
                          81.3%      18.7%       0.0%
