// Seed: 1950604436
module module_0 (
    output logic id_0,
    input tri id_1,
    input supply1 id_2,
    output wor id_3,
    input tri0 id_4
);
  always id_0 <= id_4 | -1 | -1;
  wire [(  -1  ) : 1 'b0] id_6;
  wire id_7;
  wire id_8;
  ;
  assign module_1.id_5 = 0;
  wire id_9;
  ;
  wire id_10;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    input wor id_10,
    input uwire id_11,
    input tri id_12
    , id_19,
    input tri id_13,
    output logic id_14,
    input tri0 id_15,
    input wire id_16,
    input wor id_17
);
  assign id_19 = -1 * -1;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_6,
      id_5,
      id_1
  );
  always_comb begin : LABEL_0
    id_14 = id_1;
  end
endmodule
