
*** Running vivado
    with args -log aicontroller.vdi -applog -m64 -messageDb vivado.pb -mode batch -source aicontroller.tcl -notrace


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:12:35 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source aicontroller.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 436.711 ; gain = 253.930
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 437.973 ; gain = 1.262

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6ecbb88e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 855.965 ; gain = 417.992

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 6ecbb88e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 855.965 ; gain = 417.992

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 6ecbb88e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 855.965 ; gain = 417.992
Ending Logic Optimization Task | Checksum: 6ecbb88e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 855.965 ; gain = 417.992
Implement Debug Cores | Checksum: 6ecbb88e
Logic Optimization | Checksum: 6ecbb88e

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 6ecbb88e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 855.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:27 . Memory (MB): peak = 855.965 ; gain = 419.254
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.422 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.422 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.060 . Memory (MB): peak = 857.422 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 857.422 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 857.422 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: d712a455

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 857.422 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: d712a455

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 857.422 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 857.422 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.230 . Memory (MB): peak = 857.422 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 860.039 ; gain = 2.617
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1767cbf0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 860.039 ; gain = 2.617

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design
Phase 1.1.6.1 Place Init Design | Checksum: 233740b8b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 860.039 ; gain = 2.617
Phase 1.1.6 Build Placer Netlist Model | Checksum: 233740b8b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 860.039 ; gain = 2.617

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 233740b8b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 860.039 ; gain = 2.617
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 233740b8b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 860.039 ; gain = 2.617
Phase 1.1 Placer Initialization Core | Checksum: 233740b8b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 860.039 ; gain = 2.617
Phase 1 Placer Initialization | Checksum: 233740b8b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 860.039 ; gain = 2.617

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 257aed25a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 862.738 ; gain = 5.316

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 257aed25a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 862.738 ; gain = 5.316

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18f7c4bdd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 863.453 ; gain = 6.031

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d0dfae5e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 863.453 ; gain = 6.031

Phase 3.4 Commit Small Macros & Core Logic
Phase 3.4 Commit Small Macros & Core Logic | Checksum: 102ec059f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 868.363 ; gain = 10.941

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 102ec059f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 868.363 ; gain = 10.941
Phase 3 Detail Placement | Checksum: 102ec059f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 868.363 ; gain = 10.941

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 102ec059f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 868.363 ; gain = 10.941

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 102ec059f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 868.363 ; gain = 10.941

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 102ec059f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 868.363 ; gain = 10.941

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 35391ffe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 868.363 ; gain = 10.941
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 35391ffe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 868.363 ; gain = 10.941
Ending Placer Task | Checksum: 25a870fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 868.363 ; gain = 10.941
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 868.363 ; gain = 12.398
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 871.039 ; gain = 2.676
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 875.367 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8e9c31d1

Time (s): cpu = 00:01:09 ; elapsed = 00:01:04 . Memory (MB): peak = 1041.746 ; gain = 147.055

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 115d8b053

Time (s): cpu = 00:01:09 ; elapsed = 00:01:05 . Memory (MB): peak = 1056.371 ; gain = 161.680

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: af709755

Time (s): cpu = 00:01:09 ; elapsed = 00:01:05 . Memory (MB): peak = 1056.371 ; gain = 161.680

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 19f98f94c

Time (s): cpu = 00:01:09 ; elapsed = 00:01:05 . Memory (MB): peak = 1056.371 ; gain = 161.680
Phase 4 Rip-up And Reroute | Checksum: 19f98f94c

Time (s): cpu = 00:01:09 ; elapsed = 00:01:05 . Memory (MB): peak = 1056.371 ; gain = 161.680

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 19f98f94c

Time (s): cpu = 00:01:09 ; elapsed = 00:01:05 . Memory (MB): peak = 1056.371 ; gain = 161.680

Phase 6 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.105801 %
  Global Horizontal Routing Utilization  = 0.0994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
Phase 6 Route finalize | Checksum: 19f98f94c

Time (s): cpu = 00:01:09 ; elapsed = 00:01:05 . Memory (MB): peak = 1056.371 ; gain = 161.680

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 19f98f94c

Time (s): cpu = 00:01:10 ; elapsed = 00:01:05 . Memory (MB): peak = 1056.371 ; gain = 161.680

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 1168f128f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:05 . Memory (MB): peak = 1056.371 ; gain = 161.680
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1168f128f

Time (s): cpu = 00:00:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1056.371 ; gain = 161.680

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1056.371 ; gain = 161.680
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:02:07 . Memory (MB): peak = 1056.371 ; gain = 181.004
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1056.371 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Library/Documents/ECE532/Milestone3/aicontroller/aicontroller.runs/impl_1/aicontroller_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Power 33-232] No user defined clocks was found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Mar 03 19:36:52 2015...
