// Seed: 2143253705
module module_0 (
    output uwire id_0,
    output wire id_1,
    output uwire id_2,
    output uwire id_3,
    input wor id_4,
    input wand id_5,
    input supply0 id_6
);
  assign id_3 = 1'b0;
  supply1 id_8 = id_5;
  assign id_0 = id_6 != ~id_5;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri id_7,
    input tri id_8,
    input uwire id_9,
    output tri0 id_10
    , id_16,
    output uwire id_11,
    input tri1 id_12,
    input wand id_13,
    input wire id_14
);
  wire id_17;
  module_0(
      id_0, id_11, id_10, id_0, id_4, id_5, id_8
  );
endmodule
