Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Aug 17 02:34:12 2022
| Host         : stu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
| Design       : system_top
| Device       : xczu3cgsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 25621 |     0 |     70560 | 36.31 |
|   LUT as Logic             | 23657 |     0 |     70560 | 33.53 |
|   LUT as Memory            |  1964 |     0 |     28800 |  6.82 |
|     LUT as Distributed RAM |  1066 |     0 |           |       |
|     LUT as Shift Register  |   898 |     0 |           |       |
| CLB Registers              | 31686 |     0 |    141120 | 22.45 |
|   Register as Flip Flop    | 31686 |     0 |    141120 | 22.45 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   428 |     0 |      8820 |  4.85 |
| F7 Muxes                   |    49 |     0 |     35280 |  0.14 |
| F8 Muxes                   |    13 |     0 |     17640 |  0.07 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 371   |          Yes |           - |          Set |
| 590   |          Yes |           - |        Reset |
| 610   |          Yes |         Set |            - |
| 30115 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  5407 |     0 |      8820 | 61.30 |
|   CLBL                                     |  3361 |     0 |           |       |
|   CLBM                                     |  2046 |     0 |           |       |
| LUT as Logic                               | 23657 |     0 |     70560 | 33.53 |
|   using O5 output only                     |   626 |       |           |       |
|   using O6 output only                     | 17655 |       |           |       |
|   using O5 and O6                          |  5376 |       |           |       |
| LUT as Memory                              |  1964 |     0 |     28800 |  6.82 |
|   LUT as Distributed RAM                   |  1066 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    50 |       |           |       |
|     using O5 and O6                        |  1016 |       |           |       |
|   LUT as Shift Register                    |   898 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   554 |       |           |       |
|     using O5 and O6                        |   344 |       |           |       |
| CLB Registers                              | 31686 |     0 |    141120 | 22.45 |
|   Register driven from within the CLB      | 14325 |       |           |       |
|   Register driven from outside the CLB     | 17361 |       |           |       |
|     LUT in front of the register is unused | 11008 |       |           |       |
|     LUT in front of the register is used   |  6353 |       |           |       |
| Unique Control Sets                        |  1278 |       |     17640 |  7.24 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 152.5 |     0 |       216 | 70.60 |
|   RAMB36/FIFO*    |   144 |     0 |       216 | 66.67 |
|     RAMB36E2 only |   144 |       |           |       |
|   RAMB18          |    17 |     0 |       432 |  3.94 |
|     RAMB18E2 only |    17 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |       360 |  4.44 |
|   DSP48E2 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   31 |    31 |       252 | 12.30 |
| HPIOB_M          |   16 |    16 |        72 | 22.22 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   15 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HPIOB_S          |   15 |    15 |        72 | 20.83 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   14 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |       196 |  4.08 |
|   BUFGCE             |    7 |     0 |        88 |  7.95 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 30115 |            Register |
| LUT6       |  7784 |                 CLB |
| LUT3       |  7508 |                 CLB |
| LUT4       |  4894 |                 CLB |
| LUT5       |  4876 |                 CLB |
| LUT2       |  3379 |                 CLB |
| RAMD32     |  1780 |                 CLB |
| SRL16E     |   769 |                 CLB |
| FDSE       |   610 |            Register |
| LUT1       |   592 |                 CLB |
| FDCE       |   590 |            Register |
| SRLC32E    |   471 |                 CLB |
| CARRY8     |   428 |                 CLB |
| FDPE       |   371 |            Register |
| RAMS32     |   254 |                 CLB |
| RAMB36E2   |   144 |           Block Ram |
| MUXF7      |    49 |                 CLB |
| RAMD64E    |    48 |                 CLB |
| OBUF       |    29 |                 I/O |
| RAMB18E2   |    17 |           Block Ram |
| DSP48E2    |    16 |          Arithmetic |
| MUXF8      |    13 |                 CLB |
| BUFGCE     |     7 |               Clock |
| SRLC16E    |     2 |                 CLB |
| OBUFT      |     2 |                 I/O |
| INBUF      |     2 |                 I/O |
| IBUFCTRL   |     2 |              Others |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| zynq_soc_zynq_ultra_ps_e_0_0      |    1 |
| zynq_soc_xbar_3                   |    1 |
| zynq_soc_xbar_2                   |    1 |
| zynq_soc_xbar_1                   |    1 |
| zynq_soc_xbar_0                   |    1 |
| zynq_soc_uncorerst_0              |    1 |
| zynq_soc_s03_mmu_0                |    1 |
| zynq_soc_s02_mmu_0                |    1 |
| zynq_soc_s01_mmu_0                |    1 |
| zynq_soc_s00_mmu_0                |    1 |
| zynq_soc_corerst_0                |    1 |
| zynq_soc_clk_wiz_0_0              |    1 |
| zynq_soc_clk50rst_0               |    1 |
| zynq_soc_axi_uartlite_0_1         |    1 |
| zynq_soc_axi_uartlite_0_0         |    1 |
| zynq_soc_axi_dma_rvcore_0         |    1 |
| zynq_soc_axi_dma_arm_0            |    1 |
| zynq_soc_auto_us_5                |    1 |
| zynq_soc_auto_us_4                |    1 |
| zynq_soc_auto_us_3                |    1 |
| zynq_soc_auto_us_2                |    1 |
| zynq_soc_auto_us_1                |    1 |
| zynq_soc_auto_us_0                |    1 |
| zynq_soc_auto_pc_1                |    1 |
| zynq_soc_auto_pc_0                |    1 |
| zynq_soc_auto_ds_1                |    1 |
| zynq_soc_auto_ds_0                |    1 |
| zynq_soc_auto_cc_1                |    1 |
| zynq_soc_auto_cc_0                |    1 |
| zynq_soc_AXI4VGA_0_0              |    1 |
| nutshell_util_vector_logic_0_0    |    1 |
| nutshell_system_ila_0_0           |    1 |
| nutshell_axi_protocol_convert_1_0 |    1 |
| nutshell_axi_protocol_convert_0_0 |    1 |
| nutshell_auto_cc_2                |    1 |
| nutshell_auto_cc_1                |    1 |
| nutshell_auto_cc_0                |    1 |
| nutshell_NutShell_0_0             |    1 |
| dbg_hub                           |    1 |
+-----------------------------------+------+


