Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: J-2014.09-SP2
Date   : Sat Jun 10 18:26:14 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_1.20V_25C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: clk_r_REG2509_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG1854_S16
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.000000   0.000000
  clock network delay (ideal)                         0.050000   0.050000
  clk_r_REG2509_S2/CP (HS65_LS_DFPQX4)                0.000000 # 0.050000 r
  clk_r_REG2509_S2/Q (HS65_LS_DFPQX4)                 0.230642   0.280642 r
  U35447/Z (HS65_LS_IVX2)                             0.119947   0.400589 f
  U35448/Z (HS65_LS_IVX4)                             0.234193   0.634783 r
  U25549/Z (HS65_LS_BDECNX4)                          0.313381   0.948163 f
  U29878/Z (HS65_LS_IVX2)                             0.144018   1.092181 r
  U29969/Z (HS65_LS_NOR2X2)                           0.126720   1.218902 f
  U30307/Z (HS65_LS_IVX2)                             0.091745   1.310647 r
  U35208/Z (HS65_LS_NOR2X3)                           0.122477   1.433124 f
  U31212/Z (HS65_LS_IVX2)                             0.221093   1.654217 r
  U30336/Z (HS65_LS_NOR2X2)                           0.123867   1.778084 f
  U29789/Z (HS65_LS_CBI4I6X2)                         0.078238   1.856322 r
  U24884/Z (HS65_LS_OAI112X1)                         0.090973   1.947295 f
  U24883/Z (HS65_LS_AOI112X1)                         0.110819   2.058115 r
  U24868/Z (HS65_LS_NOR4ABX2)                         0.121087   2.179202 r
  U32628/Z (HS65_LS_NAND3X2)                          0.094953   2.274155 f
  U24860/Z (HS65_LS_NAND4ABX3)                        0.123208   2.397362 f
  U24859/Z (HS65_LS_NOR4ABX2)                         0.174705   2.572067 r
  U34091/Z (HS65_LS_IVX2)                             0.155039   2.727107 f
  U21909/Z (HS65_LS_MUXI21X2)                         0.165436   2.892542 r
  U29700/Z (HS65_LS_IVX2)                             0.174548   3.067090 f
  U30467/Z (HS65_LS_MUX21I1X3)                        0.125731   3.192821 f
  U24080/Z (HS65_LS_MUXI21X2)                         0.078472   3.271293 f
  clk_r_REG1854_S16/D (HS65_LS_DFPQX4)                0.000015   3.271307 f
  data arrival time                                              3.271307

  clock clk (rise edge)                               15.000000  15.000000
  clock network delay (ideal)                         0.050000   15.050000
  clock uncertainty                                   -0.050000  15.000000
  clk_r_REG1854_S16/CP (HS65_LS_DFPQX4)               0.000000   15.000000 r
  library setup time                                  -0.075494  14.924506
  data required time                                             14.924506
  --------------------------------------------------------------------------
  data required time                                             14.924506
  data arrival time                                              -3.271307
  --------------------------------------------------------------------------
  slack (MET)                                                    11.653198


1
