@inproceedings{dca,
	author = "Cheng-Chieh Huang, Vijay Nagarajan, Arpit Joshi",
	title = "DCA: a DRAM-cache-aware DRAM controller",
	month = "November.",
	year = "2016",
	booktitle = "Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis"
}

@inproceedings{micro-refresh,
	author = {Gulur, Nagendra and Govindarajan, R. and Mehendale, Mahesh},
	title = {MicroRefresh: Minimizing Refresh Overhead in DRAM Caches},
	booktitle = {Proceedings of the Second International Symposium on Memory Systems},
	series = {MEMSYS '16},
	year = {2016},
	isbn = {978-1-4503-4305-3},
	location = {Alexandria, VA, USA},
	pages = {350--361},
	publisher = {ACM},
	address = {New York, NY, USA},
} 

@INPROCEEDINGS{mainak-hpca, 
	author={Jayesh Gaur, Mainak Chaudhuri, Pradeep Ramachandran, Sreenivas Subramoney}, 
	booktitle={2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)}, 
	title={Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources}, 
	year={2017},  
	month={March},}

@ARTICLE{gem5-gpu, 
	author={J. Power and J. Hestness and M. S. Orr and M. D. Hill and D. A. Wood}, 
	journal={IEEE Computer Architecture Letters}, 
	title={gem5-gpu: A Heterogeneous CPU-GPU Simulator}, 
	year={2015}, 
	volume={14}, 
	number={1}, 
	pages={34-36}, 
	doi={10.1109/LCA.2014.2299539}, 
	ISSN={1556-6056}, 
	month={Jan},
}

@inproceedings{rodinia,
	author = "Che, Shuai and Boyer, Michael and Meng, Jiayuan and Tarjan, David and Sheaffer, Jeremy W. and Lee, Sang-Ha and Skadron, Kevin",
	title = "Rodinia: A Benchmark Suite for Heterogeneous Computing",
	booktitle = "Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC)",
	series = "IISWC '09",
	year = "2009",
	isbn = "978-1-4244-5156-2",
	pages = "44--54",
	doi = "10.1109/IISWC.2009.5306797",
	acmid = "1680782",
	publisher = "IEEE Computer Society",
	address = "Washington, DC, USA",
} 

@misc{inteliris,
	title = "Intel Graphics OpenCL",
	howpublished = "\url{https://software.intel.com/en-us/node/540387}"
}

@misc{hsafoundation,
	title = "HSA Foundation standards",
	howpublished = "\url{http://www.hsafoundation.com/standards/}"
}

@misc{xeonphi,
	title = "Intel XeonPhi Processor Datasheet",
	howpublished = "\url{http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-phi-processor-x200-product-family-datasheet.pdf}"
}

@misc{skylake,
	title = "The Compute Architecture of Intel Processor Graphics Gen9",
	howpublished = "\url{https://software.intel.com/sites/default/files/managed/c5/9a/The-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf}"
}

@inproceedings{frfcfs,
	author = {Rixner, Scott and Dally, William J. and Kapasi, Ujval J. and Mattson, Peter and Owens, John D.},
	title = {Memory Access Scheduling},
	booktitle = {Proceedings of the 27th Annual International Symposium on Computer Architecture},
	series = {ISCA '00},
	year = {2000},
	isbn = {1-58113-232-8},
	location = {Vancouver, British Columbia, Canada},
	pages = {128--138},
	numpages = {11},
	url = {http://doi.acm.org/10.1145/339647.339668},
	doi = {10.1145/339647.339668},
	acmid = {339668},
	publisher = {ACM},
	address = {New York, NY, USA},
} 

@article{koomey, 
	author="J. Koomey and S. Berard and M. Sanchez and H. Wong", 
	journal="IEEE Annals of the History of Computing", 
	title="Implications of Historical Trends in the Electrical Efficiency of Computing", 
	year="2011", 
	volume="33", 
	number="3", 
	pages="46-54", 
	doi="10.1109/MAHC.2010.28", 
	ISSN="1058-6180", 
	month="March",
}

@misc{sumatra,
	title = "Java Sumatra",
	howpublished = "\url{http://openjdk.java.net/projects/sumatra/}"
}

@misc{julia,
	title = "Julia GPU",
	howpublished = "\url{https://github.com/JuliaGPU/HSA.jl}"
}

@misc{cuda,
	title = "CUDA. CUDA C Programming Guide.",
	howpublished = "\url{http://docs.nvidia.com/cuda/cuda-c-programming-guide/}"
}

@misc{opencl,
	title = "Opencl",
	howpublished = "\url{www.khronos.org/opencl}"
}

@misc{amd-apu,
	title = "The future of the APU - Braided Parallelism",
	howpublished = "\url{http://developer.amd.com/wordpress/media/2013/06/2901_final.pdf}"
}

@misc{denver,
	title = "Fastest processors, smartphones, and tablets - nvidia Tegra",
	howpublished = "\url{http://www.nvidia.com/object/tegra.html}"
}

@inproceedings{3d-stacking,
	author = "Black, Bryan and Annavaram, Murali and Brekelbaum, Ned and DeVale, John and Jiang, Lei and Loh, Gabriel H. and McCaule, Don and Morrow, Pat and Nelson, Donald W. and Pantuso, Daniel and Reed, Paul and Rupley, Jeff and Shankar, Sadasivan and Shen, John and Webb, Clair",
	title ="Die Stacking (3D) Microarchitecture",
	booktitle = "Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture",
	series = "MICRO 39",
	year = "2006",
	isbn = "0-7695-2732-9",
	pages = "469--479",
	doi = "10.1109/MICRO.2006.18",
	acmid = "1194860",
	publisher = "IEEE Computer Society",
	address = "Washington, DC, USA",
} 

@inproceedings{atcache,
	author = {Huang, Cheng-Chieh and Nagarajan, Vijay},
	title = {ATCache: Reducing DRAM Cache Latency via a Small SRAM Tag Cache},
	booktitle = {Proceedings of the 23rd International Conference on Parallel Architectures and Compilation},
	series = {PACT '14},
	year = {2014},
	isbn = {978-1-4503-2809-8},
	location = {Edmonton, AB, Canada},
	pages = {51--60},
	doi = {10.1145/2628071.2628089},
	acmid = {2628089},
	publisher = {ACM},
	address = {New York, NY, USA},
} 

@INPROCEEDINGS{footprint, 
	author={H. Jang and Y. Lee and J. Kim and Y. Kim and J. Kim and J. Jeong and J. W. Lee}, 
	booktitle={2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)}, 
	title={Efficient footprint caching for Tagless DRAM Caches}, 
	year={2016}, 
	pages={237-248},
	doi={10.1109/HPCA.2016.7446068}, 
	month={March},
}

@inproceedings{unison-cache,
	author = {Jevdjic, Djordje and Loh, Gabriel H. and Kaynak, Cansu and Falsafi, Babak},
	title = {Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache},
	booktitle = {Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture},
	series = {MICRO-47},
	year = {2014},
	isbn = {978-1-4799-6998-2},
	location = {Cambridge, United Kingdom},
	pages = {25--37},
	doi = {10.1109/MICRO.2014.51},
	acmid = {2742159},
	publisher = {IEEE Computer Society},
	address = {Washington, DC, USA}
} 

@inproceedings{bimodal, 
	author="N. Gulur and M. Mehendale and R. Manikantan and R. Govindarajan", 
	booktitle="2014 47th Annual IEEE/ACM International Symposium on Microarchitecture", 
	title="Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth", 
	year="2014", 
	pages="38-50",
	doi="10.1109/MICRO.2014.36", 
	ISSN="1072-4451", 
	month="Dec",
}

@inproceedings{alloy,
	author = "Qureshi, Moinuddin K. and Loh, Gabe H.",
	title = "Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design",
	booktitle = "Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture",
	series = "MICRO-45",
	year = "2012",
	isbn = "978-0-7695-4924-8",
	location = "Vancouver, B.C., CANADA",
	pages = "235--246",
	doi = "10.1109/MICRO.2012.30",
	acmid = "2457502",
	publisher = "IEEE Computer Society",
	address = "Washington, DC, USA",
} 

@inproceedings{loh-hill,
	author = "Loh, Gabriel H. and Hill, Mark D.",
	title = "Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches",
	booktitle = "Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture",
	series = "MICRO-44",
	year = "2011",
	isbn = "978-1-4503-1053-6",
	location = "Porto Alegre, Brazil",
	pages = "454--464",
	doi = "10.1145/2155620.2155673",
	acmid = "2155673",
	publisher = "ACM",
	address = "New York, NY, USA",
} 

@INPROCEEDINGS{cameo, 
	author={C. C. Chou and A. Jaleel and M. K. Qureshi}, 
	booktitle={2014 47th Annual IEEE/ACM International Symposium on Microarchitecture}, 
	title={CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache}, 
	year={2014}, 
	pages={1-12}, 
	doi={10.1109/MICRO.2014.63}, 
	ISSN={1072-4451}, 
	month={Dec},}

@INPROCEEDINGS{pom, 
	author={J. Sim and A. R. Alameldeen and Z. Chishti and C. Wilkerson and H. Kim}, 
	booktitle={2014 47th Annual IEEE/ACM International Symposium on Microarchitecture}, 
	title={Transparent Hardware Management of Stacked DRAM as Part of Memory}, 
	year={2014}, 
	pages={13-24}, 
	doi={10.1109/MICRO.2014.56}, 
	ISSN={1072-4451}, 
	month={Dec},}

@inproceedings{gpu-concurrency,
	author = {Kayiran, Onur and Nachiappan, Nachiappan Chidambaram and Jog, Adwait and Ausavarungnirun, Rachata and Kandemir, Mahmut T. and Loh, Gabriel H. and Mutlu, Onur and Das, Chita R.},
	title = {Managing GPU Concurrency in Heterogeneous Architectures},
	booktitle = {Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture},
	series = {MICRO-47},
	year = {2014},
	isbn = {978-1-4799-6998-2},
	location = {Cambridge, United Kingdom},
	pages = {114--126},
	doi = {10.1109/MICRO.2014.62},
	acmid = {2742167},
	publisher = {IEEE Computer Society},
	address = {Washington, DC, USA},
} 

@article{interconnect,
	author = {Lee, Jaekyu and Li, Si and Kim, Hyesoon and Yalamanchili, Sudhakar},
	title = {Design Space Exploration of On-chip Ring Interconnection for a CPU-GPU Heterogeneous Architecture},
	journal = {J. Parallel Distrib. Comput.},
	issue_date = {December, 2013},
	volume = {73},
	number = {12},
	month = dec,
	year = {2013},
	issn = {0743-7315},
	pages = {1525--1538},
	doi = {10.1016/j.jpdc.2013.07.014},
	acmid = {2537489},
	publisher = {Academic Press, Inc.},
	address = {Orlando, FL, USA},
} 

@inproceedings{bear,
	author = {Chou, Chiachen and Jaleel, Aamer and Qureshi, Moinuddin K.},
	title = {BEAR: Techniques for Mitigating Bandwidth Bloat in Gigascale DRAM Caches},
	booktitle = {Proceedings of the 42Nd Annual International Symposium on Computer Architecture},
	series = {ISCA '15},
	year = {2015},
	isbn = {978-1-4503-3402-0},
	location = {Portland, Oregon},
	pages = {198--210},
	doi = {10.1145/2749469.2750387},
	acmid = {2750387},
	publisher = {ACM},
	address = {New York, NY, USA},
} 

@article{memory-wall,
	author = "Wulf, Wm. A. and McKee, Sally A.",
	title = "Hitting the Memory Wall: Implications of the Obvious",
	journal = "SIGARCH Comput. Archit. News",
	issue_date = "March 1995",
	volume = "23",
	number = "1",
	month = mar,
	year = "1995",
	issn = "0163-5964",
	pages = "20--24",
	doi = "10.1145/216585.216588",
	acmid = "216588",
	publisher = "ACM",
	address = "New York, NY, USA",
} 


@inproceedings{software-dram,
	author = {Oskin, Mark and Loh, Gabriel H.},
	title = {A Software-Managed Approach to Die-Stacked DRAM},
	booktitle = {Proceedings of the 2015 International Conference on Parallel Architecture and Compilation (PACT)},
	series = {PACT '15},
	year = {2015},
	isbn = {978-1-4673-9524-3},
	pages = {188--200},
	doi = {10.1109/PACT.2015.30},
	acmid = {2923789},
	publisher = {IEEE Computer Society},
	address = {Washington, DC, USA},
} 


@inproceedings{bandwidth-wall,
	author = "Rogers, Brian M. and Krishna, Anil and Bell, Gordon B. and Vu, Ken and Jiang, Xiaowei and Solihin, Yan",
	title = "Scaling the Bandwidth Wall: Challenges in and Avenues for CMP Scaling",
	booktitle = "Proceedings of the 36th Annual International Symposium on Computer Architecture",
	series = "ISCA '09",
	year = "2009",
	isbn = "978-1-60558-526-0",
	location = "Austin, TX, USA",
	pages = "371--382",
	doi = "10.1145/1555754.1555801",
	acmid = "1555801",
	publisher = "ACM",
	address = "New York, NY, USA",
}

@article{bloom,
	author = {Bloom, Burton H.},
	title = {Space/Time Trade-offs in Hash Coding with Allowable Errors},
	journal = {Commun. ACM},
	issue_date = {July 1970},
	volume = {13},
	number = {7},
	month = jul,
	year = {1970},
	issn = {0001-0782},
	pages = {422--426},
	doi = {10.1145/362686.362692},
	acmid = {362692},
	publisher = {ACM},
	address = {New York, NY, USA},
} 

@article{counting-bloom,
	author = {Fan, Li and Cao, Pei and Almeida, Jussara and Broder, Andrei Z.},
	title = {Summary Cache: A Scalable Wide-area Web Cache Sharing Protocol},
	journal = {IEEE/ACM Trans. Netw.},
	issue_date = {June 2000},
	volume = {8},
	number = {3},
	month = jun,
	year = {2000},
	issn = {1063-6692},
	pages = {281--293},
	doi = {10.1109/90.851975},
	acmid = {343572},
	publisher = {IEEE Press},
	address = {Piscataway, NJ, USA},
} 

@inproceedings{h3,
	author = {Sanchez, Daniel and Yen, Luke and Hill, Mark D. and Sankaralingam, Karthikeyan},
	title = {Implementing Signatures for Transactional Memory},
	booktitle = {Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture},
	series = {MICRO 40},
	year = {2007},
	isbn = {0-7695-3047-8},
	pages = {123--133},
	doi = {10.1109/MICRO.2007.24},
	acmid = {1331713},
	publisher = {IEEE Computer Society},
	address = {Washington, DC, USA},
} 


@ARTICLE{apu-exascale, 
	author = "M. J. Schulte and M. Ignatowski and G. H. Loh and B. M. Beckmann and W. C. Brantley and S. Gurumurthi and N. Jayasena and I. Paul and S. K. Reinhardt and G. Rodgers", 
	journal="IEEE Micro", 
	title="Achieving Exascale Capabilities through Heterogeneous Computing", 
	year="2015", 
	volume="35", 
	number="4", 
	pages="26-36", 
	doi="10.1109/MM.2015.71", 
	ISSN="0272-1732", 
	month="July"
}

@INPROCEEDINGS{amd-exascale1, 
	author={Thiruvengadam Vijayaraghavan, Yasuko Eckert, Gabriel H. Loh, Michael J. Schulte, Mike Ignatowski,
	Bradford M. Beckmann, William C. Brantley, Joseph L. Greathouse, Wei Huang, Arun Karunanithi, Onur Kayiran}, 
	booktitle={2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)}, 
	title={Design and Analysis of an APU for Exascale Computing}, 
	year={2017}
}

@INPROCEEDINGS{dramspec, 
	author="O. Naji and C. Weis and M. Jung and N. Wehn and A. Hansson", 
	booktitle="2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)", 
	title="A high-level DRAM timing, power and area exploration tool", 
	year="2015", 
	pages="149-156", 
	doi="10.1109/SAMOS.2015.7363670", 
	month="July"
}

@INPROCEEDINGS{oscar, 
	author="J. Zhan and O. Kayiran and G. H. Loh and C. R. Das and Y. Xie", 
	booktitle="2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)", 
	title="OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", 
	year="2016", 
	pages="1-13", 
	doi="10.1109/MICRO.2016.7783731", 
	month="Oct"
}

@inproceedings{helm,
	author = {Mekkat, Vineeth and Holey, Anup and Yew, Pen-Chung and Zhai, Antonia},
	title = {Managing Shared Last-level Cache in a Heterogeneous Multicore Processor},
	booktitle = {Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques},
	series = {PACT '13},
	year = {2013},
	isbn = {978-1-4799-1021-2},
	location = {Edinburgh, Scotland, UK},
	pages = {225--234},
	acmid = {2523753},
	publisher = {IEEE Press},
	address = {Piscataway, NJ, USA},
} 

@INPROCEEDINGS{tap, 
	author={J. Lee and H. Kim}, 
	booktitle={IEEE International Symposium on High-Performance Comp Architecture}, 
	title={TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture}, 
	year={2012}, 
	pages={1-12}, 
	doi={10.1109/HPCA.2012.6168947}, 
	ISSN={1530-0897}, 
	month={Feb},}

@INPROCEEDINGS{mostly-clean, 
	author={J. Sim and G. H. Loh and H. Kim and M. OConnor and M. Thottethodi}, 
	booktitle={2012 45th Annual IEEE/ACM International Symposium on Microarchitecture}, 
	title={A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch}, 
	year={2012}, 
	pages={247-257},
	doi={10.1109/MICRO.2012.31}, 
	ISSN={1072-4451}, 
	month={Dec},}

@inproceedings{sms,
	author = {Ausavarungnirun, Rachata and Chang, Kevin Kai-Wei and Subramanian, Lavanya and Loh, Gabriel H. and Mutlu, Onur},
	title = {Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems},
	booktitle = {Proceedings of the 39th Annual International Symposium on Computer Architecture},
	series = {ISCA '12},
	year = {2012},
	isbn = {978-1-4503-1642-2},
	location = {Portland, Oregon},
	pages = {416--427},
	acmid = {2337207},
	publisher = {IEEE Computer Society},
	address = {Washington, DC, USA},
} 

@INPROCEEDINGS{dramctrl, 
	author={A. Hansson and N. Agarwal and A. Kolli and T. Wenisch and A. N. Udipi}, 
	booktitle={2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)}, 
	title={Simulating DRAM controllers for future system architecture exploration}, 
	year={2014}, 
	pages={201-210},
	month={March},}

@inproceedings{weighted-speedup,
	author = {Snavely, Allan and Tullsen, Dean M.},
	title = {Symbiotic Jobscheduling for a Simultaneous Multithreaded Processor},
	booktitle = {Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems},
	series = {ASPLOS IX},
	year = {2000},
	isbn = {1-58113-317-0},
	location = {Cambridge, Massachusetts, USA},
	pages = {234--244},
	numpages = {11},
	url = {http://doi.acm.org/10.1145/378993.379244},
	doi = {10.1145/378993.379244},
	acmid = {379244},
	publisher = {ACM},
	address = {New York, NY, USA},
} 


@ARTICLE{antt, 
	author={S. Eyerman and L. Eeckhout}, 
	journal={IEEE Micro}, 
	title={System-Level Performance Metrics for Multiprogram Workloads}, 
	year={2008}, 
	volume={28}, 
	number={3}, 
	pages={42-53}, 
	doi={10.1109/MM.2008.44}, 
	ISSN={0272-1732}, 
	month={May},}

@article{spec2006,
	author = {Henning, John L.},
	title = {SPEC CPU2006 Benchmark Descriptions},
	journal = {SIGARCH Comput. Archit. News},
	issue_date = {September 2006},
	volume = {34},
	number = {4},
	month = sep,
	year = {2006},
	issn = {0163-5964},
	pages = {1--17},
	doi = {10.1145/1186736.1186737},
	acmid = {1186737},
	publisher = {ACM},
	address = {New York, NY, USA},
} 

@INPROCEEDINGS{tlb-translation, 
	author={J. Power and M. D. Hill and D. A. Wood}, 
	booktitle={2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)}, 
	title={Supporting x86-64 address translation for 100s of GPU lanes}, 
	year={2014}, 
	pages={568-578}, 
	doi={10.1109/HPCA.2014.6835965}, 
	ISSN={1530-0897}, 
	month={Feb},}

@INPROCEEDINGS{coherence-dramcache, 
	author={C. C. Huang and R. Kumar and M. Elver and B. Grot and V. Nagarajan}, 
	booktitle={2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)}, 
	title={C3D: Mitigating the NUMA bottleneck via coherent DRAM caches}, 
	year={2016}, 
	pages={1-12}, 
	doi={10.1109/MICRO.2016.7783739}, 
	month={Oct},}