#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021cb30d42d0 .scope module, "tester" "tester" 2 17;
 .timescale 0 0;
v0000021cb3148430_0 .var "a", 1 0;
o0000021cb30eefd8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000021cb3148570_0 .net "any_out", 1 0, o0000021cb30eefd8;  0 drivers
v0000021cb3147a30_0 .var "b", 1 0;
o0000021cb30ef098 .functor BUFZ 2, C4<zz>; HiZ drive
v0000021cb31481b0_0 .net "consensus_out", 1 0, o0000021cb30ef098;  0 drivers
v0000021cb3147b70_0 .var "errors", 31 0;
v0000021cb3147490_0 .var "i", 31 0;
o0000021cb30ef158 .functor BUFZ 2, C4<zz>; HiZ drive
v0000021cb3147210_0 .net "max_out", 1 0, o0000021cb30ef158;  0 drivers
v0000021cb31486b0_0 .net "min_out", 1 0, L_0000021cb314b450;  1 drivers
v0000021cb3148b10_0 .net "out", 1 0, v0000021cb31473f0_0;  1 drivers
v0000021cb3148890_0 .var "oute", 1 0;
v0000021cb3147c10 .array "testvectors", 8 0, 5 0;
v0000021cb3147cb0_0 .var "vectornum", 31 0;
v0000021cb3147d50_0 .var "verdict", 0 0;
S_0000021cb30d5030 .scope module, "any_to_test" "ternary_any" 2 26, 3 64 0, S_0000021cb30d42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "out";
v0000021cb30cf7e0_0 .net "a", 1 0, v0000021cb3148430_0;  1 drivers
v0000021cb30cf880_0 .net "b", 1 0, v0000021cb3147a30_0;  1 drivers
v0000021cb30d0140_0 .net "out", 1 0, o0000021cb30eefd8;  alias, 0 drivers
S_0000021cb30d51c0 .scope module, "consensus_to_test" "ternary_consensus" 2 27, 3 71 0, S_0000021cb30d42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "out";
v0000021cb30cfba0_0 .net "a", 1 0, v0000021cb3148430_0;  alias, 1 drivers
v0000021cb30cf920_0 .net "b", 1 0, v0000021cb3147a30_0;  alias, 1 drivers
v0000021cb30cf9c0_0 .net "out", 1 0, o0000021cb30ef098;  alias, 0 drivers
S_0000021cb308d670 .scope module, "max_to_test" "ternary_max" 2 25, 3 57 0, S_0000021cb30d42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "out";
v0000021cb30cfce0_0 .net "a", 1 0, v0000021cb3148430_0;  alias, 1 drivers
v0000021cb30cfd80_0 .net "b", 1 0, v0000021cb3147a30_0;  alias, 1 drivers
v0000021cb30cfe20_0 .net "out", 1 0, o0000021cb30ef158;  alias, 0 drivers
S_0000021cb308d800 .scope module, "min_to_test" "ternary_min" 2 24, 3 41 0, S_0000021cb30d42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "out";
v0000021cb31489d0_0 .net "a", 1 0, v0000021cb3148430_0;  alias, 1 drivers
v0000021cb3147350_0 .net "b", 1 0, v0000021cb3147a30_0;  alias, 1 drivers
v0000021cb3148d90_0 .net "out", 1 0, L_0000021cb314b450;  alias, 1 drivers
L_0000021cb3148110 .part v0000021cb3148430_0, 0, 1;
L_0000021cb3148250 .part v0000021cb3147a30_0, 0, 1;
L_0000021cb31482f0 .part v0000021cb3148430_0, 1, 1;
L_0000021cb314ae10 .part v0000021cb3147a30_0, 1, 1;
RS_0000021cb30ef3f8 .resolv tri, L_0000021cb30d0f30, L_0000021cb30d10f0;
RS_0000021cb30ef728 .resolv tri, L_0000021cb30d0fa0, L_0000021cb30d1780;
L_0000021cb314b450 .concat8 [ 1 1 0 0], RS_0000021cb30ef3f8, RS_0000021cb30ef728;
S_0000021cb30d93b0 .scope module, "and_gate1" "and_gate" 3 45, 3 31 0, S_0000021cb308d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000021cb31484d0_0 .net "a", 0 0, L_0000021cb3148110;  1 drivers
v0000021cb31477b0_0 .net "b", 0 0, L_0000021cb3148250;  1 drivers
RS_0000021cb30ef2d8 .resolv tri, L_0000021cb30d14e0, L_0000021cb30d1a90, L_0000021cb30d1400;
v0000021cb3147fd0_0 .net8 "nand_out", 0 0, RS_0000021cb30ef2d8;  3 drivers, strength-aware
v0000021cb31470d0_0 .net8 "out", 0 0, RS_0000021cb30ef3f8;  2 drivers, strength-aware
S_0000021cb30d9540 .scope module, "nand_gate1" "nand_gate" 3 37, 3 13 0, S_0000021cb30d93b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000021cb30d1470 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000021cb30d14e0 .functor PMOS 1, L_0000021cb30d1470, L_0000021cb3148110, C4<0>, C4<0>;
L_0000021cb30d1a90 .functor PMOS 1, L_0000021cb30d1470, L_0000021cb3148250, C4<0>, C4<0>;
L_0000021cb30d1940 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000021cb30d1630 .functor NMOS 1, L_0000021cb30d1940, L_0000021cb3148250, C4<0>, C4<0>;
L_0000021cb30d1400 .functor NMOS 1, L_0000021cb30d1630, L_0000021cb3148110, C4<0>, C4<0>;
v0000021cb30cff60_0 .net "a", 0 0, L_0000021cb3148110;  alias, 1 drivers
v0000021cb30d0000_0 .net "b", 0 0, L_0000021cb3148250;  alias, 1 drivers
v0000021cb30d00a0_0 .net8 "gnd", 0 0, L_0000021cb30d1940;  1 drivers, strength-aware
v0000021cb3148ed0_0 .net8 "nmos1_out", 0 0, L_0000021cb30d1630;  1 drivers, strength-aware
v0000021cb3147f30_0 .net8 "out", 0 0, RS_0000021cb30ef2d8;  alias, 3 drivers, strength-aware
v0000021cb3148cf0_0 .net8 "pwr", 0 0, L_0000021cb30d1470;  1 drivers, strength-aware
S_0000021cb30da840 .scope module, "not_gate1" "not_gate" 3 38, 3 1 0, S_0000021cb30d93b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000021cb30d0ec0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000021cb30d0f30 .functor PMOS 1, L_0000021cb30d0ec0, RS_0000021cb30ef2d8, C4<0>, C4<0>;
L_0000021cb30d1240 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000021cb30d10f0 .functor NMOS 1, L_0000021cb30d1240, RS_0000021cb30ef2d8, C4<0>, C4<0>;
v0000021cb3147df0_0 .net8 "a", 0 0, RS_0000021cb30ef2d8;  alias, 3 drivers, strength-aware
v0000021cb3147850_0 .net8 "gnd", 0 0, L_0000021cb30d1240;  1 drivers, strength-aware
v0000021cb3147170_0 .net8 "out", 0 0, RS_0000021cb30ef3f8;  alias, 2 drivers, strength-aware
v0000021cb3147710_0 .net8 "pwr", 0 0, L_0000021cb30d0ec0;  1 drivers, strength-aware
S_0000021cb30da9d0 .scope module, "and_gate2" "and_gate" 3 46, 3 31 0, S_0000021cb308d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000021cb3148bb0_0 .net "a", 0 0, L_0000021cb31482f0;  1 drivers
v0000021cb3147530_0 .net "b", 0 0, L_0000021cb314ae10;  1 drivers
RS_0000021cb30ef608 .resolv tri, L_0000021cb30d1b00, L_0000021cb30d19b0, L_0000021cb30d1710;
v0000021cb3148a70_0 .net8 "nand_out", 0 0, RS_0000021cb30ef608;  3 drivers, strength-aware
v0000021cb3147990_0 .net8 "out", 0 0, RS_0000021cb30ef728;  2 drivers, strength-aware
S_0000021cb30d62f0 .scope module, "nand_gate1" "nand_gate" 3 37, 3 13 0, S_0000021cb30da9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000021cb30d12b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000021cb30d1b00 .functor PMOS 1, L_0000021cb30d12b0, L_0000021cb31482f0, C4<0>, C4<0>;
L_0000021cb30d19b0 .functor PMOS 1, L_0000021cb30d12b0, L_0000021cb314ae10, C4<0>, C4<0>;
L_0000021cb30d15c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000021cb30d1550 .functor NMOS 1, L_0000021cb30d15c0, L_0000021cb314ae10, C4<0>, C4<0>;
L_0000021cb30d1710 .functor NMOS 1, L_0000021cb30d1550, L_0000021cb31482f0, C4<0>, C4<0>;
v0000021cb3147ad0_0 .net "a", 0 0, L_0000021cb31482f0;  alias, 1 drivers
v0000021cb3148930_0 .net "b", 0 0, L_0000021cb314ae10;  alias, 1 drivers
v0000021cb3148610_0 .net8 "gnd", 0 0, L_0000021cb30d15c0;  1 drivers, strength-aware
v0000021cb3148750_0 .net8 "nmos1_out", 0 0, L_0000021cb30d1550;  1 drivers, strength-aware
v0000021cb3147670_0 .net8 "out", 0 0, RS_0000021cb30ef608;  alias, 3 drivers, strength-aware
v0000021cb3148070_0 .net8 "pwr", 0 0, L_0000021cb30d12b0;  1 drivers, strength-aware
S_0000021cb30d6480 .scope module, "not_gate1" "not_gate" 3 38, 3 1 0, S_0000021cb30da9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000021cb30d16a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000021cb30d0fa0 .functor PMOS 1, L_0000021cb30d16a0, RS_0000021cb30ef608, C4<0>, C4<0>;
L_0000021cb30d0d00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000021cb30d1780 .functor NMOS 1, L_0000021cb30d0d00, RS_0000021cb30ef608, C4<0>, C4<0>;
v0000021cb31487f0_0 .net8 "a", 0 0, RS_0000021cb30ef608;  alias, 3 drivers, strength-aware
v0000021cb31475d0_0 .net8 "gnd", 0 0, L_0000021cb30d0d00;  1 drivers, strength-aware
v0000021cb3148c50_0 .net8 "out", 0 0, RS_0000021cb30ef728;  alias, 2 drivers, strength-aware
v0000021cb31478f0_0 .net8 "pwr", 0 0, L_0000021cb30d16a0;  1 drivers, strength-aware
S_0000021cb308cbe0 .scope module, "mux" "mux_4_1" 2 28, 2 3 0, S_0000021cb30d42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "data0";
    .port_info 1 /INPUT 2 "data1";
    .port_info 2 /INPUT 2 "data2";
    .port_info 3 /INPUT 2 "data3";
    .port_info 4 /INPUT 32 "control";
    .port_info 5 /OUTPUT 2 "out";
v0000021cb3147e90_0 .net "control", 31 0, v0000021cb3147490_0;  1 drivers
v0000021cb31472b0_0 .net "data0", 1 0, L_0000021cb314b450;  alias, 1 drivers
v0000021cb3148e30_0 .net "data1", 1 0, o0000021cb30ef158;  alias, 0 drivers
v0000021cb3148f70_0 .net "data2", 1 0, o0000021cb30eefd8;  alias, 0 drivers
v0000021cb3148390_0 .net "data3", 1 0, o0000021cb30ef098;  alias, 0 drivers
v0000021cb31473f0_0 .var "out", 1 0;
E_0000021cb30eb960/0 .event anyedge, v0000021cb3147e90_0, v0000021cb30cf9c0_0, v0000021cb30d0140_0, v0000021cb30cfe20_0;
E_0000021cb30eb960/1 .event anyedge, v0000021cb3148d90_0;
E_0000021cb30eb960 .event/or E_0000021cb30eb960/0, E_0000021cb30eb960/1;
    .scope S_0000021cb308d800;
T_0 ;
    %vpi_call 3 49 "$display", v0000021cb3148d90_0 {0 0 0};
    %vpi_call 3 50 "$dumpfile", "./dump.vcd" {0 0 0};
    %vpi_call 3 51 "$dumpvars" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000021cb308cbe0;
T_1 ;
    %wait E_0000021cb30eb960;
    %load/vec4 v0000021cb3147e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0000021cb31472b0_0;
    %assign/vec4 v0000021cb31473f0_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0000021cb3148e30_0;
    %assign/vec4 v0000021cb31473f0_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0000021cb3148f70_0;
    %assign/vec4 v0000021cb31473f0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0000021cb3148390_0;
    %assign/vec4 v0000021cb31473f0_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021cb30d42d0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cb3147d50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cb3147490_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000021cb3147490_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0000021cb3147490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %vpi_call 2 33 "$display", "Test min" {0 0 0};
    %vpi_call 2 33 "$readmemb", "min.mem", v0000021cb3147c10 {0 0 0};
    %jmp T_2.6;
T_2.3 ;
    %vpi_call 2 34 "$display", "Test max" {0 0 0};
    %vpi_call 2 34 "$readmemb", "max.mem", v0000021cb3147c10 {0 0 0};
    %jmp T_2.6;
T_2.4 ;
    %vpi_call 2 35 "$display", "Test any" {0 0 0};
    %vpi_call 2 35 "$readmemb", "any.mem", v0000021cb3147c10 {0 0 0};
    %jmp T_2.6;
T_2.5 ;
    %vpi_call 2 36 "$display", "Test consensus" {0 0 0};
    %vpi_call 2 36 "$readmemb", "consensus.mem", v0000021cb3147c10 {0 0 0};
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cb3147b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cb3147cb0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0000021cb3147cb0_0;
    %cmpi/u 9, 0, 32;
    %jmp/0xz T_2.8, 5;
    %ix/getv 4, v0000021cb3147cb0_0;
    %load/vec4a v0000021cb3147c10, 4;
    %split/vec4 2;
    %store/vec4 v0000021cb3148890_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0000021cb3147a30_0, 0, 2;
    %store/vec4 v0000021cb3148430_0, 0, 2;
    %delay 1, 0;
    %load/vec4 v0000021cb3148b10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000021cb3148890_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %jmp/1 T_2.11, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000021cb3148b10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000021cb3148890_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %flag_or 6, 8;
T_2.11;
    %jmp/0xz  T_2.9, 6;
    %vpi_call 2 44 "$display", "Error: inputs a=0b%b b=0b%b", v0000021cb3148430_0, v0000021cb3147a30_0 {0 0 0};
    %vpi_call 2 45 "$display", "  outputs: expected 0b%b, actual 0b%b", v0000021cb3148890_0, v0000021cb3148b10_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000021cb3147b70_0;
    %add;
    %store/vec4 v0000021cb3147b70_0, 0, 32;
T_2.9 ;
    %load/vec4 v0000021cb3147cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021cb3147cb0_0, 0, 32;
    %jmp T_2.7;
T_2.8 ;
    %vpi_call 2 49 "$display", "%d tests completed with %d errors", v0000021cb3147cb0_0, v0000021cb3147b70_0 {0 0 0};
    %load/vec4 v0000021cb3147b70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.12, 6;
    %vpi_call 2 53 "$display", "FAIL" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cb3147d50_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 58 "$display", "OK" {0 0 0};
T_2.13 ;
    %delay 5, 0;
    %load/vec4 v0000021cb3147490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021cb3147490_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %load/vec4 v0000021cb3147d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call 2 62 "$display", "Verdict: OK" {0 0 0};
    %jmp T_2.15;
T_2.14 ;
    %vpi_call 2 63 "$display", "Verdict: FAIL" {0 0 0};
T_2.15 ;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ternary_logic_tester.v";
    "./ternary_logic.v";
