module wideexpr_00198(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s7;
  assign y1 = s5;
  assign y2 = s0;
  assign y3 = {u3};
  assign y4 = {4{(ctrl[4]?(ctrl[6]?1'sb0:(((ctrl[1]?(3'sb101)^(2'sb10):s2))-(((2'sb11)-(s4))^(4'sb1101)))|((ctrl[5]?(ctrl[1]?s1:+(6'b101100)):s7))):-(^(s1)))}};
  assign y5 = s0;
  assign y6 = ({4'sb1010,s1})>(6'sb010110);
  assign y7 = (((+(u7))&((-((ctrl[0]?(^(2'sb01))>=(s7):&(2'sb10))))^~((ctrl[6]?(ctrl[0]?s6:5'sb11010):4'sb1001))))<<(((+((ctrl[0]?&(+(s1)):u2)))<<<((s2)^(+(3'sb011))))==(2'sb00)))<((ctrl[0]?(+(&(2'b11)))<<<((ctrl[4]?(ctrl[0]?s3:(ctrl[3]?3'sb100:s6)):(ctrl[2]?(ctrl[4]?4'sb0000:$signed((ctrl[0]?s5:u4))):-(2'b00)))):($signed(+((-({2{3'sb011}}))<<<(6'sb111101))))^~(3'sb000)));
endmodule
