
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105153                       # Number of seconds simulated
sim_ticks                                105153380460                       # Number of ticks simulated
final_tick                               634791097770                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 279871                       # Simulator instruction rate (inst/s)
host_op_rate                                   353385                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6653711                       # Simulator tick rate (ticks/s)
host_mem_usage                               16937192                       # Number of bytes of host memory used
host_seconds                                 15803.72                       # Real time elapsed on the host
sim_insts                                  4423003060                       # Number of instructions simulated
sim_ops                                    5584790662                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2402432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       703360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       577408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1227008                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4916992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2197120                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2197120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18769                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4511                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9586                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38414                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17165                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17165                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22846931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6688896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5491103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11668745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46760190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12173                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17042                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19476                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15825                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              64515                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20894431                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20894431                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20894431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22846931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6688896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19476                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5491103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11668745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               67654620                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252166381                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21409230                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17433180                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919291                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8813212                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8135257                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235990                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87056                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193768249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120508154                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21409230                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10371247                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25470433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5740544                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9385906                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11854493                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918404                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232414514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.626968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.994479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206944081     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2727088      1.17%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139924      0.92%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2308617      0.99%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951817      0.84%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107210      0.48%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757791      0.33%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930199      0.83%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12547787      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232414514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084901                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.477891                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191425232                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11767868                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25329061                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108957                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3783392                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3649999                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6534                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145437776                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51721                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3783392                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191681551                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7918987                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2692243                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25182708                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1155621                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145221531                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2325                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        424316                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        40129                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203206351                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676811782                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676811782                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34755645                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34074                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17994                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3603340                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13979137                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7852233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293825                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1696420                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144709298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34074                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137400143                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        84528                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20191550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41331707                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1914                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232414514                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.591186                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296206                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174369667     75.03%     75.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24508469     10.55%     85.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12379034      5.33%     90.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7988681      3.44%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571948      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583294      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3183065      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       777937      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52419      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232414514                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961459     75.45%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144581     11.35%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168244     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113914341     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015187      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13648802      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805733      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137400143                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544879                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274284                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009274                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508573612                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164935621                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133585968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138674427                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       150801                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1827537                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          702                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142667                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          552                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3783392                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7174344                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       284888                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144743372                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          342                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13979137                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7852233                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17994                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        220519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12618                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          702                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215266                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134811994                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13516407                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588149                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321490                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19241010                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805083                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534615                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133587987                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133585968                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79372655                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213667238                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529753                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371478                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22287171                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943523                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228631122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535650                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388348                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178834954     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23335520     10.21%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10838903      4.74%     93.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4821769      2.11%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3654187      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544175      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534109      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094587      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972918      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228631122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972918                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370411738                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293290512                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19751867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.521664                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.521664                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396564                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396564                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609554000                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184071843                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138149857                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252166381                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22699827                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18404175                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2091916                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9295807                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8597474                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2464102                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98678                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    196680983                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126555087                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22699827                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11061576                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27862617                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6382454                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3850183                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12155276                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2089981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    232657369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.028838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       204794752     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1941359      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3524664      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3264586      1.40%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2072434      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1702506      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          975380      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1007580      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13374108      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    232657369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090019                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.501871                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       194674292                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5874894                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27795976                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48839                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4263363                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3940199                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155382726                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4263363                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       195172070                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1282812                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3446401                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27316707                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1176011                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155250483                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        198654                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       504844                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220183515                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    723181849                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    723181849                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181210535                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38972955                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35685                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17842                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4331911                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14670942                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7581338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85921                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1680024                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154238755                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145620143                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       122785                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23308573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49118017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    232657369                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.625900                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299115                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169871755     73.01%     73.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26572309     11.42%     84.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14291838      6.14%     90.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7248707      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8640058      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2801197      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2618638      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       462944      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149923      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232657369                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         438928     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153420     20.79%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       145508     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122461195     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2087859      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17843      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13496330      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7556916      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145620143                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.577476                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             737856                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005067                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    524758291                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177583236                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142473843                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146357999                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       282015                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2857877                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97816                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4263363                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         869479                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120732                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154274439                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14670942                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7581338                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17842                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        104606                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1115739                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1166601                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2282340                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143523157                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13021312                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2096981                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20578061                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20260703                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7556749                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569161                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142473879                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142473843                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82215082                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229052485                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.564999                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358936                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105536689                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129946320                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24328419                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2118457                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    228394005                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568957                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    173672380     76.04%     76.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25190731     11.03%     87.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13065726      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4197077      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5770366      2.53%     97.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1933927      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1119513      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       989551      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2454734      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    228394005                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105536689                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129946320                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19296584                       # Number of memory references committed
system.switch_cpus1.commit.loads             11813062                       # Number of loads committed
system.switch_cpus1.commit.membars              17842                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18756312                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117071625                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2680095                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2454734                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           380214010                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312812891                       # The number of ROB writes
system.switch_cpus1.timesIdled                3051188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19509012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105536689                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129946320                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105536689                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.389372                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.389372                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418520                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418520                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       645509803                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199377785                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143358563                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35684                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252166381                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22485809                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18452901                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2103088                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9434337                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8846836                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2243552                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98454                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201544717                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             123330505                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22485809                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11090388                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26595976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5834192                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6633227                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12191672                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2093678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    238486838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.634551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.995440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       211890862     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1980480      0.83%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3584953      1.50%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2119984      0.89%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1738318      0.73%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1553449      0.65%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          857737      0.36%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2133675      0.89%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12627380      5.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    238486838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089171                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.489084                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199886776                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8304521                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26517104                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        65793                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3712641                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3694476                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     151263203                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3712641                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200184009                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         692821                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6705548                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26268487                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       923329                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151213087                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        100813                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       532843                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    213035158                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    701762955                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    701762955                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180952744                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32082395                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36000                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18025                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2672987                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14065282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7567015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        73613                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1711882                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150061053                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143076140                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        66912                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17789288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36784935                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    238486838                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.599933                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.287449                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    178912429     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23704658      9.94%     84.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12406238      5.20%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8741928      3.67%     93.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8748061      3.67%     97.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3130687      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2388294      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       278565      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       175978      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    238486838                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          52424     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170767     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       159669     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120730077     84.38%     84.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1956895      1.37%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17975      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12823471      8.96%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7547722      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143076140                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567388                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             382860                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    525088890                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    167886590                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140634670                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143459000                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       290819                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2307356                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        90236                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3712641                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         484877                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56729                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150097054                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        16157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14065282                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7567015                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18025                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         46849                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1210459                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1100890                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2311349                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141444592                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12725812                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1631548                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20273529                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20044267                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7547717                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.560918                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140634734                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140634670                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82305912                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        224173371                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.557706                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367153                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105210468                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129686477                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20410798                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35952                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2120836                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    234774197                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.552388                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.403929                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    181829246     77.45%     77.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25827085     11.00%     88.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9906739      4.22%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5215555      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4430014      1.89%     96.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2100509      0.89%     97.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       993687      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1556370      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2914992      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    234774197                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105210468                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129686477                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19234705                       # Number of memory references committed
system.switch_cpus2.commit.loads             11757926                       # Number of loads committed
system.switch_cpus2.commit.membars              17976                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18816194                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116751109                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2682245                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2914992                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           381956480                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303907193                       # The number of ROB writes
system.switch_cpus2.timesIdled                2975228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13679543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105210468                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129686477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105210468                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.396780                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.396780                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.417226                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.417226                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       635991091                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196449602                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      140039457                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35952                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               252166381                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20564675                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16812998                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2002649                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8404314                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8066700                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2106218                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        90516                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    197966681                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             115536093                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20564675                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10172918                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24066602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5562416                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5320482                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12128135                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2004026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230880029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.613634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       206813427     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1156181      0.50%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1762174      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2406962      1.04%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2472231      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2066353      0.89%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1171110      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1725644      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11305947      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230880029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081552                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.458174                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       195703977                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7601999                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24002096                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        45920                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3526028                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3394302                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     141558682                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1304                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3526028                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       196258302                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1340823                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4863883                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23502936                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1388048                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     141468380                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1450                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        313159                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       554607                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1289                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    196588302                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    658396354                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    658396354                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    169865054                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26723243                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        39044                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22462                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4038076                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13433377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7365154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       130154                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1605228                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         141272244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39028                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133964926                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26290                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16115744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38309536                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5864                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230880029                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580236                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269653                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    174236854     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23090566     10.00%     85.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11940635      5.17%     90.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9001877      3.90%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6998255      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2807324      1.22%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1787442      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       903441      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       113635      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230880029                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23878     10.04%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         88326     37.13%     47.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       125664     52.83%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112238947     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2077417      1.55%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16582      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12322757      9.20%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7309223      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133964926                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.531256                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             237868                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001776                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    499074039                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    157427366                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131951998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     134202794                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       314263                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2224246                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       180544                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           94                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3526028                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1082624                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       126695                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    141311272                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        64700                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13433377                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7365154                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22446                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         93515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1164713                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1141697                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2306410                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132142226                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11620375                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1822700                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18928020                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18679460                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7307645                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524028                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131952215                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131951998                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75958159                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        203482372                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523274                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373291                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     99480993                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    122266326                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19052512                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2035520                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    227354001                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537780                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387560                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    177370725     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24646524     10.84%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9365371      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4517835      1.99%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3740494      1.65%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2233508      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1895969      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       838375      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2745200      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    227354001                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     99480993                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     122266326                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18393738                       # Number of memory references committed
system.switch_cpus3.commit.loads             11209128                       # Number of loads committed
system.switch_cpus3.commit.membars              16582                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17535822                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110206530                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2494754                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2745200                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           365927639                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          286163942                       # The number of ROB writes
system.switch_cpus3.timesIdled                3082904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21286352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           99480993                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            122266326                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     99480993                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.534820                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.534820                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394505                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394505                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       595552996                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      183093742                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      131741271                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33164                       # number of misc regfile writes
system.l20.replacements                         18779                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          692628                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26971                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.680472                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.419774                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.542173                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5452.957147                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2728.080907                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000906                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000432                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.665644                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.333018                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78060                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78060                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18796                       # number of Writeback hits
system.l20.Writeback_hits::total                18796                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78060                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78060                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78060                       # number of overall hits
system.l20.overall_hits::total                  78060                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18769                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18779                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18769                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18779                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18769                       # number of overall misses
system.l20.overall_misses::total                18779                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2327099                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5277692359                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5280019458                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2327099                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5277692359                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5280019458                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2327099                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5277692359                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5280019458                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96829                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96839                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18796                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18796                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96829                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96839                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96829                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96839                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.193837                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.193920                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.193837                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.193920                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.193837                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.193920                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 281191.984602                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 281166.167421                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 281191.984602                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 281166.167421                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 281191.984602                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 281166.167421                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4297                       # number of writebacks
system.l20.writebacks::total                     4297                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18769                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18779                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18769                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18779                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18769                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18779                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4078882858                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4080571957                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4078882858                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4080571957                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4078882858                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4080571957                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.193837                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.193920                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.193837                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.193920                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.193837                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.193920                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 217320.201289                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 217294.422333                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 217320.201289                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 217294.422333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 217320.201289                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 217294.422333                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5510                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          360965                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13702                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.343964                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          260.341978                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.788529                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2630.759979                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5290.109513                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.031780                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001317                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.321138                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.645765                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35699                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35699                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10747                       # number of Writeback hits
system.l21.Writeback_hits::total                10747                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35699                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35699                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35699                       # number of overall hits
system.l21.overall_hits::total                  35699                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5495                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5509                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5495                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5509                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5495                       # number of overall misses
system.l21.overall_misses::total                 5509                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3720936                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1516346036                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1520066972                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3720936                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1516346036                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1520066972                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3720936                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1516346036                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1520066972                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41194                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41208                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10747                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10747                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41194                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41208                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41194                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41208                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.133393                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.133688                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.133393                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.133688                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.133393                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.133688                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 265781.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 275950.143039                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 275924.300599                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 265781.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 275950.143039                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 275924.300599                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 265781.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 275950.143039                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 275924.300599                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3664                       # number of writebacks
system.l21.writebacks::total                     3664                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5495                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5509                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5495                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5509                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5495                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5509                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2820434                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1164425278                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1167245712                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2820434                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1164425278                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1167245712                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2820434                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1164425278                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1167245712                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.133393                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.133688                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.133393                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.133688                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.133393                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.133688                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 201459.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 211906.329026                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 211879.780722                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 201459.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 211906.329026                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 211879.780722                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 201459.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 211906.329026                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 211879.780722                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4527                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          313683                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12719                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.662552                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          380.077900                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.305703                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2202.755877                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5594.860520                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046396                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001746                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.268891                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.682966                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29968                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29968                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9636                       # number of Writeback hits
system.l22.Writeback_hits::total                 9636                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29968                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29968                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29968                       # number of overall hits
system.l22.overall_hits::total                  29968                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4511                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4527                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4511                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4527                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4511                       # number of overall misses
system.l22.overall_misses::total                 4527                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4031888                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1236975004                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1241006892                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4031888                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1236975004                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1241006892                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4031888                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1236975004                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1241006892                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34479                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34495                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9636                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9636                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34479                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34495                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34479                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34495                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.130833                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.131236                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.130833                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.131236                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.130833                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.131236                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       251993                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 274213.035691                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 274134.502319                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       251993                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 274213.035691                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 274134.502319                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       251993                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 274213.035691                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 274134.502319                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2946                       # number of writebacks
system.l22.writebacks::total                     2946                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4511                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4527                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4511                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4527                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4511                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4527                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3011088                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    948770692                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    951781780                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3011088                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    948770692                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    951781780                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3011088                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    948770692                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    951781780                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.130833                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.131236                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.130833                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.131236                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.130833                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.131236                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       188193                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 210323.806695                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 210245.588690                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       188193                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 210323.806695                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 210245.588690                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       188193                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 210323.806695                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 210245.588690                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9599                       # number of replacements
system.l23.tagsinuse                      8191.986434                       # Cycle average of tags in use
system.l23.total_refs                          562544                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17791                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.619583                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          356.765744                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     6.792740                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3988.539906                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3839.888044                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.043551                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000829                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.486882                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.468736                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        42591                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42591                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25119                       # number of Writeback hits
system.l23.Writeback_hits::total                25119                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        42591                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42591                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        42591                       # number of overall hits
system.l23.overall_hits::total                  42591                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9583                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9596                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9586                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9599                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9586                       # number of overall misses
system.l23.overall_misses::total                 9599                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2757699                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2576417375                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2579175074                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       731168                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       731168                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2757699                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2577148543                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2579906242                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2757699                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2577148543                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2579906242                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52174                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52187                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25119                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25119                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52177                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52190                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52177                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52190                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183674                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.183877                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.183721                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.183924                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.183721                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.183924                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 212130.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 268852.903579                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 268776.060233                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 243722.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 243722.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 212130.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 268845.038911                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 268768.230232                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 212130.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 268845.038911                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 268768.230232                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6258                       # number of writebacks
system.l23.writebacks::total                     6258                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9583                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9596                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9586                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9599                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9586                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9599                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1927746                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1964265636                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1966193382                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       539768                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       539768                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1927746                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1964805404                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1966733150                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1927746                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1964805404                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1966733150                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183674                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.183877                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.183721                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.183924                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.183721                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.183924                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 148288.153846                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 204973.978504                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 204897.184452                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 179922.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 179922.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 148288.153846                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 204966.138535                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 204889.379102                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 148288.153846                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 204966.138535                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 204889.379102                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.960895                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011862132                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849839.363803                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.960895                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015963                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876540                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11854482                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11854482                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11854482                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11854482                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11854482                       # number of overall hits
system.cpu0.icache.overall_hits::total       11854482                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2690500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2690500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11854493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11854493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11854493                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11854493                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11854493                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11854493                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96829                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190996058                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97085                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1967.307596                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589296                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410704                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916364                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083636                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10410785                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10410785                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17468                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17468                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088017                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088017                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088017                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088017                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402207                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402207                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402287                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402287                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402287                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402287                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45804606092                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45804606092                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11987666                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11987666                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45816593758                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45816593758                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45816593758                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45816593758                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10812992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10812992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18490304                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18490304                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18490304                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18490304                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037197                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021757                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021757                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021757                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021757                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113883.164868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113883.164868                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 149845.825000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 149845.825000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113890.316510                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113890.316510                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113890.316510                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113890.316510                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18796                       # number of writebacks
system.cpu0.dcache.writebacks::total            18796                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305378                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305378                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305458                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305458                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96829                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96829                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96829                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96829                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96829                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96829                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10614619721                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10614619721                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10614619721                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10614619721                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10614619721                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10614619721                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005237                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005237                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005237                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005237                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109622.321009                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109622.321009                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109622.321009                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109622.321009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109622.321009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109622.321009                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996869                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015203113                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192663.311015                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996869                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12155261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12155261                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12155261                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12155261                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12155261                       # number of overall hits
system.cpu1.icache.overall_hits::total       12155261                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4301484                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4301484                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4301484                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4301484                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4301484                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4301484                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12155276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12155276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12155276                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12155276                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12155276                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12155276                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 286765.600000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 286765.600000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 286765.600000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 286765.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 286765.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 286765.600000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3851336                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3851336                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3851336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3851336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3851336                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3851336                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 275095.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 275095.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 275095.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 275095.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 275095.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 275095.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41194                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169458043                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41450                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4088.251942                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.019652                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.980348                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910233                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089767                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9784743                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9784743                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7449626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7449626                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17842                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17842                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17842                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17842                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17234369                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17234369                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17234369                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17234369                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       123969                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       123969                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       123969                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        123969                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       123969                       # number of overall misses
system.cpu1.dcache.overall_misses::total       123969                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15070995621                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15070995621                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15070995621                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15070995621                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15070995621                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15070995621                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9908712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9908712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7449626                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7449626                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17842                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17842                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17358338                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17358338                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17358338                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17358338                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012511                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012511                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007142                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121570.679936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121570.679936                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121570.679936                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121570.679936                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121570.679936                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121570.679936                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10747                       # number of writebacks
system.cpu1.dcache.writebacks::total            10747                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82775                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82775                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82775                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82775                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82775                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82775                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41194                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41194                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41194                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41194                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41194                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41194                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3885300200                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3885300200                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3885300200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3885300200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3885300200                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3885300200                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002373                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002373                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94317.138418                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94317.138418                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94317.138418                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94317.138418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94317.138418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94317.138418                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.051390                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018629369                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2204825.474026                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.051390                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024121                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738864                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12191656                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12191656                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12191656                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12191656                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12191656                       # number of overall hits
system.cpu2.icache.overall_hits::total       12191656                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4332688                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4332688                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4332688                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4332688                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4332688                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4332688                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12191672                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12191672                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12191672                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12191672                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12191672                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12191672                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       270793                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       270793                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       270793                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       270793                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       270793                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       270793                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4164688                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4164688                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4164688                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4164688                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4164688                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4164688                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       260293                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       260293                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       260293                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       260293                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       260293                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       260293                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34479                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164189800                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34735                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4726.926731                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.467428                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.532572                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904170                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095830                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9483641                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9483641                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7440828                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7440828                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18008                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18008                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17976                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17976                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16924469                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16924469                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16924469                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16924469                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        88736                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        88736                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        88736                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         88736                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        88736                       # number of overall misses
system.cpu2.dcache.overall_misses::total        88736                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8915473138                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8915473138                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8915473138                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8915473138                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8915473138                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8915473138                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9572377                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9572377                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7440828                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7440828                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17976                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17976                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17013205                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17013205                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17013205                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17013205                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009270                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009270                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005216                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005216                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005216                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005216                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100471.884444                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100471.884444                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100471.884444                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100471.884444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100471.884444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100471.884444                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9636                       # number of writebacks
system.cpu2.dcache.writebacks::total             9636                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        54257                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        54257                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        54257                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        54257                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        54257                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        54257                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34479                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34479                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34479                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34479                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34479                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34479                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3228494732                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3228494732                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3228494732                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3228494732                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3228494732                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3228494732                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002027                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002027                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93636.553612                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93636.553612                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93636.553612                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93636.553612                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93636.553612                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93636.553612                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               492.997015                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015440383                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2059716.801217                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997015                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.769231                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12128116                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12128116                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12128116                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12128116                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12128116                       # number of overall hits
system.cpu3.icache.overall_hits::total       12128116                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4057513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4057513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4057513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4057513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4057513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4057513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12128135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12128135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12128135                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12128135                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12128135                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12128135                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 213553.315789                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 213553.315789                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 213553.315789                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 213553.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 213553.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 213553.315789                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2866066                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2866066                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2866066                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2866066                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2866066                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2866066                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 220466.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 220466.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52177                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172266023                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52433                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3285.450442                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221243                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778757                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911020                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088980                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8526404                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8526404                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7147169                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7147169                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17424                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17424                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16582                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16582                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15673573                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15673573                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15673573                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15673573                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148113                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148113                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3277                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3277                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151390                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151390                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151390                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151390                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18752642184                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18752642184                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    705670693                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    705670693                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19458312877                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19458312877                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19458312877                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19458312877                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8674517                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8674517                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7150446                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7150446                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16582                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16582                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15824963                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15824963                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15824963                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15824963                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.017074                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017074                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000458                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000458                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009567                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009567                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009567                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009567                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 126610.373053                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 126610.373053                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 215340.461703                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 215340.461703                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 128531.031620                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128531.031620                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 128531.031620                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128531.031620                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1035901                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 147985.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25119                       # number of writebacks
system.cpu3.dcache.writebacks::total            25119                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        95939                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        95939                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3274                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3274                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99213                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99213                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99213                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99213                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52174                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52174                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52177                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52177                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52177                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52177                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5452633912                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5452633912                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       756068                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       756068                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5453389980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5453389980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5453389980                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5453389980                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003297                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003297                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003297                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003297                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104508.642466                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104508.642466                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 252022.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 252022.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 104517.124020                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104517.124020                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 104517.124020                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104517.124020                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
