package saturn.common

import chisel3._
import chisel3.util._
import org.chipsalliance.cde.config._
import freechips.rocketchip.rocket._
import freechips.rocketchip.util._
import freechips.rocketchip.tile._

class ShiftPackerReq(implicit p: Parameters) extends CoreBundle()(p) with HasVectorParams {
  val head  = UInt(log2Ceil(dLenB).W)
  val tail  = UInt(log2Ceil(dLenB).W)
  def count = Mux(tail === 0.U, dLenB.U, tail) - head
}

class ShiftPacker(implicit p: Parameters) extends CoreModule()(p) with HasVectorParams {
  val io = IO(new Bundle {
    val push = Flipped(Decoupled(new ShiftPackerReq))
    val push_data = Input(Vec(dLenB, UInt(8.W)))

    val pop = Flipped(Decoupled(new ShiftPackerReq))
    val pop_data = Output(Vec(dLenB, UInt(8.W)))
  })

  def wshr(in: Seq[UInt], shamt: UInt): Seq[UInt] =
    (0 until in.size).map { i => VecInit(in.drop(i))(shamt) }
  def wshl(in: Seq[UInt], shamt: UInt): Seq[UInt] =
    wshr(in.reverse, shamt).reverse

  val count = RegInit(0.U(log2Ceil(dLenB).W))
  val regs = Seq.fill(dLenB) { Reg(UInt(8.W)) }
  val valid = (1.U << count) - 1.U

  val may_forward = io.pop.bits.count > count

  io.push.ready := dLenB.U +& Mux(io.pop.valid, io.pop.bits.count, 0.U) >= count +& io.push.bits.count
  io.pop.ready := count +& Mux(io.push.valid, io.push.bits.count, 0.U) >= io.pop.bits.count

  val regs_shr = wshr(regs, io.pop.bits.count)
  val valid_shr = valid >> io.pop.bits.count

  when (io.push.fire || io.pop.fire) {
    count := count +& Mux(io.push.fire, io.push.bits.count, 0.U) - Mux(io.pop.fire, io.pop.bits.count, 0.U)
  }

  val push_shr     = wshr((Seq.fill(dLenB)(0.U(8.W)) ++ io.push_data), dLenB.U +& io.push.bits.head - count)
  val push_shr_pop = wshr((Seq.fill(dLenB)(0.U(8.W)) ++ io.push_data), dLenB.U +& io.push.bits.head +& io.pop.bits.count - count)

  when (io.pop.fire) {
    for (i <- 0 until dLenB) regs(i) := Mux(valid_shr(i), regs_shr(i), push_shr_pop(i))
  } .elsewhen (io.push.fire) {
    for (i <- 0 until dLenB) when (!valid(i)) {
      regs(i) := push_shr(i)
    }
  }

  val out_data = (0 until dLenB).map { i => Mux(valid(i), regs(i), push_shr(i)) }
  io.pop_data := VecInit(wshl(out_data, io.pop.bits.head))
}
