

================================================================
== Vitis HLS Report for 'systolic_array_k_768_1_Block_split30019_proc'
================================================================
* Date:           Mon Sep 18 11:27:51 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out_test_2019_0.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.215 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        3|       29|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |    or    |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |C_0_0_V_out_blk_n  |   9|          2|    1|          2|
    |ap_done            |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  27|          6|    3|          6|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | systolic_array_k_768.1_Block_.split30019_proc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | systolic_array_k_768.1_Block_.split30019_proc | return value |
|ap_start            |  in |    1| ap_ctrl_hs | systolic_array_k_768.1_Block_.split30019_proc | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | systolic_array_k_768.1_Block_.split30019_proc | return value |
|ap_done             | out |    1| ap_ctrl_hs | systolic_array_k_768.1_Block_.split30019_proc | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | systolic_array_k_768.1_Block_.split30019_proc | return value |
|ap_idle             | out |    1| ap_ctrl_hs | systolic_array_k_768.1_Block_.split30019_proc | return value |
|ap_ready            | out |    1| ap_ctrl_hs | systolic_array_k_768.1_Block_.split30019_proc | return value |
|start_out           | out |    1| ap_ctrl_hs | systolic_array_k_768.1_Block_.split30019_proc | return value |
|start_write         | out |    1| ap_ctrl_hs | systolic_array_k_768.1_Block_.split30019_proc | return value |
|C_0_0_V_out_din     | out |    1|   ap_fifo  |                  C_0_0_V_out                  |    pointer   |
|C_0_0_V_out_full_n  |  in |    1|   ap_fifo  |                  C_0_0_V_out                  |    pointer   |
|C_0_0_V_out_write   | out |    1|   ap_fifo  |                  C_0_0_V_out                  |    pointer   |
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+

