Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Aug 23 10:51:37 2024
| Host         : DESKTOP-OH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file i2c_txtlcd_top_timing_summary_routed.rpt -pb i2c_txtlcd_top_timing_summary_routed.pb -rpx i2c_txtlcd_top_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_txtlcd_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.937        0.000                      0                  264        0.128        0.000                      0                  264        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.937        0.000                      0                  264        0.128        0.000                      0                  264        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 txtlcd/master/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/master/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.783ns  (logic 1.185ns (31.324%)  route 2.598ns (68.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.626    10.147    txtlcd/master/CLK
    SLICE_X62Y94         FDCE                                         r  txtlcd/master/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  txtlcd/master/state_reg[5]/Q
                         net (fo=10, routed)          0.894    11.500    txtlcd/master/state_reg_n_0_[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.152    11.652 f  txtlcd/master/next_state__2/O
                         net (fo=1, routed)           0.441    12.092    txtlcd/master/next_state__2_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.326    12.418 r  txtlcd/master/next_state__3/O
                         net (fo=2, routed)           0.478    12.896    txtlcd/master/ed/next_state_reg[0]_1
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.020 r  txtlcd/master/ed/next_state[6]_i_2/O
                         net (fo=1, routed)           0.279    13.299    txtlcd/master/ed_go/next_state_reg[0]
    SLICE_X62Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  txtlcd/master/ed_go/next_state[6]_i_1/O
                         net (fo=7, routed)           0.507    13.930    txtlcd/master/next_state
    SLICE_X61Y94         FDPE                                         r  txtlcd/master/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.508    14.849    txtlcd/master/CLK
    SLICE_X61Y94         FDPE                                         r  txtlcd/master/next_state_reg[0]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y94         FDPE (Setup_fdpe_C_CE)      -0.205    14.867    txtlcd/master/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 txtlcd/master/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/master/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.783ns  (logic 1.185ns (31.324%)  route 2.598ns (68.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.626    10.147    txtlcd/master/CLK
    SLICE_X62Y94         FDCE                                         r  txtlcd/master/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  txtlcd/master/state_reg[5]/Q
                         net (fo=10, routed)          0.894    11.500    txtlcd/master/state_reg_n_0_[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.152    11.652 f  txtlcd/master/next_state__2/O
                         net (fo=1, routed)           0.441    12.092    txtlcd/master/next_state__2_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.326    12.418 r  txtlcd/master/next_state__3/O
                         net (fo=2, routed)           0.478    12.896    txtlcd/master/ed/next_state_reg[0]_1
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.020 r  txtlcd/master/ed/next_state[6]_i_2/O
                         net (fo=1, routed)           0.279    13.299    txtlcd/master/ed_go/next_state_reg[0]
    SLICE_X62Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  txtlcd/master/ed_go/next_state[6]_i_1/O
                         net (fo=7, routed)           0.507    13.930    txtlcd/master/next_state
    SLICE_X61Y94         FDCE                                         r  txtlcd/master/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.508    14.849    txtlcd/master/CLK
    SLICE_X61Y94         FDCE                                         r  txtlcd/master/next_state_reg[3]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y94         FDCE (Setup_fdce_C_CE)      -0.205    14.867    txtlcd/master/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 txtlcd/master/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/master/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.783ns  (logic 1.185ns (31.324%)  route 2.598ns (68.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.626    10.147    txtlcd/master/CLK
    SLICE_X62Y94         FDCE                                         r  txtlcd/master/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  txtlcd/master/state_reg[5]/Q
                         net (fo=10, routed)          0.894    11.500    txtlcd/master/state_reg_n_0_[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.152    11.652 f  txtlcd/master/next_state__2/O
                         net (fo=1, routed)           0.441    12.092    txtlcd/master/next_state__2_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.326    12.418 r  txtlcd/master/next_state__3/O
                         net (fo=2, routed)           0.478    12.896    txtlcd/master/ed/next_state_reg[0]_1
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.020 r  txtlcd/master/ed/next_state[6]_i_2/O
                         net (fo=1, routed)           0.279    13.299    txtlcd/master/ed_go/next_state_reg[0]
    SLICE_X62Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  txtlcd/master/ed_go/next_state[6]_i_1/O
                         net (fo=7, routed)           0.507    13.930    txtlcd/master/next_state
    SLICE_X61Y94         FDCE                                         r  txtlcd/master/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.508    14.849    txtlcd/master/CLK
    SLICE_X61Y94         FDCE                                         r  txtlcd/master/next_state_reg[4]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y94         FDCE (Setup_fdce_C_CE)      -0.205    14.867    txtlcd/master/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 txtlcd/master/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/master/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.783ns  (logic 1.185ns (31.324%)  route 2.598ns (68.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.626    10.147    txtlcd/master/CLK
    SLICE_X62Y94         FDCE                                         r  txtlcd/master/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  txtlcd/master/state_reg[5]/Q
                         net (fo=10, routed)          0.894    11.500    txtlcd/master/state_reg_n_0_[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.152    11.652 f  txtlcd/master/next_state__2/O
                         net (fo=1, routed)           0.441    12.092    txtlcd/master/next_state__2_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.326    12.418 r  txtlcd/master/next_state__3/O
                         net (fo=2, routed)           0.478    12.896    txtlcd/master/ed/next_state_reg[0]_1
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.020 r  txtlcd/master/ed/next_state[6]_i_2/O
                         net (fo=1, routed)           0.279    13.299    txtlcd/master/ed_go/next_state_reg[0]
    SLICE_X62Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  txtlcd/master/ed_go/next_state[6]_i_1/O
                         net (fo=7, routed)           0.507    13.930    txtlcd/master/next_state
    SLICE_X61Y94         FDCE                                         r  txtlcd/master/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.508    14.849    txtlcd/master/CLK
    SLICE_X61Y94         FDCE                                         r  txtlcd/master/next_state_reg[5]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y94         FDCE (Setup_fdce_C_CE)      -0.205    14.867    txtlcd/master/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 txtlcd/master/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/master/next_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.783ns  (logic 1.185ns (31.324%)  route 2.598ns (68.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.626    10.147    txtlcd/master/CLK
    SLICE_X62Y94         FDCE                                         r  txtlcd/master/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  txtlcd/master/state_reg[5]/Q
                         net (fo=10, routed)          0.894    11.500    txtlcd/master/state_reg_n_0_[5]
    SLICE_X62Y93         LUT4 (Prop_lut4_I2_O)        0.152    11.652 f  txtlcd/master/next_state__2/O
                         net (fo=1, routed)           0.441    12.092    txtlcd/master/next_state__2_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.326    12.418 r  txtlcd/master/next_state__3/O
                         net (fo=2, routed)           0.478    12.896    txtlcd/master/ed/next_state_reg[0]_1
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.020 r  txtlcd/master/ed/next_state[6]_i_2/O
                         net (fo=1, routed)           0.279    13.299    txtlcd/master/ed_go/next_state_reg[0]
    SLICE_X62Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  txtlcd/master/ed_go/next_state[6]_i_1/O
                         net (fo=7, routed)           0.507    13.930    txtlcd/master/next_state
    SLICE_X61Y94         FDCE                                         r  txtlcd/master/next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.508    14.849    txtlcd/master/CLK
    SLICE_X61Y94         FDCE                                         r  txtlcd/master/next_state_reg[6]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y94         FDCE (Setup_fdce_C_CE)      -0.205    14.867    txtlcd/master/next_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 txtlcd/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.742ns  (logic 0.831ns (22.208%)  route 2.911ns (77.792%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.626    10.147    txtlcd/CLK
    SLICE_X63Y95         FDCE                                         r  txtlcd/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  txtlcd/count_usec_reg[5]/Q
                         net (fo=2, routed)           1.169    11.774    txtlcd/count_usec_reg[5]
    SLICE_X60Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.898 r  txtlcd/next_state[5]_i_7/O
                         net (fo=1, routed)           0.734    12.633    txtlcd/next_state[5]_i_7_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.757 r  txtlcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.475    13.232    txtlcd/next_state[5]_i_2_n_0
    SLICE_X61Y94         LUT2 (Prop_lut2_I1_O)        0.124    13.356 r  txtlcd/data[7]_i_1/O
                         net (fo=7, routed)           0.533    13.889    txtlcd/data
    SLICE_X60Y94         FDCE                                         r  txtlcd/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.508    14.849    txtlcd/CLK
    SLICE_X60Y94         FDCE                                         r  txtlcd/data_reg[0]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y94         FDCE (Setup_fdce_C_CE)      -0.169    14.903    txtlcd/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 txtlcd/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.696ns  (logic 0.831ns (22.481%)  route 2.865ns (77.519%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.626    10.147    txtlcd/CLK
    SLICE_X63Y95         FDCE                                         r  txtlcd/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  txtlcd/count_usec_reg[5]/Q
                         net (fo=2, routed)           1.169    11.774    txtlcd/count_usec_reg[5]
    SLICE_X60Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.898 r  txtlcd/next_state[5]_i_7/O
                         net (fo=1, routed)           0.734    12.633    txtlcd/next_state[5]_i_7_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.757 r  txtlcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.475    13.232    txtlcd/next_state[5]_i_2_n_0
    SLICE_X61Y94         LUT2 (Prop_lut2_I1_O)        0.124    13.356 r  txtlcd/data[7]_i_1/O
                         net (fo=7, routed)           0.488    13.843    txtlcd/data
    SLICE_X62Y95         FDCE                                         r  txtlcd/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.509    14.850    txtlcd/CLK
    SLICE_X62Y95         FDCE                                         r  txtlcd/data_reg[2]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y95         FDCE (Setup_fdce_C_CE)      -0.205    14.885    txtlcd/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 txtlcd/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.696ns  (logic 0.831ns (22.481%)  route 2.865ns (77.519%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.626    10.147    txtlcd/CLK
    SLICE_X63Y95         FDCE                                         r  txtlcd/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  txtlcd/count_usec_reg[5]/Q
                         net (fo=2, routed)           1.169    11.774    txtlcd/count_usec_reg[5]
    SLICE_X60Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.898 r  txtlcd/next_state[5]_i_7/O
                         net (fo=1, routed)           0.734    12.633    txtlcd/next_state[5]_i_7_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.757 r  txtlcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.475    13.232    txtlcd/next_state[5]_i_2_n_0
    SLICE_X61Y94         LUT2 (Prop_lut2_I1_O)        0.124    13.356 r  txtlcd/data[7]_i_1/O
                         net (fo=7, routed)           0.488    13.843    txtlcd/data
    SLICE_X62Y95         FDCE                                         r  txtlcd/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.509    14.850    txtlcd/CLK
    SLICE_X62Y95         FDCE                                         r  txtlcd/data_reg[3]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y95         FDCE (Setup_fdce_C_CE)      -0.205    14.885    txtlcd/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 txtlcd/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.696ns  (logic 0.831ns (22.481%)  route 2.865ns (77.519%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.626    10.147    txtlcd/CLK
    SLICE_X63Y95         FDCE                                         r  txtlcd/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  txtlcd/count_usec_reg[5]/Q
                         net (fo=2, routed)           1.169    11.774    txtlcd/count_usec_reg[5]
    SLICE_X60Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.898 r  txtlcd/next_state[5]_i_7/O
                         net (fo=1, routed)           0.734    12.633    txtlcd/next_state[5]_i_7_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.757 r  txtlcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.475    13.232    txtlcd/next_state[5]_i_2_n_0
    SLICE_X61Y94         LUT2 (Prop_lut2_I1_O)        0.124    13.356 r  txtlcd/data[7]_i_1/O
                         net (fo=7, routed)           0.488    13.843    txtlcd/data
    SLICE_X62Y95         FDCE                                         r  txtlcd/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.509    14.850    txtlcd/CLK
    SLICE_X62Y95         FDCE                                         r  txtlcd/data_reg[4]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y95         FDCE (Setup_fdce_C_CE)      -0.205    14.885    txtlcd/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 txtlcd/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.696ns  (logic 0.831ns (22.481%)  route 2.865ns (77.519%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.626    10.147    txtlcd/CLK
    SLICE_X63Y95         FDCE                                         r  txtlcd/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  txtlcd/count_usec_reg[5]/Q
                         net (fo=2, routed)           1.169    11.774    txtlcd/count_usec_reg[5]
    SLICE_X60Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.898 r  txtlcd/next_state[5]_i_7/O
                         net (fo=1, routed)           0.734    12.633    txtlcd/next_state[5]_i_7_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.757 r  txtlcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.475    13.232    txtlcd/next_state[5]_i_2_n_0
    SLICE_X61Y94         LUT2 (Prop_lut2_I1_O)        0.124    13.356 r  txtlcd/data[7]_i_1/O
                         net (fo=7, routed)           0.488    13.843    txtlcd/data
    SLICE_X62Y95         FDCE                                         r  txtlcd/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.509    14.850    txtlcd/CLK
    SLICE_X62Y95         FDCE                                         r  txtlcd/data_reg[5]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y95         FDCE (Setup_fdce_C_CE)      -0.205    14.885    txtlcd/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  1.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 txtlcd/master/count_usec5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/master/scl_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.593     1.476    txtlcd/master/CLK
    SLICE_X65Y93         FDCE                                         r  txtlcd/master/count_usec5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  txtlcd/master/count_usec5_reg[2]/Q
                         net (fo=5, routed)           0.076     1.693    txtlcd/master/usec_clk/ed/count_usec5[0]
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.738 r  txtlcd/master/usec_clk/ed/scl_i_1/O
                         net (fo=1, routed)           0.000     1.738    txtlcd/master/usec_clk_n_2
    SLICE_X64Y93         FDPE                                         r  txtlcd/master/scl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     1.991    txtlcd/master/CLK
    SLICE_X64Y93         FDPE                                         r  txtlcd/master/scl_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y93         FDPE (Hold_fdpe_C_D)         0.121     1.610    txtlcd/master/scl_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 txtlcd/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.290ns  (logic 0.191ns (65.971%)  route 0.099ns (34.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     6.477    txtlcd/usec_clk/CLK
    SLICE_X65Y99         FDCE                                         r  txtlcd/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.146     6.623 r  txtlcd/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.099     6.722    txtlcd/usec_clk/cnt_sysclk_reg[4]
    SLICE_X64Y99         LUT6 (Prop_lut6_I0_O)        0.045     6.767 r  txtlcd/usec_clk/cnt_sysclk[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.767    txtlcd/usec_clk/p_0_in__0[6]
    SLICE_X64Y99         FDCE                                         r  txtlcd/usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.864     6.992    txtlcd/usec_clk/CLK
    SLICE_X64Y99         FDCE                                         r  txtlcd/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.490    
    SLICE_X64Y99         FDCE (Hold_fdce_C_D)         0.125     6.615    txtlcd/usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.615    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 txtlcd/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/usec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.292ns  (logic 0.191ns (65.519%)  route 0.101ns (34.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     6.477    txtlcd/usec_clk/CLK
    SLICE_X65Y99         FDCE                                         r  txtlcd/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.146     6.623 r  txtlcd/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.101     6.724    txtlcd/usec_clk/cnt_sysclk_reg[4]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.045     6.769 r  txtlcd/usec_clk/cnt_sysclk[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.769    txtlcd/usec_clk/p_0_in__0[5]
    SLICE_X64Y99         FDCE                                         r  txtlcd/usec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.864     6.992    txtlcd/usec_clk/CLK
    SLICE_X64Y99         FDCE                                         r  txtlcd/usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.490    
    SLICE_X64Y99         FDCE (Hold_fdce_C_D)         0.124     6.614    txtlcd/usec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.614    
                         arrival time                           6.769    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 txtlcd/usec_clk/cnt_sysclk_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/usec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.300ns  (logic 0.191ns (63.578%)  route 0.109ns (36.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     6.477    txtlcd/usec_clk/CLK
    SLICE_X65Y99         FDCE                                         r  txtlcd/usec_clk/cnt_sysclk_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.146     6.623 r  txtlcd/usec_clk/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.109     6.733    txtlcd/usec_clk/ed/Q[1]
    SLICE_X64Y99         LUT6 (Prop_lut6_I0_O)        0.045     6.778 r  txtlcd/usec_clk/ed/ff_cur_i_1__0/O
                         net (fo=1, routed)           0.000     6.778    txtlcd/usec_clk/ed/ff_cur_i_1__0_n_0
    SLICE_X64Y99         FDCE                                         r  txtlcd/usec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.864     6.992    txtlcd/usec_clk/ed/CLK
    SLICE_X64Y99         FDCE                                         r  txtlcd/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.490    
    SLICE_X64Y99         FDCE (Hold_fdce_C_D)         0.125     6.615    txtlcd/usec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.615    
                         arrival time                           6.778    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 usec_clk/cnt_sysclk_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.275ns  (logic 0.191ns (69.498%)  route 0.084ns (30.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.591     6.474    usec_clk/CLK
    SLICE_X58Y91         FDCE                                         r  usec_clk/cnt_sysclk_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  usec_clk/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.084     6.704    usec_clk/ed/Q[1]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.045     6.749 r  usec_clk/ed/ff_cur_i_1/O
                         net (fo=1, routed)           0.000     6.749    usec_clk/ed/p_0_out
    SLICE_X59Y91         FDCE                                         r  usec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.860     6.988    usec_clk/ed/CLK
    SLICE_X59Y91         FDCE                                         r  usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X59Y91         FDCE (Hold_fdce_C_D)         0.099     6.586    usec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.749    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.288ns  (logic 0.191ns (66.234%)  route 0.097ns (33.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.591     6.474    usec_clk/CLK
    SLICE_X58Y91         FDCE                                         r  usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.097     6.718    usec_clk/cnt_sysclk_reg[4]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.045     6.763 r  usec_clk/cnt_sysclk[6]_i_1/O
                         net (fo=1, routed)           0.000     6.763    usec_clk/p_0_in[6]
    SLICE_X59Y91         FDCE                                         r  usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.860     6.988    usec_clk/CLK
    SLICE_X59Y91         FDCE                                         r  usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X59Y91         FDCE (Hold_fdce_C_D)         0.099     6.586    usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.763    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.289ns  (logic 0.191ns (66.005%)  route 0.098ns (33.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.591     6.474    usec_clk/CLK
    SLICE_X58Y91         FDCE                                         r  usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.098     6.719    usec_clk/cnt_sysclk_reg[4]
    SLICE_X59Y91         LUT6 (Prop_lut6_I3_O)        0.045     6.764 r  usec_clk/cnt_sysclk[5]_i_1/O
                         net (fo=1, routed)           0.000     6.764    usec_clk/p_0_in[5]
    SLICE_X59Y91         FDCE                                         r  usec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.860     6.988    usec_clk/CLK
    SLICE_X59Y91         FDCE                                         r  usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X59Y91         FDCE (Hold_fdce_C_D)         0.098     6.585    usec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.764    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 btn2/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/ed_btn/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.803%)  route 0.174ns (55.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.448    btn2/CLK
    SLICE_X55Y97         FDCE                                         r  btn2/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  btn2/debounced_btn_reg/Q
                         net (fo=1, routed)           0.174     1.763    btn2/ed_btn/ff_cur_reg_1
    SLICE_X57Y97         FDCE                                         r  btn2/ed_btn/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.835     1.963    btn2/ed_btn/CLK
    SLICE_X57Y97         FDCE                                         r  btn2/ed_btn/ff_cur_reg/C
                         clock pessimism             -0.478     1.485    
    SLICE_X57Y97         FDCE (Hold_fdce_C_D)         0.075     1.560    btn2/ed_btn/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 btn0/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn0/ed_clk/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.450    btn0/CLK
    SLICE_X56Y98         FDRE                                         r  btn0/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  btn0/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.124     1.738    btn0/ed_clk/S[0]
    SLICE_X57Y97         FDCE                                         r  btn0/ed_clk/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.835     1.963    btn0/ed_clk/CLK
    SLICE_X57Y97         FDCE                                         r  btn0/ed_clk/ff_cur_reg/C
                         clock pessimism             -0.497     1.466    
    SLICE_X57Y97         FDCE (Hold_fdce_C_D)         0.066     1.532    btn0/ed_clk/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 txtlcd/master/usec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txtlcd/master/usec_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.167ns (57.348%)  route 0.124ns (42.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.592     6.475    txtlcd/master/usec_clk/ed/CLK
    SLICE_X64Y91         FDCE                                         r  txtlcd/master/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.167     6.642 r  txtlcd/master/usec_clk/ed/ff_cur_reg/Q
                         net (fo=5, routed)           0.124     6.766    txtlcd/master/usec_clk/ed/p_0_in[1]
    SLICE_X64Y92         FDCE                                         r  txtlcd/master/usec_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     6.990    txtlcd/master/usec_clk/ed/CLK
    SLICE_X64Y92         FDCE                                         r  txtlcd/master/usec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.491    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.067     6.558    txtlcd/master/usec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.558    
                         arrival time                           6.766    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y94   btn0/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y96   btn0/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y96   btn0/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y97   btn0/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y97   btn0/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y97   btn0/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y97   btn0/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y98   btn0/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y94   btn0/clk_div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97   btn0/clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97   btn0/clk_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97   btn0/clk_div_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97   btn0/clk_div_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y98   btn0/clk_div_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y97   btn0/ed_btn/ff_cur_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y97   btn0/ed_clk/ff_old_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y97   btn1/ed_btn/ff_cur_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y97   btn2/ed_btn/ff_cur_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   count_usec_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   btn0/ed_btn/ff_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   cnt_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   cnt_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   cnt_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   cnt_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   init_flag_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   rs_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94   sda_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   send_buffer_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y96   send_buffer_reg[6]/C



