#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; BOOT
BOOT__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
BOOT__0__MASK EQU 0x20
BOOT__0__PC EQU CYREG_PRT1_PC5
BOOT__0__PORT EQU 1
BOOT__0__SHIFT EQU 5
BOOT__AG EQU CYREG_PRT1_AG
BOOT__AMUX EQU CYREG_PRT1_AMUX
BOOT__BIE EQU CYREG_PRT1_BIE
BOOT__BIT_MASK EQU CYREG_PRT1_BIT_MASK
BOOT__BYP EQU CYREG_PRT1_BYP
BOOT__CTL EQU CYREG_PRT1_CTL
BOOT__DM0 EQU CYREG_PRT1_DM0
BOOT__DM1 EQU CYREG_PRT1_DM1
BOOT__DM2 EQU CYREG_PRT1_DM2
BOOT__DR EQU CYREG_PRT1_DR
BOOT__INP_DIS EQU CYREG_PRT1_INP_DIS
BOOT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
BOOT__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
BOOT__LCD_EN EQU CYREG_PRT1_LCD_EN
BOOT__MASK EQU 0x20
BOOT__PORT EQU 1
BOOT__PRT EQU CYREG_PRT1_PRT
BOOT__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
BOOT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
BOOT__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
BOOT__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
BOOT__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
BOOT__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
BOOT__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
BOOT__PS EQU CYREG_PRT1_PS
BOOT__SHIFT EQU 5
BOOT__SLW EQU CYREG_PRT1_SLW

; LED1
LED1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
LED1__0__MASK EQU 0x20
LED1__0__PC EQU CYREG_PRT2_PC5
LED1__0__PORT EQU 2
LED1__0__SHIFT EQU 5
LED1__AG EQU CYREG_PRT2_AG
LED1__AMUX EQU CYREG_PRT2_AMUX
LED1__BIE EQU CYREG_PRT2_BIE
LED1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED1__BYP EQU CYREG_PRT2_BYP
LED1__CTL EQU CYREG_PRT2_CTL
LED1__DM0 EQU CYREG_PRT2_DM0
LED1__DM1 EQU CYREG_PRT2_DM1
LED1__DM2 EQU CYREG_PRT2_DM2
LED1__DR EQU CYREG_PRT2_DR
LED1__INP_DIS EQU CYREG_PRT2_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT2_LCD_EN
LED1__MASK EQU 0x20
LED1__PORT EQU 2
LED1__PRT EQU CYREG_PRT2_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED1__PS EQU CYREG_PRT2_PS
LED1__SHIFT EQU 5
LED1__SLW EQU CYREG_PRT2_SLW

; LED2
LED2__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
LED2__0__MASK EQU 0x40
LED2__0__PC EQU CYREG_PRT2_PC6
LED2__0__PORT EQU 2
LED2__0__SHIFT EQU 6
LED2__AG EQU CYREG_PRT2_AG
LED2__AMUX EQU CYREG_PRT2_AMUX
LED2__BIE EQU CYREG_PRT2_BIE
LED2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED2__BYP EQU CYREG_PRT2_BYP
LED2__CTL EQU CYREG_PRT2_CTL
LED2__DM0 EQU CYREG_PRT2_DM0
LED2__DM1 EQU CYREG_PRT2_DM1
LED2__DM2 EQU CYREG_PRT2_DM2
LED2__DR EQU CYREG_PRT2_DR
LED2__INP_DIS EQU CYREG_PRT2_INP_DIS
LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT2_LCD_EN
LED2__MASK EQU 0x40
LED2__PORT EQU 2
LED2__PRT EQU CYREG_PRT2_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED2__PS EQU CYREG_PRT2_PS
LED2__SHIFT EQU 6
LED2__SLW EQU CYREG_PRT2_SLW

; USBFS_arb_int
USBFS_arb_int__ES2_PATCH EQU 0
USBFS_arb_int__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN2
USBFS_arb_int__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD2
USBFS_arb_int__INTC_MASK EQU 0x40
USBFS_arb_int__INTC_NUMBER EQU 22
USBFS_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_arb_int__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR22
USBFS_arb_int__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN2
USBFS_arb_int__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD2
USBFS_arb_int__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x2C)

; USBFS_bus_reset
USBFS_bus_reset__ES2_PATCH EQU 0
USBFS_bus_reset__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN2
USBFS_bus_reset__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD2
USBFS_bus_reset__INTC_MASK EQU 0x80
USBFS_bus_reset__INTC_NUMBER EQU 23
USBFS_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_bus_reset__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR23
USBFS_bus_reset__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN2
USBFS_bus_reset__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD2
USBFS_bus_reset__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x2E)

; USBFS_Dm
USBFS_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBFS_Dm__0__MASK EQU 0x80
USBFS_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_Dm__0__PORT EQU 15
USBFS_Dm__0__SHIFT EQU 7
USBFS_Dm__AG EQU CYREG_PRT15_AG
USBFS_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_Dm__DR EQU CYREG_PRT15_DR
USBFS_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dm__MASK EQU 0x80
USBFS_Dm__PORT EQU 15
USBFS_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dm__PS EQU CYREG_PRT15_PS
USBFS_Dm__SHIFT EQU 7
USBFS_Dm__SLW EQU CYREG_PRT15_SLW

; USBFS_Dp
USBFS_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBFS_Dp__0__MASK EQU 0x40
USBFS_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_Dp__0__PORT EQU 15
USBFS_Dp__0__SHIFT EQU 6
USBFS_Dp__AG EQU CYREG_PRT15_AG
USBFS_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_Dp__DR EQU CYREG_PRT15_DR
USBFS_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dp__MASK EQU 0x40
USBFS_Dp__PORT EQU 15
USBFS_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dp__PS EQU CYREG_PRT15_PS
USBFS_Dp__SHIFT EQU 6
USBFS_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__SNAP EQU CYREG_PICU15_SNAP

; USBFS_dp_int
USBFS_dp_int__ES2_PATCH EQU 0
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
USBFS_dp_int__INTC_MASK EQU 0x10
USBFS_dp_int__INTC_NUMBER EQU 12
USBFS_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR12
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
USBFS_dp_int__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x18)

; USBFS_ep_0
USBFS_ep_0__ES2_PATCH EQU 0
USBFS_ep_0__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
USBFS_ep_0__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
USBFS_ep_0__INTC_MASK EQU 0x01
USBFS_ep_0__INTC_NUMBER EQU 24
USBFS_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_ep_0__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR24
USBFS_ep_0__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
USBFS_ep_0__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
USBFS_ep_0__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x30)

; USBFS_ep_1
USBFS_ep_1__ES2_PATCH EQU 0
USBFS_ep_1__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
USBFS_ep_1__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
USBFS_ep_1__INTC_MASK EQU 0x01
USBFS_ep_1__INTC_NUMBER EQU 0
USBFS_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_ep_1__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
USBFS_ep_1__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
USBFS_ep_1__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
USBFS_ep_1__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; USBFS_ep_2
USBFS_ep_2__ES2_PATCH EQU 0
USBFS_ep_2__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
USBFS_ep_2__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
USBFS_ep_2__INTC_MASK EQU 0x02
USBFS_ep_2__INTC_NUMBER EQU 1
USBFS_ep_2__INTC_PRIOR_NUM EQU 7
USBFS_ep_2__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
USBFS_ep_2__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
USBFS_ep_2__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
USBFS_ep_2__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; USBFS_sof_int
USBFS_sof_int__ES2_PATCH EQU 0
USBFS_sof_int__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN2
USBFS_sof_int__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD2
USBFS_sof_int__INTC_MASK EQU 0x20
USBFS_sof_int__INTC_NUMBER EQU 21
USBFS_sof_int__INTC_PRIOR_NUM EQU 7
USBFS_sof_int__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR21
USBFS_sof_int__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN2
USBFS_sof_int__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD2
USBFS_sof_int__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x2A)

; USBFS_USB
USBFS_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_USB__CR0 EQU CYREG_USB_CR0
USBFS_USB__CR1 EQU CYREG_USB_CR1
USBFS_USB__CWA EQU CYREG_USB_CWA
USBFS_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_USB__OSCLK_DR0 EQU CYREG_USB_OSCLK_DR0
USBFS_USB__OSCLK_DR1 EQU CYREG_USB_OSCLK_DR1
USBFS_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_USB__PM_ACT_MSK EQU 0x01
USBFS_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_USB__PM_STBY_MSK EQU 0x01
USBFS_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USBFS_USB__USBIO_CR2 EQU CYREG_USB_USBIO_CR2

; Status
Status_sts_sts_reg__0__MASK EQU 0x01
Status_sts_sts_reg__0__POS EQU 0
Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Status_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Status_sts_sts_reg__MASK EQU 0x01
Status_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB09_MSK
Status_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Status_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Status_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Status_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Status_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Status_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB09_ST

; Control
Control_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Sync_ctrl_reg__0__POS EQU 0
Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Sync_ctrl_reg__MASK EQU 0x01
Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; MORSE_CLK
MORSE_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
MORSE_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
MORSE_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
MORSE_CLK__CFG2_SRC_SEL_MASK EQU 0x07
MORSE_CLK__INDEX EQU 0x00
MORSE_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
MORSE_CLK__PM_ACT_MSK EQU 0x01
MORSE_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
MORSE_CLK__PM_STBY_MSK EQU 0x01

; morse_isr
morse_isr__ES2_PATCH EQU 0
morse_isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
morse_isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
morse_isr__INTC_MASK EQU 0x04
morse_isr__INTC_NUMBER EQU 2
morse_isr__INTC_PRIOR_NUM EQU 7
morse_isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
morse_isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
morse_isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
morse_isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; Morse_Counter_CounterHW
Morse_Counter_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Morse_Counter_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Morse_Counter_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Morse_Counter_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Morse_Counter_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Morse_Counter_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Morse_Counter_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Morse_Counter_CounterHW__PER0 EQU CYREG_TMR0_PER0
Morse_Counter_CounterHW__PER1 EQU CYREG_TMR0_PER1
Morse_Counter_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Morse_Counter_CounterHW__PM_ACT_MSK EQU 0x01
Morse_Counter_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Morse_Counter_CounterHW__PM_STBY_MSK EQU 0x01
Morse_Counter_CounterHW__RT0 EQU CYREG_TMR0_RT0
Morse_Counter_CounterHW__RT1 EQU CYREG_TMR0_RT1
Morse_Counter_CounterHW__SR0 EQU CYREG_TMR0_SR0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CY_PROJECT_NAME LIT 'bootloader'
CY_VERSION LIT 'PSoC Creator  3.3 CP3'
CYDEV_BOOTLOADER_APPLICATIONS EQU 1
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
CYDEV_BOOTLOADER_IO_COMP_USBFS EQU 1
CyBtldr_USBFS EQU CYDEV_BOOTLOADER_IO_COMP_USBFS
CYDEV_BOOTLOADER_IO_COMP EQU CYDEV_BOOTLOADER_IO_COMP_USBFS
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E093069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 1
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000004
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 1
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '3.3'
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 LIT '3.3'
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1 LIT '5.0'
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 LIT '5.0'
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 LIT '5.0'
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 1

#endif /* INCLUDED_CYFITTERKEIL_INC */
