{"vcs1":{"timestamp_begin":1741689692.589218733, "rt":5.80, "ut":5.52, "st":0.22}}
{"vcselab":{"timestamp_begin":1741689698.473671245, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741689698.812996038, "rt":0.28, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741689692.275561309}
{"VCS_COMP_START_TIME": 1741689692.275561309}
{"VCS_COMP_END_TIME": 1741689699.167385192}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378572}}
{"vcselab": {"peak_mem": 174728}}
