{"hands_on_practices": [{"introduction": "At its core, a multiplexer (MUX) is a digital switch that selects one of several input lines to route to a single output. To truly understand and manipulate this component, we must look beyond the block diagram and see its logical structure. This first practice problem [@problem_id:1948542] challenges you to derive the Boolean expression for a 4-to-1 MUX with specific inputs, translating its selective behavior into the fundamental language of AND, OR, and NOT gates.", "problem": "A 4-to-1 Multiplexer (MUX) is a digital logic circuit that selects one of four data input lines and forwards it to a single output line. The selection is controlled by a 2-bit binary address.\n\nConsider a 4-to-1 MUX with two select lines, $B$ and $A$, and four data inputs, $D_0, D_1, D_2, D_3$. The select input $B$ is the most significant bit (MSB), and $A$ is the least significant bit (LSB). When the select lines $BA$ form the binary equivalent of an integer $i$, the data input $D_i$ is selected. The data inputs are connected to a third variable, $C$, and constant logic levels as follows: $D_0 = C$, $D_1 = \\bar{C}$, $D_2 = 1$ (logic high), and $D_3 = 0$ (logic low). The overbar notation (e.g., $\\bar{C}$) represents the logical NOT operation.\n\nDetermine the simplified Boolean expression for the output $F$ in terms of the inputs $A, B,$ and $C$.", "solution": "A 4-to-1 MUX output can be written as a sum of the data inputs gated by the select-line minterms. With select lines $B$ (MSB) and $A$ (LSB), the output is\n$$\nF=\\bar{B}\\bar{A}D_{0}+\\bar{B}AD_{1}+B\\bar{A}D_{2}+BAD_{3}.\n$$\nSubstitute the given data inputs $D_{0}=C$, $D_{1}=\\bar{C}$, $D_{2}=1$, and $D_{3}=0$:\n$$\nF=\\bar{B}\\bar{A}C+\\bar{B}A\\bar{C}+B\\bar{A}\\cdot 1+BA\\cdot 0.\n$$\nUse the identities $X\\cdot 1=X$ and $X\\cdot 0=0$ to simplify:\n$$\nF=\\bar{B}\\bar{A}C+\\bar{B}A\\bar{C}+B\\bar{A}.\n$$\nOptionally, factor the first and third terms to show an equivalent compact form. Grouping gives\n$$\nF=\\bar{A}(B+\\bar{B}C)+\\bar{B}A\\bar{C}.\n$$\nApply $X+\\bar{X}Y=X+Y$ with $X=B$ and $Y=C$ to obtain\n$$\nF=\\bar{A}(B+C)+\\bar{B}A\\bar{C}.\n$$\nEither expression is a valid simplified Boolean form; the minimal sum-of-products is\n$$\nF=B\\bar{A}+\\bar{B}A\\bar{C}+\\bar{B}\\bar{A}C.\n$$", "answer": "$$\\boxed{B\\bar{A}+\\bar{B}A\\bar{C}+\\bar{B}\\bar{A}C}$$", "id": "1948542"}, {"introduction": "Multiplexers are far more versatile than simple data selectors; they can function as miniature programmable logic devices. By carefully choosing what to connect to the select and data inputs, we can configure a MUX to implement a variety of logic functions. This exercise [@problem_id:1948544] guides you through implementing a conditional inverter, demonstrating how a standard 2-to-1 MUX can be transformed into a custom logic gate, a key skill for efficient digital design.", "problem": "A digital circuit is required to implement a specific logic function $F(A, C)$ that depends on a data input signal $A$ and a control signal $C$. The function is defined by the following behavior: when the control signal $C$ is at logic high (1), the output $F$ should be equal to the data input $A$. When $C$ is at logic low (0), the output $F$ should be the logical inverse of $A$ (i.e., $\\bar{A}$).\n\nYou are tasked with implementing this function using a single standard 2-to-1 multiplexer (MUX). A 2-to-1 MUX has two data inputs, $I_0$ and $I_1$, one select line $S$, and one output $Y$. Its behavior is described by the Boolean equation $Y = (I_0 \\cdot \\bar{S}) + (I_1 \\cdot S)$.\n\nAssume that the primary inputs $A$ and $C$, their complements $\\bar{A}$ and $\\bar{C}$, and the constant logic levels `0` (low) and `1` (high) are all available to be connected to the MUX's inputs ($I_0, I_1, S$).\n\nWhich of the following connection schemes for the 2-to-1 MUX will correctly realize the target function $F(A, C)$? Select all that apply.\n\nA. Select line $S=C$, data input $I_0=\\bar{A}$, data input $I_1=A$.\n\nB. Select line $S=C$, data input $I_0=A$, data input $I_1=\\bar{A}$.\n\nC. Select line $S=A$, data input $I_0=\\bar{C}$, data input $I_1=C$.\n\nD. Select line $S=A$, data input $I_0=C$, data input $I_1=\\bar{C}$.\n\nE. Select line $S=C$, data input $I_0=0$, data input $I_1=A$.", "solution": "The target function is specified by the behavior: when $C=1$, $F=A$; when $C=0$, $F=\\bar{A}$. This can be expressed as the Boolean function\n$$\nF(A,C) = AC + \\bar{A}\\bar{C}.\n$$\nA 2-to-1 MUX has output $Y$ given by\n$$\nY = I_{0} \\bar{S} + I_{1} S.\n$$\nWe test each option by substituting the proposed connections into the MUX equation and comparing with $F(A,C) = AC + \\bar{A}\\bar{C}$.\n\nOption A: $S=C$, $I_{0}=\\bar{A}$, $I_{1}=A$ gives\n$Y = \\bar{A} \\bar{C} + A C$,\nwhich equals $AC + \\bar{A}\\bar{C}$, so A is correct.\n\nOption B: $S=C$, $I_{0}=A$, $I_{1}=\\bar{A}$ gives\n$Y = A \\bar{C} + \\bar{A} C$,\nwhich is not equal to $AC + \\bar{A}\\bar{C}$, so B is incorrect.\n\nOption C: $S=A$, $I_{0}=\\bar{C}$, $I_{1}=C$ gives\n$Y = \\bar{C} \\bar{A} + C A = \\bar{A} \\bar{C} + A C$,\nwhich equals $AC + \\bar{A}\\bar{C}$, so C is correct.\n\nOption D: $S=A$, $I_{0}=C$, $I_{1}=\\bar{C}$ gives\n$Y = C \\bar{A} + \\bar{C} A$,\nwhich is not equal to $AC + \\bar{A}\\bar{C}$, so D is incorrect.\n\nOption E: $S=C$, $I_{0}=0$, $I_{1}=A$ gives\n$Y = 0 \\cdot \\bar{C} + A C = A C$,\nwhich is not equal to $AC + \\bar{A}\\bar{C}$, so E is incorrect.\n\nTherefore, the correct options are A and C.", "answer": "$$\\boxed{A, C}$$", "id": "1948544"}, {"introduction": "Having explored the MUX as both a selector and a logic element, we can now combine these ideas to build more complex circuits found in a computer's datapath. This final practice [@problem_id:1948569] tasks you with constructing a 2-bit magnitude comparator—a circuit that determines if one number is greater than another—using only 2-to-1 MUXes. Success requires thinking hierarchically and applying your knowledge to solve a practical design problem central to computer architecture.", "problem": "A digital systems engineer is tasked with designing a magnitude comparator circuit. The circuit must take two 2-bit unsigned binary numbers, $A = A_1A_0$ and $B = B_1B_0$, as input and produce a single output signal, $F$, which is logic '1' if and only if $A$ is strictly greater than $B$ (i.e., $A > B$).\n\nThe design is constrained to use only 2-to-1 multiplexers (MUX) for all logic operations. The primary inputs $A_1, A_0, B_1, B_0$, their complements ($\\overline{A_1}, \\overline{A_0}, \\overline{B_1}, \\overline{B_0}$), and the logic constants '0' and '1' are all available to be connected to the MUX data and select inputs. The output of any MUX can be used as an input to another MUX.\n\nA 2-to-1 MUX has data inputs $I_0$ and $I_1$, a select input $S$, and an output $Y$ defined by the Boolean expression $Y = \\overline{S} \\cdot I_0 + S \\cdot I_1$.\n\nWhat is the minimum number of 2-to-1 MUXes required to implement the function $F$, and what are the connections for the specific second-stage MUX that has logic '1' as one of its data inputs in an optimal, hierarchical implementation based on the bit significance of the inputs? Let $G_0$ represent the output of a first-stage MUX that computes the 1-bit comparison $A_0 > B_0$.\n\nA. 3 MUXes total; Select=$A_1$, $I_0=G_0$, $I_1=\\overline{B_1}$\n\nB. 4 MUXes total; Select=$B_1$, $I_0=1$, $I_1=G_0$\n\nC. 4 MUXes total; Select=$A_1$, $I_0=0$, $I_1=G_0$\n\nD. 5 MUXes total; Select=$B_0$, $I_0=1$, $I_1=A_1$\n\nE. 3 MUXes total; Select=$B_1$, $I_0=0, I_1=1$", "solution": "We seek $F=1$ if and only if $A>B$, with $A=A_{1}A_{0}$ and $B=B_{1}B_{0}$ (unsigned). Comparing by significance:\n- If $(A_{1},B_{1})=(1,0)$, then $F=1$ (since $A>B$ regardless of $A_{0},B_{0}$).\n- If $(A_{1},B_{1})=(0,1)$, then $F=0$.\n- If $A_{1}=B_{1}$, then $F$ is determined by the least significant bits, i.e., $F=G_{0}$ where $G_{0}=(A_{0}>\\!B_{0})=A_{0}\\,\\overline{B_{0}}$.\n\nThus, as a 4-case selection on $(A_{1},B_{1})$:\n$$\n(A_{1},B_{1})=\\begin{cases}\n(0,0): & F=G_{0},\\\\\n(0,1): & F=0,\\\\\n(1,0): & F=1,\\\\\n(1,1): & F=G_{0}.\n\\end{cases}\n$$\n\nUsing only 2-to-1 MUXes with $Y=\\overline{S}\\,I_{0}+S\\,I_{1}$ and available complements and constants:\n1) First, realize $G_{0}=A_{0}\\,\\overline{B_{0}}$ with one MUX by selecting $S=A_{0}$, $I_{0}=0$, $I_{1}=\\overline{B_{0}}$, yielding $Y=\\overline{A_{0}}\\cdot 0 + A_{0}\\cdot \\overline{B_{0}}=A_{0}\\overline{B_{0}}$.\n\n2) To combine MSB decisions hierarchically, use two “second-stage” MUXes (one for the $A_{1}=0$ branch, one for the $A_{1}=1$ branch), each controlled by $B_{1}$:\n- For $A_{1}=0$ branch, we need $F=\\overline{B_{1}}\\,G_{0}+B_{1}\\cdot 0$. Implement with MUX select $S=B_{1}$, $I_{0}=G_{0}$, $I_{1}=0$.\n- For $A_{1}=1$ branch, we need $F=\\overline{B_{1}}\\cdot 1 + B_{1}\\,G_{0}$. Implement with MUX select $S=B_{1}$, $I_{0}=1$, $I_{1}=G_{0}$. This is the specific second-stage MUX that has logic $1$ as one of its data inputs, with connections Select=$B_{1}$, $I_{0}=1$, $I_{1}=G_{0}$.\n\n3) Finally, a top MUX with select $S=A_{1}$ chooses between the two second-stage outputs: when $A_{1}=0$ select the $I_{0}$ branch (the $A_{1}=0$ MUX output), and when $A_{1}=1$ select the $I_{1}$ branch (the $A_{1}=1$ MUX output).\n\nMUX count:\n- One MUX to form $G_{0}$,\n- Two second-stage MUXes (one per $A_{1}$ branch),\n- One top MUX to select by $A_{1}$,\nfor a total of $4$ MUXes. A 4-way selection on $(A_{1},B_{1})$ needs the equivalent of a $4$-to-$1$ MUX, which uses $3$ two-to-one MUXes in general; together with the $G_{0}$ MUX this yields the minimum of $4$.\n\nTherefore, the minimum is $4$ MUXes, and the second-stage MUX with logic $1$ as a data input has Select=$B_{1}$, $I_{0}=1$, $I_{1}=G_{0}$, which matches option B.", "answer": "$$\\boxed{B}$$", "id": "1948569"}]}