<?xml version="1.0"?>
<Index Version="1" Minor="0">
	<Repository value="/build/si/ContinuousBuilds/IP3_ipbld_CB_vivado_REL_2015.2/REL/2015.2/output/customer/vivado/data/ip">
	</Repository>
	<IP>
		<VLNV value="xilinx.com:ip:axis_accelerator_adapter:2.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Accelerator Adapter">
		</DisplayName>
		<Description value="The Xilinx Accelerator Adapter LogiCCORE provides flexible interface for AXI4-Stream interface to Xilinx BRAM/FIFO interface towards accelerators.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_accelerator_adapter;v=v2_1;d=pg081-axis-accelerator-adapter.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_accelerator_adapter_v2_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_accelerator_adapter_v2_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_accelerator_adapter:1.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:floating_point:7.0">
		</VLNV>
		<DisplayName value="Floating-point">
		</DisplayName>
		<Description value="The Xilinx Floating-Point Operator is capable of being configured to provide a range of floating-point operations. The core offers addition, subtraction, accumulation, multiplication, fused multiply-add, division, reciprocal, square-root, reciprocal-square-root, absolute value, logarithm, exponential, compare and conversion operations. High-speed, single-cycle throughput is provided at a wide range of wordlengths that includes both single and double precision. DSP48 slices can be used with certain operations.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=floating_point;v=v7_0;d=pg060-floating-point.pdf">
		</ProductGuide>
		<VersionInfo value="doc/floating_point_v7_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="9">
		</CoreRevision>
		<ComponentPath value="xilinx/floating_point_v7_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Math_Functions/Floating_Point">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:floating_point:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:floating_point:5.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:floating_point:6.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:floating_point:6.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:floating_point:6.2">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/floating_point_v7_0_changelog.txt" displayName="floating_point_v7_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xadc_wiz:3.1">
		</VLNV>
		<DisplayName value="XADC Wizard">
		</DisplayName>
		<Description value="The XADC Wizard generates an HDL wrapper to configure a single 7 Series FPGA XADC primitive for user-specified channels and alarms.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xadc_wiz;v=v3_1;d=pg091-xadc-wiz.pdf">
		</ProductGuide>
		<VersionInfo value="doc/xadc_wiz_v3_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/xadc_wiz_v3_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/FPGA_Features_and_Design/XADC">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xadc_wiz:3.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xadc_wiz:2.4">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xadc_wiz:2.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xadc_wiz:2.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xadc_wiz:2.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lte_ul_channel_decoder:4.0">
		</VLNV>
		<DisplayName value="LTE UL Channel Decoder">
		</DisplayName>
		<Description value="The Xilinx IP LTE UL Channel Decoder implements an AXI4 compliant, high-performance, optimized block for the 3GPP TS 36.212 v9.3.0 uplink shared channel.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lte_ul_channel_decoder;v=v4_0;d=pb005_lte_ul_channel_decoder.pdf">
		</ProductGuide>
		<VersionInfo value="doc/lte_ul_channel_decoder_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/lte_ul_channel_decoder_v4_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="lte_ul_channel_decoder@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:lte_ul_channel_decoder:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:lte_ul_channel_decoder:3.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/lte_ul_channel_decoder_v4_0_changelog.txt" displayName="lte_ul_channel_decoder_v4_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
		</VLNV>
		<DisplayName value="LMB BRAM Controller">
		</DisplayName>
		<Description value="Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf">
		</ProductGuide>
		<VersionInfo value="doc/lmb_bram_if_cntlr_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/lmb_bram_if_cntlr_v4_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Memory and Memory Controller">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:lmb_bram_if_cntlr:3.10.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:lmb_bram_if_cntlr:3.10.b">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:lmb_bram_if_cntlr:3.10.c">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf" displayName="ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf" fileType="PDF file">
			</Document>
			<Document value="doc/lmb_bram_if_cntlr_v4_0_changelog.txt" displayName="lmb_bram_if_cntlr_v4_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_vid_in_axi4s:3.0">
		</VLNV>
		<DisplayName value="Video In to AXI4-Stream">
		</DisplayName>
		<Description value="Bridge from Video input with syncs to AXI4-Sream master bus.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v3_0;d=pg043_v_vid_in_axi4s.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_vid_in_axi4s_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/v_vid_in_axi4s_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_vid_in_axi4s:2.01.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com/products/intellectual-property/video_in_to_axi4_stream.htm">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_data_fifo:2.1">
		</VLNV>
		<DisplayName value="AXI Data FIFO">
		</DisplayName>
		<Description value="The AXI Data FIFO IP provides the facility to add flexible buffering between an AXI4/AXI3/AXI4-Lite master and slave.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_data_fifo_v2_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_data_fifo_v2_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_data_fifo:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_quad_spi:3.2">
		</VLNV>
		<DisplayName value="AXI Quad SPI">
		</DisplayName>
		<Description value="SPI Interface for SPI Based Slave">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_quad_spi;v=v3_2;d=pg153-axi-quad-spi.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_quad_spi_v3_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_quad_spi_v3_2/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_quad_spi:3.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:labtools_xsdb_master_lib:3.0">
		</VLNV>
		<DisplayName value="labtools_xsdb_master_lib_v3_0">
		</DisplayName>
		<Description value="labtools_xsdb_master_lib_v3_0">
		</Description>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/labtools_xsdb_master_lib_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ten_gig_eth_pcs_pma:6.0">
		</VLNV>
		<DisplayName value="10G Ethernet PCS/PMA (10GBASE-R/KR)">
		</DisplayName>
		<Description value="The Xilinx 10 Gigabit Ethernet PCS/PMA (10GBASE-R/KR) core is designed to the IEEE specification 802.3 2012. An example design is provided to accelerate your design cycle.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ten_gig_eth_pcs_pma;v=v6_0;d=pg068-ten-gig-eth-pcs-pma.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ten_gig_eth_pcs_pma_v6_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/ten_gig_eth_pcs_pma_v6_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintex7">
				<RegExpSupport status="Production" name="xc7k((160t.*ff(g|v)676.*(-(2|2L|3)))|(((325t)|(355t)|(410t)|(420t)|(480t)).*ff(g|v).*(-(2|2L|2I|3))))">
				</RegExpSupport>
			</Family>
			<Family name="kintexu">
				<RegExpSupport status="Production" name=".*-(1|2|3)-.*">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<RegExpSupport status="Production" name="xq7k((160t.*ffg676.*(-(2|2L|3)))|(((325t)|(355t)|(410t)|(420t)|(480t)).*rf.*(-(2|2L|2I|3))))">
				</RegExpSupport>
			</Family>
			<Family name="qvirtex7">
				<RegExpSupport status="Production" name="xq7v((585)|(2000)|(x330)|(x415)|(x485)|(x550)|(x690)|(x980)|(x1140)|(h580)|(h870))t(.*)(-(2|2L|2I|3))">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z((030)|(045)).*rf(.*(-(2I)))">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Production" name="xc7v((585)|(2000)|(x330)|(x415)|(x485)|(x550)|(x690)|(x980)|(x1140)|(h580)|(h870))t(.*)(-(2|2L|2I|2G|3))">
				</RegExpSupport>
			</Family>
			<Family name="virtexu">
				<RegExpSupport status="Pre-Production" name=".*-(1|2|3)-.*">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z((030)|(035)|(045)|(100)).*ff(g|v)(.*(-(2|2L|3)))">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="ten_gig_eth_pcs_pma_basekr@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<Documents>
			<Document value="doc/ten_gig_eth_pcs_pma_v6_0_changelog.txt" displayName="ten_gig_eth_pcs_pma_v6_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mutex:2.1">
		</VLNV>
		<DisplayName value="Mutex">
		</DisplayName>
		<Description value="Mutex Interprocessor Communication">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mutex;v=v2_1;d=pg117-mutex.pdf">
		</ProductGuide>
		<VersionInfo value="doc/mutex_v2_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/mutex_v2_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Interprocessor Communication">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:mutex:1.00.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mutex;v=v2_1;d=pg117-mutex.pdf" displayName="ipdoc?c=mutex;v=v2_1;d=pg117-mutex.pdf" fileType="PDF file">
			</Document>
			<Document value="doc/mutex_v2_1_changelog.txt" displayName="mutex_v2_1_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_clock_converter:2.1">
		</VLNV>
		<DisplayName value="AXI Clock Converter">
		</DisplayName>
		<Description value="The AXI Clock Converter IP provides the facility to add a clock domain crossing between an AXI4/AXI3/AXI4-Lite master and slave.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_clock_converter_v2_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_clock_converter_v2_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_clock_converter:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:rxaui:4.3">
		</VLNV>
		<DisplayName value="RXAUI">
		</DisplayName>
		<Description value="The Xilinx Reduced Pin 10 Gigabit Attachment Unit Interface (RXAUI) LogiCORE provides a 2-lane high speed serial interface, providing up to 10 Gigabits per second (Gbps) total throughput.  Operating at an internal clock speed of 156.25 MHz, the core includes the Dune Networks RXAUI implementation, the XGMII Extender Sublayers (DTE and PHY XGXS), and the 10GBASE-X sublayer, as described in clauses 47 and 48 of IEEE 802.3-2008.  The core supports an optional serial MDIO management interface for accessing the IEEE 802.3-2008 clause 45 management registers.  The MDIO interface may be omitted to save slice logic, in which case a simplified management interface is provided via bit vectors.  The core is designed to seamlessly interface with the 10 Gigabit Ethernet Media Access Controller (XGMAC) LogiCORE via the XGMII.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=rxaui;v=v4_3;d=pg083-rxaui.pdf">
		</ProductGuide>
		<VersionInfo value="doc/rxaui_v4_3_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/rxaui_v4_3/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="((xa7a15.*(csg325|cpg236).*-(2I))|(xa7a(35|50|75|100).*(cpg236|csg325|fgg484).*-(2I)))">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="xc7a[0-9].*(([fsc][bf][gv].*)|cpg236|csg325|fgg484|fgg676).*[2-3](L?)">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="(xa7z030.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="xq7a[0-9].*(cs325|fg484|rb484|rs484|rb676).*-(2I)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z((030|035|045|100).*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z(015.*[2-3](L?)|(030|035|045|100).*[sf][bf][gv].*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_tft:2.0">
		</VLNV>
		<DisplayName value="AXI TFT Controller">
		</DisplayName>
		<Description value="AXI based thin film transistor controller">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_tft;v=v2_0;d=pg095-axi-tft.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_tft_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="9">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_tft_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_tft:1.00.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mdm:3.2">
		</VLNV>
		<DisplayName value="MicroBlaze Debug Module (MDM)">
		</DisplayName>
		<Description value="Debug module for MicroBlaze Soft Processor.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf">
		</ProductGuide>
		<VersionInfo value="doc/mdm_v3_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/mdm_v3_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Debug &amp; Verification">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:mdm:2.10.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mdm:3.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf" displayName="ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf" fileType="PDF file">
			</Document>
			<Document value="doc/mdm_v3_2_changelog.txt" displayName="mdm_v3_2_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_combiner:1.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Combiner">
		</DisplayName>
		<Description value="The AXI4-Stream Combiner IP provides the ability to merge multiple SI streams onto one MI stream channel.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_combiner_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_combiner_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_combiner:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:g709_rs_encoder:2.1">
		</VLNV>
		<DisplayName value="G.709 RS Encoder">
		</DisplayName>
		<Description value="This is a library core. All core delivery aspects are dummies to allow this core to be called from other cores. The helper core performs RS encoder operation specifically tailored to (239,255) and intended for use by the G.709 FEC Encoder/Decoder only. The G709 RS Encoder is heavily based on the standard xilinx RS encoder core.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/g709_rs_encoder_v2_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:g709_rs_encoder:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mig:7.1">
		</VLNV>
		<DisplayName value="Memory Interface Generator (MIG)">
		</DisplayName>
		<Description value="Memory Interface Generator for generating DDR4, DDR3, RLDRAM3 and QDRIIPLUS_SRAM  interfaces for Ultrascale Architecture">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mig;v=v7_1;d=pg150-ultrascale-mis.pdf">
		</ProductGuide>
		<VersionInfo value="doc/mig_v7_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/mig_v7_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Memories_&amp;_Storage_Elements/Memory_Interface_Generators">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:mig:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mig:4.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mig:4.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mig:5.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mig:6.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mig:6.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mig:7.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:g709_rs_encoder:2.2">
		</VLNV>
		<DisplayName value="G.709 RS Encoder">
		</DisplayName>
		<Description value="This is a library core. All core delivery aspects are dummies to allow this core to be called from other cores. The helper core performs RS encoder operation specifically tailored to (239,255) and intended for use by the G.709 FEC Encoder/Decoder only. The G709 RS Encoder is heavily based on the standard xilinx RS encoder core.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/g709_rs_encoder_v2_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:g709_rs_encoder:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_pcie3:1.1">
		</VLNV>
		<DisplayName value="AXI Bridge for PCI Express Gen3 Subsystem">
		</DisplayName>
		<Description value="The Advanced eXtensible Interface (AXI) Bridge for Gen3 PCI Express is an interface between the AXI4 and PCI Express">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_pcie3;v=v1_1;d=pg194-axi-bridge-pcie-gen3.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_pcie3_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_pcie3_v1_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<RegExpSupport status="Production" name="xcku(035|040|060|075|100|115)-(.*)-(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qvirtex7">
				<RegExpSupport status="Production" name="xq7vx(330|690|980)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Production" name="xc7vh(580|870)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx(330|415|550|690|980|1140)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtexu">
				<RegExpSupport status="Pre-Production" name="xcvu(065|080|095|125|160|190|440)-(.*)-(.*)-(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Standard_Bus_Interfaces/PCI_Express">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_pcie3:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:microblaze_mcs:2.3">
		</VLNV>
		<DisplayName value="MicroBlaze MCS">
		</DisplayName>
		<Description value="MicroBlaze Micro Controller System (MCS) is a light-weight general purpose micro controller system, based on the MicroBlaze processor. It is primarily intended for simple control applications, where a hardware solution would be less flexible and more difficult to implement. Software development with the Xilinx Software Development Kit (SDK) is supported, including a software driver for the peripherals. Debugging including UART is available either via SDK or directly with the Xilinx Microprocessor Debugger.
The MCS consists of the processor itself, local memory with sizes ranging from 4KB to 128KB, up to 4 Fixed Interval Timers, up to 4 Programmable Interval Timers, up to 4 32-bit General Purpose Output ports, up to 4 32-bit General Purpose Input ports, and an Interrupt Controller with up to 16 external interrupt inputs.
">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2015.1;d=pg116-microblaze-mcs.pdf">
		</ProductGuide>
		<VersionInfo value="doc/microblaze_mcs_v2_3_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/microblaze_mcs_v2_3/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Processor">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:microblaze_mcs:1.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze_mcs:1.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze_mcs:1.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze_mcs:1.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze_mcs:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze_mcs:2.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze_mcs:2.2">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2015.1;d=pg116-microblaze-mcs.pdf" displayName="rdoc?v=2015.1;d=pg116-microblaze-mcs.pdf" fileType="PDF file">
			</Document>
			<Document value="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2015.1;d=ug984-vivado-microblaze-ref.pdf" displayName="rdoc?v=2015.1;d=ug984-vivado-microblaze-ref.pdf" fileType="PDF file">
			</Document>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=iomodule;v=v3_0;d=pg111-iomodule.pdf" displayName="ipdoc?c=iomodule;v=v3_0;d=pg111-iomodule.pdf" fileType="PDF file">
			</Document>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf" displayName="ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf" fileType="PDF file">
			</Document>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf" displayName="ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf" fileType="PDF file">
			</Document>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf" displayName="ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf" fileType="PDF file">
			</Document>
			<Document value="http://www.xilinx.com/cgi-bin/docs/rdoc?l=en;v=14.7;d=SDK_Doc/index.html" displayName="index.html" fileType="HTML file">
			</Document>
			<Document value="doc/microblaze_mcs_v2_3_changelog.txt" displayName="microblaze_mcs_v2_3_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mig_ddrx_phy:1.2">
		</VLNV>
		<DisplayName value="DDR3 and DDR4 PHY IP">
		</DisplayName>
		<Description value="PHY for DDR3 and DDR4 interfaces for Ultrascale Architecture">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mig;v=v6_0;d=pg150-ultrascale-mis.pdf">
		</ProductGuide>
		<VersionInfo value="doc/phy_ip_v1_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/mig_ddrx_phy_v1_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Memories_&amp;_Storage_Elements/Memory_Interface_Generators">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:dds_compiler:6.0">
		</VLNV>
		<DisplayName value="DDS Compiler">
		</DisplayName>
		<Description value="The Xilinx DDS Compiler LogiCORE provides Direct Digital Synthesizers (DDS) and optionally either Phase Generator or Sine/Cosine Lookup Table constituent parts as independent cores. The core features sine, cosine or quadrature outputs with 3 to 26-bit output sample precision. The core supports up to 16 channels by time-sharing the sine/cosine table which dramatically reduces the area requirement when multiple channels are needed.  Phase Dithering and Taylor Series Correction options provide high dynamic range signals using minimal FPGA resources. In addition, the core has an optional phase offset capability, providing support for multiple synthesizers with precisely controlled phase differences.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf">
		</ProductGuide>
		<VersionInfo value="doc/dds_compiler_v6_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="9">
		</CoreRevision>
		<ComponentPath value="xilinx/dds_compiler_v6_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Digital_Signal_Processing/Modulation">
			</Taxonomy>
			<Taxonomy value="/Digital_Signal_Processing/Waveform_Synthesis">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Modulation">
			</Taxonomy>
			<Taxonomy value="/Digital_Signal_Processing/Trig_Functions">
			</Taxonomy>
			<Taxonomy value="/Math_Functions/Trig_Functions">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:dds_compiler:1.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:dds_compiler:1.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:dds_compiler:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:dds_compiler:2.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:dds_compiler:3.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:dds_compiler:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:dds_compiler:5.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/dds_compiler_v6_0_changelog.txt" displayName="dds_compiler_v6_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ibert_7series_gtp:3.0">
		</VLNV>
		<DisplayName value="IBERT 7 Series GTP">
		</DisplayName>
		<Description value="The IBERT 7 Series GTP core is customizable and designed for evaluating and monitoring 7 Series FPGA GTP transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, and access to ports and the dynamic reconfiguration port attributes of the GTP transceivers. Communication logic is also included to allow the design to be run-time accessible through Joint Test Action Group (JTAG). Run-time interaction with this core requires the use of the Vivado serial I/O analyzer feature.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ibert_7series_gtp;v=v3_0;d=pg133-ibert-7series-gtp.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ibert_7series_gtp_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/ibert_7series_gtp_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="xa7a15tcsg325-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a15tcsg325-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a15tcsg325-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a35tcpg236-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a35tcpg236-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a35tcpg236-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a35tcsg325-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a35tcsg325-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a35tcsg325-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a35tfgg484-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a35tfgg484-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a35tfgg484-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a50tcpg236-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a50tcpg236-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a50tcpg236-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a50tcsg325-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a50tcsg325-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a50tcsg325-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a75tfgg484-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a75tfgg484-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a75tfgg484-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a100tfgg484-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a100tfgg484-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a100tfgg484-2I">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="xa7a15tcpg236-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a15tcpg236-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a15tcpg236-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tcpg236-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tcpg236-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tcpg236-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tcpg236-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tcsg325-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tcsg325-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tcsg325-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tcsg325-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tfgg484-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tfgg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tfgg484-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tfgg484-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15ticpg236-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15ticsg325-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tifgg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tcpg236-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tcpg236-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tcpg236-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tcpg236-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tcsg325-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tcsg325-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tcsg325-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tcsg325-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tfgg484-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tfgg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tfgg484-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tfgg484-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35ticpg236-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35ticsg325-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tifgg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tcpg236-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tcpg236-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tcpg236-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tcpg236-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tcsg325-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tcsg325-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tcsg325-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tcsg325-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tfgg484-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tfgg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tfgg484-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tfgg484-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50ticpg236-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50ticsg325-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tifgg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tfgg484-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tfgg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tfgg484-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tfgg484-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tfgg676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tfgg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tfgg676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tfgg676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tifgg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tifgg676-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tfgg484-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tfgg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tfgg484-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tfgg484-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tfgg676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tfgg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tfgg676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tfgg676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tifgg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tifgg676-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbg484-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbg484-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbg484-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbg676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbg676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbg676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbv484-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbv484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbv484-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbv484-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbv676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbv676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbv676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tfbv676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tffg1156-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tffg1156-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tffg1156-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tffg1156-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tffv1156-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tffv1156-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tffv1156-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tffv1156-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tifbg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tifbg676-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tifbv484-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tifbv676-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tiffg1156-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tiffv1156-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tisbg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tlfbv484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tlfbv676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tlffv1156-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tsbg484-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tsbg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tsbg484-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tsbg484-3">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="xc7a15tlcpg236-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tlcsg325-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a15tlfgg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tlcpg236-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tlcpg236-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tlcpg236-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tlcpg236-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tlcsg325-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a35tlfgg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tlcpg236-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tlcpg236-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tlcpg236-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tlcpg236-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tlcsg325-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a50tlfgg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tlfgg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a75tlfgg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tlfgg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tlfgg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tlfbg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tlfbg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tlffg1156-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tlsbg484-2L">
				</RegExpSupport>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="xq7a50tcs325-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a50tcs325-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a50tcs325-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a50tfg484-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a50tfg484-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a50tfg484-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a100tfg484-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a100tfg484-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a100tfg484-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a200trb484-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a200trb484-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a200trb484-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a200trb676-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a200trb676-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a200trb676-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a200trs484-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a200trs484-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a200trs484-2I">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z015clg485-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z015clg485-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z015clg485-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z015iclg485-1L">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Debug_&amp;_Verification/Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_ccm:6.0">
		</VLNV>
		<DisplayName value="Color Correction Matrix">
		</DisplayName>
		<Description value="The Xilinx Color Correction Matrix LogiCORE can be used for color correction operations such as adjusting white balance, color cast, brightness, or contrast in an RGB image.  The implementation is a 3x3 programmable coefficient matrix multiplier with offset compensation.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_ccm;v=v6_0;d=pg001_v_ccm.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_ccm_v6_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/v_ccm_v6_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_ccm@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_ccm:5.01.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lte_fft:2.0">
		</VLNV>
		<DisplayName value="LTE Fast Fourier Transform">
		</DisplayName>
		<Description value="The LTE Fast Fourier Transform LogiCORE(TM) implements all transform lengths required by the 3GPP LTE specification, including the 1536-point transform for 15 MHz bandwidths.  The transform length, transform direction, cyclic prefix length and scaling schedule may be configured on a per-frame basis.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lte_fft;v=v2_0;d=pb023-lte-fft.pdf">
		</ProductGuide>
		<VersionInfo value="doc/lte_fft_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/lte_fft_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
			<Taxonomy value="/Digital_Signal_Processing/Transforms/FFTs">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="lte_fft@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:lte_fft:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/lte_fft_v2_0_changelog.txt" displayName="lte_fft_v2_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:g975_efec_i7:2.0">
		</VLNV>
		<DisplayName value="G.975.1 EFEC I.7 Encoder/Decoder">
		</DisplayName>
		<Description value="The G.975.1 EFEC I.7 Encoder/Decoder LogiCore is a high speed, compact module that implements the ITU G.975.1 Enhanced Forward Error Correction with 7% overhead as specified in Annex I.7 of the standard.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/member/otn_access_0/index.htm">
		</ProductGuide>
		<VersionInfo value="doc/g975_efec_i7_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="9">
		</CoreRevision>
		<ComponentPath value="xilinx/g975_efec_i7_v2_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Not-Supported" name="xa7a.*">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Not-Supported" name="xc7a.*">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Not-Supported" name="xc7a.*">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Not-Supported" name="xa7z.*">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<RegExpSupport status="Not-Supported" name="xc7k.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="kintexu">
				<RegExpSupport status="Not-Supported" name="xcku.*-1L*V*-.*">
				</RegExpSupport>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Not-Supported" name="xq7a.*">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<RegExpSupport status="Not-Supported" name="xq7k.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="qvirtex7">
				<RegExpSupport status="Not-Supported" name="xq7v.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Not-Supported" name="xq7z.*">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Not-Supported" name="xc7v.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="virtexu">
				<RegExpSupport status="Not-Supported" name="xcvu.*-1L*V*-.*">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Not-Supported" name="xc7z.*">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="g975_efec_i7@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:g975_efec_i7:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/g975_efec_i7_v2_0_changelog.txt" displayName="g975_efec_i7_v2_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mailbox:2.1">
		</VLNV>
		<DisplayName value="Mailbox">
		</DisplayName>
		<Description value="Mailbox Interprocessor Communication">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mailbox;v=v2_1;d=pg114-mailbox.pdf">
		</ProductGuide>
		<VersionInfo value="doc/mailbox_v2_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/mailbox_v2_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Interprocessor Communication">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:mailbox:1.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mailbox:1.01.b">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mailbox;v=v2_1;d=pg114-mailbox.pdf" displayName="ipdoc?c=mailbox;v=v2_1;d=pg114-mailbox.pdf" fileType="PDF file">
			</Document>
			<Document value="doc/mailbox_v2_1_changelog.txt" displayName="mailbox_v2_1_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_dsp48_multadd:3.0">
		</VLNV>
		<DisplayName value="DSP48 MultAdd usecase">
		</DisplayName>
		<Description value="Usecase for a DSP48-based multadd">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_dsp48_multadd_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_dsp48_multadd:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_interconnect:1.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Interconnect RTL">
		</DisplayName>
		<Description value="The AXI4-Stream Interconnect IP provides the infrastructure to connect multiple AXI4-Stream masters and slaves.  The configurable interconnect features a 16x16 switch, data FIFOs, register slices, data width converters and clock rate converters.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_interconnect;v=v1_1;d=pg035_axis_interconnect.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_interconnect_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_interconnect_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_interconnect:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
		<Documents>
			<Document value="doc/axis_interconnect_v1_1_changelog.txt" displayName="axis_interconnect_v1_1_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
		<DesignToolContexts>
			<DesignTool value="Vivado">
			</DesignTool>
		</DesignToolContexts>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_dma:7.1">
		</VLNV>
		<DisplayName value="AXI Direct Memory Access">
		</DisplayName>
		<Description value="The Xilinx AXI DMA LogiCORE provides a flexible interface for transferring packet data between system memory (AXI4) and AXI4-Stream target IP.  Optional Scatter / Gather Engine provides offloading of processor management of DMA transfers.  Optional Scatter / Gather Descriptor Queuing allows prefetching of transfer descriptors providing uninterrupted transfer requests to be processed by the primary DMA controllers.  Independent operation between MM2S (transmit channel) and S2MM (receive channel) allows for full duplex operation of the AXI DMA engine.  Multi-Descriptor per packet functionality is also provided allowing for packet data to be read or written across distributed buffer locations in system memory.  Optional AXI4 Control Stream and AXI4 Status Stream provide side band transfer capabilities for transferring user meta data associated with the primary packet transfer.  Typical applications for the Control and Status streams are for functions like Checksum offloading on AXI Ethernet.  Optional Data Re-Alignment Engines allow for transfers to and from any byte offset in system memory. Simple DMA mode is also provide for a low resource utilization option for commanding simple DMA transfers.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v7_1;d=pg021_axi_dma.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_dma_v7_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_dma_v7_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure/DMA">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_dma:7.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_dma:6.03.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_dma:6.02.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_dma:6.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_dma:6.00.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_dma:5.00.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_dma:4.00.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mig_7series:2.3">
		</VLNV>
		<DisplayName value="Memory Interface Generator (MIG 7 Series)">
		</DisplayName>
		<Description value=" This Memory Interface Generator is a simple menu driven tool to generate advanced memory interfaces.  This tool generates HDL and pin placement constraints that will help you design your application. Kintex-7 supports DDR3 SDRAM, DDR2 SDRAM, LPDDR2 SDRAM, QDR II+ SRAM, RLDRAMII and RLDRAMIII. Virtex-7 supports DDR3 SDRAM, DDR2 SDRAM, LPDDR2 SDRAM, QDR II+ SRAM, RLDRAMII and RLDRAMIII. Artix-7 supports DDR3 SDRAM, DDR2 SDRAM and LPDDR2 SDRAM. Zynq supports DDR3 SDRAM, DDR2 SDRAM and LPDDR2 SDRAM ">
		</Description>
		<VersionInfo value="doc/mig_7series_v2_3_changelog.txt">
		</VersionInfo>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="xilinx/mig_7series_v2_3/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Memories &amp; Storage Elements/Memory Interface Generators/">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:mig_7series:1.7.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mig_7series:1.8.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mig_7series:1.9.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mig_7series:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mig_7series:2.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com/mig">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:interlaken:1.6">
		</VLNV>
		<DisplayName value="Interlaken">
		</DisplayName>
		<Description value="UltraScale Architecture Dedicated IP Block for Interlaken">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=interlaken;v=v1_6;d=pg169-interlaken.pdf">
		</ProductGuide>
		<VersionInfo value="doc/interlaken_v1_6_changelog.txt">
		</VersionInfo>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/interlaken_v1_6/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<RegExpSupport status="Pre-Production" name="xcku075-(ffva1156|ffva1517|ffvb1760)-(1L|1|2|3)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtexu">
				<RegExpSupport status="Pre-Production" name="xcvu065-(ffvc1517)-(1L|1|2|3)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu080-(ffva2104|ffvb1760|ffvb2104|ffvc1517|ffvd1517)-(1L|1|2|3)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu095-(ffva1760|ffva2104|ffvb1517|ffvb1760|ffvb2104|ffvc1517|ffvc2104|ffvd1517|ffvd1924|ffve1924|ffvj1924|)-(1L|1|2|3)-(.*)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu125-(flva2104|flvb1760|flvb2104|flvc2104|flvd1517)-(1L|1|2|3)-(.*)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu160-(flgb2104|flgc2104)-(1L|1|2|3)-(.*)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu190-(flga2577|flgb2104|flgc2104)-(1L|1|2|3)-(.*)-(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Serial_Interfaces">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="interlaken@2015.06">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="false">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:interlaken:1.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:interlaken:1.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:interlaken:1.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:interlaken:1.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:interlaken:1.4">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:interlaken:1.5">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_cresample:4.0">
		</VLNV>
		<DisplayName value="Chroma Resampler">
		</DisplayName>
		<Description value="The Xilinx Chroma Resampler LogiCORE provides users with an easy-to-use IP block for converting between chroma subsampling formats of 4:4:4, 4:2:2, and 4:2:0.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_cresample;v=v4_0;d=pg012_v_cresample.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_cresample_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/v_cresample_v4_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_cresample@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_cresample:3.01.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com/products/intellectual-property/EF-DI-CHROM-RESAMP.htm">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:sem:4.1">
		</VLNV>
		<DisplayName value="Soft Error Mitigation">
		</DisplayName>
		<Description value="The Xilinx Soft Error Mitigation IP solution provides a pre-verified design which can detect and optionally correct and classify soft errors in Configuration Memory.  A soft error is an unintended change to the state of memory bits caused by ionizing radiation.  The solution does not prevent soft errors; rather, it provides users with a method to better manage the system-level effects of these events.  Intelligent management of these events can increase reliability and availability, and reduce system maintenance and downtime costs. This version of the Soft Error Mitigation IP is for the 7 series FPGAs and Zynq-7000 SoCs.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sem;v=v4_1;d=pg036_sem.pdf">
		</ProductGuide>
		<VersionInfo value="doc/sem_v4_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/sem_v4_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/FPGA_Features_and_Design/Soft_Error_Mitigation">
			</Taxonomy>
		</Taxonomies>
		<VendorURL value="http://www.xilinx.com/products/intellectual-property/SEM.htm">
		</VendorURL>
		<DesignToolContexts>
			<DesignTool value="Vivado">
			</DesignTool>
		</DesignToolContexts>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_epc:2.0">
		</VLNV>
		<DisplayName value="AXI EPC">
		</DisplayName>
		<Description value="This specification defines the architecture and interface requirements  for the External Peripheral Controller (AXI EPC IP Core).">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_epc;v=v2_0;d=pg127-axi-epc.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_epc_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_epc_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_epc:1.00.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:cmac:1.6">
		</VLNV>
		<DisplayName value="100G Ethernet">
		</DisplayName>
		<Description value="UltraScale Architecture Integrated Block for 100G Ethernet">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cmac;v=v1_6;d=pg165-cmac.pdf">
		</ProductGuide>
		<VersionInfo value="doc/cmac_v1_6_changelog.txt">
		</VersionInfo>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/cmac_v1_6/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<RegExpSupport status="Pre-Production" name="xcku075-(ffva1517|ffvb1760)-(1|1L|2|3)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtexu">
				<RegExpSupport status="Pre-Production" name="xcvu065-(ffvc1517)-(1|1L|2|3)-(.*)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu065-(ffvc1517)-(1|1L|2|3)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu080-(ffva2104|ffvb1760|ffvb2104|ffvc1517|ffvd1517)-(1|1L|2|3)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu095-(ffva1760|ffva2104|ffvb1517|ffvb1760|ffvb2104|ffvc1517|ffvc2104|ffvd1517|ffvd1924|ffve1924|ffvj1924)-(1|1L|2|3)-(.*)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu125-(flva2104|flvb1760|flvb2104|flvc2104|flvd1517)-(1|1L|2|3)-(.*)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu160-(flgb2104|flgc2104)-(1|1L|2|3)-(.*)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu190-(flga2577|flgb2104|flgc2104)-(1|1L|2|3)-(.*)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu440-(flga2892|flgb2377)-(1|1L|2|3)-(.*)-(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="cmac@2015.06">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="false">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:cmac:1.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cmac:1.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cmac:1.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cmac:1.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cmac:1.4">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cmac:1.5">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_uartlite:2.0">
		</VLNV>
		<DisplayName value="AXI Uartlite">
		</DisplayName>
		<Description value="Generic UART (Universal Asynchronous Receiver/Transmitter) for AXI Interface">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_uartlite_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="9">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_uartlite_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_uartlite:1.02.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_mm2s_mapper:1.1">
		</VLNV>
		<DisplayName value="AXI Memory Mapped to Stream Mapper">
		</DisplayName>
		<Description value="The AXI Memory Mapped to Stream Mapper.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_mm2s_mapper;v=v1_1;d=pg102-axi-mm2s-mapper.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_mm2s_mapper_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_mm2s_mapper_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_mm2s_mapper:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:cdn_axi_bfm:5.0">
		</VLNV>
		<DisplayName value="AXI BFM Cores">
		</DisplayName>
		<Description value="Cadence Axi BFM Cores">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cdn_axi_bfm;v=v5_0;d=pg129-cdn-axi-bfm.pdf">
		</ProductGuide>
		<VersionInfo value="doc/cdn_axi_bfm_v5_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/cdn_axi_bfm_v5_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/Debug_&amp;_Verification/Verification">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="Xilinx_AXI_BFM">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:cdn_axi_bfm:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cdn_axi_bfm:4.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:zynq_ultra_ps_e:1.0">
		</VLNV>
		<DisplayName value="ZYNQ UltraScale MPSoc">
		</DisplayName>
		<Description value="ZYNQ UltraScale MPSoc IP">
		</Description>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/zynq_ultra_ps_e_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynque">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Processor/">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:clk_wiz:5.1">
		</VLNV>
		<DisplayName value="Clocking Wizard">
		</DisplayName>
		<Description value="The Clocking Wizard creates an HDL file (Verilog or VHDL) that contains a clocking circuit customized to the user&apos;s clocking requirements.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_1;d=pg065-clk-wiz.pdf">
		</ProductGuide>
		<VersionInfo value="doc/clk_wiz_v5_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/clk_wiz_v5_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/FPGA_Features_and_Design/Clocking">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:clk_wiz:5.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:clk_wiz:4.4">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:clk_wiz:4.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:clk_wiz:3.6">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:clk_wiz:3.5">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lib_cdc:1.0">
		</VLNV>
		<DisplayName value="lib_cdc">
		</DisplayName>
		<Description value="helper library">
		</Description>
		<VersionInfo value="doc/lib_cdc_v1_0_changelog.txt">
		</VersionInfo>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/lib_cdc_v1_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_10g_ethernet:3.0">
		</VLNV>
		<DisplayName value="10G Ethernet Subsystem">
		</DisplayName>
		<Description value="The IP 10G Ethernet Subsystem provides a 10Gbps Ethernet MAC and PCS/PMA in BASE-R/KR modes, designed to the IEEE802.3 specification.  The transmit and receive data interfaces use AXI4-Stream interfaces. An optional AXI4-Lite interface is used for the control interface to internal registers.  The core can also provide optional high accuracy IEEE1588-2008 1-step and 2-step hardware time-stamping for BASE-R permutations.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_10g_ethernet;v=v3_0;d=pg157-axi-10g-ethernet.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_10g_ethernet_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_10g_ethernet_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintex7">
				<RegExpSupport status="Production" name="xc7k((160t.*ff(g|v)676.*(-(2|2L|3)))|(((325t)|(355t)|(410t)|(420t)|(480t)).*ff(g|v).*(-(2|2L|2I|3))))">
				</RegExpSupport>
			</Family>
			<Family name="kintexu">
				<RegExpSupport status="Production" name=".*-(1|2|3)-.*">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<RegExpSupport status="Production" name="xq7k((160t.*ffg676.*(-(2|2L|3)))|(((325t)|(355t)|(410t)|(420t)|(480t)).*rf.*(-(2|2L|2I|3))))">
				</RegExpSupport>
			</Family>
			<Family name="qvirtex7">
				<RegExpSupport status="Production" name="xq7v((585)|(2000)|(x330)|(x415)|(x485)|(x550)|(x690)|(x980)|(x1140)|(h580)|(h870))t(.*)(-(2|2L|2I|3))">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z((030)|(045)).*rf(.*(-(2I)))">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Production" name="xc7v((585)|(2000)|(x330)|(x415)|(x485)|(x550)|(x690)|(x980)|(x1140)|(h580)|(h870))t(.*)(-(2|2L|2I|2G|3))">
				</RegExpSupport>
			</Family>
			<Family name="virtexu">
				<RegExpSupport status="Pre-Production" name=".*-(1|2|3)-.*">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z((030)|(035)|(045)|(100)).*ff(g|v)(.*(-(2|2L|3)))">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="ten_gig_eth_mac@2015.04">
				</LicenseKey>
				<LicenseKey value="25_gig_eth_mac@2015.04">
				</LicenseKey>
				<LicenseKey value="ten_gig_eth_pcs_pma_basekr@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_crossbar:2.1">
		</VLNV>
		<DisplayName value="AXI Crossbar">
		</DisplayName>
		<Description value="The AXI Crossbar IP provides the infrastructure to connect multiple AXI4/AXI3/AXI4-Lite masters and slaves.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_crossbar_v2_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_crossbar_v2_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_crossbar:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:gmii_to_rgmii:4.0">
		</VLNV>
		<DisplayName value="Gmii to Rgmii">
		</DisplayName>
		<Description value="The GMII to RGMII LogiCORE(TM) creates a version 2.0 Reduced Gigabit Media Independent Interface (RGMII v2.0) by instantiating Input/Output buffers and Input/Output double data rate (DDR) flip-flops as required. This interface is used to connect the Ethernet MAC to an external Ethernet PHY. This module routes the rgmii_rxc from the phy chip (via a bufg) onto the rx_clk line. For S6 a DCM is used to shift the input clock to ensure that the set-up and hold times are observed. For V6 a BUFIO/BUFR combination is used for the input clock to allow the use of IODELAYs on the DATA.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gmii_to_rgmii;v=v4_0;d=pg160-gmii-to-rgmii.pdf">
		</ProductGuide>
		<VersionInfo value="doc/gmii_to_rgmii_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/gmii_to_rgmii_v4_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_gamma:7.0">
		</VLNV>
		<DisplayName value="Gamma Correction">
		</DisplayName>
		<Description value="The Xilinx Gamma Correction LogiCORE provides customers with a fully tested and optimized hardware block for manipulating the values of a pixel. The input video data to be adjusted for specific output display devices by applying gamma curves to be applied to each color channel independently or as a single curve to all channels.  This core supports a LUT table structure, or an interpolated LUT table structure that is programmed to transform the image data for the best image quality on the display.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_gamma;v=v7_0;d=pg004_v_gamma.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_gamma_v7_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/v_gamma_v7_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_gamma@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_gamma:6.01.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_switch:1.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Switch">
		</DisplayName>
		<Description value="The AXI4-Stream Switch IP provides the infrastructure to connect multiple AXI4-Stream masters and slaves.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_switch_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_switch_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_switch:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_clock_converter:1.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Clock Converter">
		</DisplayName>
		<Description value="The AXI4-Stream Clock Converter IP provides the infrastructure to change the clocking rate between a AXI4-Stream master and slave.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_clock_converter_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_clock_converter_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_clock_converter:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_axi4s_vid_out:3.0">
		</VLNV>
		<DisplayName value="AXI4-Stream to Video Out">
		</DisplayName>
		<Description value="Bridge from AXI4-Stream slave bus to video output with syncs.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v3_0;d=pg044_v_axis_vid_out.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_axi4s_vid_out_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/v_axi4s_vid_out_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_axi4s_vid_out:2.01.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com/products/intellectual-property/axi4_stream_to_video_out.htm">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:fir_compiler:5.2">
		</VLNV>
		<DisplayName value="FIR Compiler">
		</DisplayName>
		<Description value="Hidden core, for use as a subcore by cores that need a pre-AXI FIR Compiler">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/fir_compiler_v5_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:fir_compiler:5.1">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lte_3gpp_mimo_encoder:4.0">
		</VLNV>
		<DisplayName value="3GPP LTE MIMO Encoder">
		</DisplayName>
		<Description value="The LTE 3GPP MIMO Encoder v3.0 core implements multiple-input, multiple-output (MIMO) encoding for LTE eNodeB applications as defined in the 3GPP TS 36.211 specification.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lte_3gpp_mimo_encoder;v=v4_0;d=pb017-lte-mimo-encoder.pdf">
		</ProductGuide>
		<VersionInfo value="doc/lte_3gpp_mimo_encoder_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/lte_3gpp_mimo_encoder_v4_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="lte_3gpp_mimo_encoder@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:lte_3gpp_mimo_encoder:3.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/lte_3gpp_mimo_encoder_v4_0_changelog.txt" displayName="lte_3gpp_mimo_encoder_v4_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:c_mux_bit:12.0">
		</VLNV>
		<DisplayName value="Bit Multiplexer">
		</DisplayName>
		<Description value="The Xilinx LogiCORE Bit Multiplexer input ranges from 2 to 256 bits. Options allow for the selection of the multiplexer size, as well as registered or nonregistered outputs.  When registered outputs are selected, additional options are provided for Clock Enable, Asynchronous Set and Clear, and Synchronous Set and Clear.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/c_mux_bit_v12_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:c_mux_bit:11.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_enhance:8.0">
		</VLNV>
		<DisplayName value="Image Enhancement">
		</DisplayName>
		<Description value="The Xilinx Image Enhancement LogiCORE IP provides users with an easy-to-use IP block to reduce image noise and enhance the edges of objects in each picture.  Two-dimensional filters are used to suppress noise while preserving and enhancing edges in the picture.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_enhance;v=v8_0;d=pg003_v_enhance.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_enhance_v8_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/v_enhance_v8_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_enhance@2013.06">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_enhance:6.00.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_enhance:7.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_noise:5.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_noise:6.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com/products/intellectual-property/EF-DI-IMG-ENHANCE.htm">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:g709_fec:2.1">
		</VLNV>
		<DisplayName value="G.709 FEC Encoder/Decoder">
		</DisplayName>
		<Description value="The G.709 FEC LogiCore is a high speed, compact module that implements the ITU G.709 Forward Error Correction as specified in Annex A of the standard.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/member/otn_access_0/index.htm">
		</ProductGuide>
		<VersionInfo value="doc/g709_fec_v2_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/g709_fec_v2_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Not-Supported" name="xa7a.*">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Not-Supported" name="xc7a.*">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Not-Supported" name="xc7a.*">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Not-Supported" name="xa7z.*">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<RegExpSupport status="Not-Supported" name="xc7k.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="kintexu">
				<RegExpSupport status="Not-Supported" name="xcku.*-1L*V*-.*">
				</RegExpSupport>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Not-Supported" name="xq7a.*">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<RegExpSupport status="Not-Supported" name="xq7k.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="qvirtex7">
				<RegExpSupport status="Not-Supported" name="xq7v.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Not-Supported" name="xq7z.*">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Not-Supported" name="xc7v.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="virtexu">
				<RegExpSupport status="Not-Supported" name="xcvu.*-1L*V*-.*">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Not-Supported" name="xc7z.*">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="g709_gfec_otu1@2013.12">
				</LicenseKey>
				<LicenseKey value="g709_gfec_otu2@2013.12">
				</LicenseKey>
				<LicenseKey value="g709_gfec_otu3@2013.12">
				</LicenseKey>
				<LicenseKey value="g709_gfec_otu4@2013.12">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:g709_fec:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/g709_fec_v2_1_changelog.txt" displayName="g709_fec_v2_1_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_addsub:3.0">
		</VLNV>
		<DisplayName value="Addsub">
		</DisplayName>
		<Description value="XST xbip_addsub_v3_0">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_addsub_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_addsub:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:g709_fec:2.2">
		</VLNV>
		<DisplayName value="G.709 FEC Encoder/Decoder">
		</DisplayName>
		<Description value="The G.709 FEC LogiCore is a high speed, compact module that implements the ITU G.709 Forward Error Correction as specified in Annex A of the standard.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/member/otn_access_0/index.htm">
		</ProductGuide>
		<VersionInfo value="doc/g709_fec_v2_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/g709_fec_v2_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Not-Supported" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Not-Supported" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Not-Supported" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Not-Supported" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<RegExpSupport status="Not-Supported" name="xc7k.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="kintexu">
				<RegExpSupport status="Not-Supported" name="xcku.*-1L*V*-.*">
				</RegExpSupport>
			</Family>
			<Family name="qartix7">
				<Part status="Not-Supported" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<RegExpSupport status="Not-Supported" name="xq7k.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="qvirtex7">
				<RegExpSupport status="Not-Supported" name="xq7v.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<Part status="Not-Supported" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Not-Supported" name="xc7v.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="virtexu">
				<RegExpSupport status="Not-Supported" name="xcvu.*-1L*V*-.*">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<Part status="Not-Supported" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="g709_gfec_otu1@2015.06">
				</LicenseKey>
				<LicenseKey value="g709_gfec_otu2@2015.06">
				</LicenseKey>
				<LicenseKey value="g709_gfec_otu3@2015.06">
				</LicenseKey>
				<LicenseKey value="g709_gfec_otu4@2015.06">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:g709_fec:2.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/g709_fec_v2_2_changelog.txt" displayName="g709_fec_v2_2_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:sid:8.0">
		</VLNV>
		<DisplayName value="Interleaver/De-interleaver">
		</DisplayName>
		<Description value="The Xilinx Interleaver/De-interleaver module is a high speed, compact design and implements either the Forney Convolutional or Rectangular Block type architecture. For the Convolutional type, the number of branches and branch lengths are parameterizable. For the Rectangular Block type the number of rows and columns is parameterizable or run-time variable. Row and column permutations are also supported. The core supports a symbol size ranging from 1 to 256 bits.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sid;v=v8_0;d=pg049-sid.pdf">
		</ProductGuide>
		<VersionInfo value="doc/sid_v8_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/sid_v8_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="sid@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:sid:5.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:sid:6.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:sid:7.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:sid:7.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/sid_v8_0_changelog.txt" displayName="sid_v8_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:c_counter_binary:12.0">
		</VLNV>
		<DisplayName value="Binary Counter">
		</DisplayName>
		<Description value="The Xilinx LogiCORE Binary Counter creates up counters, down counters, and up/down counters with output widths ranging up to 256 bits.  The upper count limit is user programmable, and the counter&apos;s increment value can either be user-defined, or specified via an external input port.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf">
		</ProductGuide>
		<VersionInfo value="doc/c_counter_binary_v12_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/c_counter_binary_v12_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Basic_Elements/Counters">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:c_counter_binary:8.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_counter_binary:9.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_counter_binary:9.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_counter_binary:10.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_counter_binary:11.0">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/c_counter_binary_v12_0_changelog.txt" displayName="c_counter_binary_v12_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_bram18k:3.0">
		</VLNV>
		<DisplayName value="BRAM18k">
		</DisplayName>
		<Description value="18k BRAM wrapper">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_bram18k_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Basic_Functions">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_bram18k:2.1">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:labtools_xsdb_slave_lib:3.0">
		</VLNV>
		<DisplayName value="Labtools XSDB Slave Library">
		</DisplayName>
		<Description value="Labtools XSDB Slave library containing slave interface along with XSDB register components">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/labtools_xsdb_slave_lib_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex8">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex8">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:pc_cfr:6.0">
		</VLNV>
		<DisplayName value="Peak Cancellation Crest Factor Reduction">
		</DisplayName>
		<Description value="The Peak Cancellation Crest Factor Reduction LogiCORE(TM) provides a flexible and highly efficient solution to reduce the peak to average power ratio (PAR) of complex multi-carrier waveforms.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=pc_cfr;v=v6_0;d=pb008_pc_cfr.pdf">
		</ProductGuide>
		<VersionInfo value="doc/pc_cfr_v6_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/pc_cfr_v6_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="pc_cfr@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:pc_cfr:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pc_cfr:5.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/pc_cfr_v6_0_changelog.txt" displayName="pc_cfr_v6_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ten_gig_eth_mac:15.0">
		</VLNV>
		<DisplayName value="10G Ethernet MAC">
		</DisplayName>
		<Description value="The LogiCORE™ IP 10G Ethernet MAC core is designed to the IEEE 802.3 standard specification to provide a full-duplex Ethernet Media Access Controller (MAC). The core supports LAN/WAN mode operation and it provides support for VLAN and JUMBO frames. It also provides optional network management features including statistics gathering and flow control.  The core is designed to seamlessly connect to the XAUI, RXAUI and the 10G Ethernet PCS/PMA LogiCOREs.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ten_gig_eth_mac;v=v15_0;d=pg072-ten-gig-eth-mac.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ten_gig_eth_mac_v15_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/ten_gig_eth_mac_v15_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aartix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="ten_gig_eth_mac@2015.04">
				</LicenseKey>
				<LicenseKey value="25_gig_eth_mac@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_protocol_checker:1.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Protocol Checker">
		</DisplayName>
		<Description value="The AXI4-Stream Protocol Checker.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_protocol_checker;v=v1_1;d=pg145-axis-protocol-checker.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_protocol_checker_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_protocol_checker_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_protocol_checker:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_counter:3.0">
		</VLNV>
		<DisplayName value="BaseIP Counter">
		</DisplayName>
		<Description value="XST xbip_counter_v3_0">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_counter_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_counter:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:labtools_ibert_lib:3.0">
		</VLNV>
		<DisplayName value="Labtools IBERT Library">
		</DisplayName>
		<Description value="Labtools IBERT Library">
		</Description>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/labtools_ibert_lib_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_ethernet:7.0">
		</VLNV>
		<DisplayName value="AXI 1G/2.5G Ethernet Subsystem">
		</DisplayName>
		<Description value="AXI 1G/2.5G Ethernet Subsystem implements a Tri-mode (10/100/1000 Mb/s) Ethernet MAC. This core supports the use of MII, GMII, SGMII, RGMII, and 1000BaseX Interfaces to connect MAC to a PHY chip. It also provides on-chip PHY in case of SGMII and 1000BaseX modes. The MDIO interface is used to access PHY Management registers. This core optionally enables &apos;TCP/UDP full checksum offload&apos;, &apos;VLAN stripping, tagging, translation&apos; and &apos;Extended filtering for multicast frames&apos; features. The AXI Ethernet core optionally supports Ethernet Audio Video Bridging (AVB) functions. The core also provide optional IEEE1588-2008 1-step and 2-step hardware time-stamping. This core provides a control interface to internal registers using AXI4-Lite interface. The transmit and receive data interfaces use AXI4-Stream interface. This core optionally supports 2.5G Ethernet.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v7_0;d=pg138-axi-ethernet.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_ethernet_v7_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_ethernet_v7_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/High_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="tri_mode_eth_mac@2015.04">
				</LicenseKey>
				<LicenseKey value="eth_avb_endpoint@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_ethernet:6.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_ethernet:6.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_ethernet:6.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_ethernet:5.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_ethernet:4.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xilinx, Inc">
		</VendorDisplayName>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:jesd204:6.1">
		</VLNV>
		<DisplayName value="JESD204">
		</DisplayName>
		<Description value="The Xilinx JESD204 core is a fully tested Physical and Data Link Layer block designed to JEDEC JESD204B specifications. An example design and development scripts are provided to facilitate development of a full featured ADC or DAC interface design.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=jesd204;v=v6_1;d=pg066-jesd204.pdf">
		</ProductGuide>
		<VersionInfo value="doc/jesd204_v6_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="xilinx/jesd204_v6_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="xa7a(15|35|50|75|100|200)+t((cpg236)|(fgg484)|(csg325))-(1|2)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="xc7a\d+(t|ti)((cpg236)|(csg325)|(sbg484)|(fgg484)|(fbg484)|(fbv484)|(fbg676)|(fbv676)|(fgg676)|(ffg1156)|(ffv1156))-(1|2|3)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="xc7a\d+(tl)((cpg236)|(csg325)|(sbg484)|(fgg484)|(fbg484)|(fbv484)|(fbg676)|(fbv676)|(fgg676)|(ffg1156)|(ffv1156))-(1|2)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="xa7z(030)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="xq7a\d+t((cs325)|(fg484)|(rs484)|(rb484)|(rb676))-(1|2)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z((030)|(045)|(100))(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z((015)|(030)|(035)|(045)|(100))(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="jesd204@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com/jesd204">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:srio_gen2:4.0">
		</VLNV>
		<DisplayName value="Serial RapidIO Gen2">
		</DisplayName>
		<Description value="The Xilinx v4.0 Serial RapidIO Gen 2 Solution consists of Physical, Buffer and Logical Layer cores designed to the RapidIO v2.2 spec. Reference designs and development scripts are provided to support development of a customized, fully compliant system.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=srio_gen2;v=v4_0;d=pg007_srio_gen2.pdf">
		</ProductGuide>
		<VersionInfo value="doc/srio_gen2_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/srio_gen2_v4_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aartix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Standard_Bus_Interfaces/RapidIO">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="srio_phylog_io@2015.06">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:srio_gen2:3.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:srio_gen2:3.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:srio_gen2:3.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:srio_gen2:3.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com/rapidio/">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_smpte2022_56_tx:4.0">
		</VLNV>
		<DisplayName value="SMPTE2022-5/6 Video over IP Transmitter">
		</DisplayName>
		<Description value="The Xilinx LogiCORE IP SMPTE2022-5/6 Video over IP Transmitter is a module for broadcast applications that requires bridging between SMPTE video connectivity standards (SD/HD/ 3G-SDI) and 10 Gb/s networks. It is capable of mapping SD/HD/3G-SDI video streams into Ethernet packets and adding systematically generated redundant data.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_smpte2022_56_tx;v=v4_0;d=pg032_v_smpte2022_56_tx.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_smpte2022_56_tx_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/v_smpte2022_56_tx_v4_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<RegExpSupport status="Production" name="xa7z((030)|(035)|(045)|(100)).*">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z((030)|(035)|(045)|(100)).*">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z((030)|(035)|(045)|(100)).*">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_smpte2022_56_tx@2014.10">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_smpte2022_56_tx:2.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:emc_common:3.0">
		</VLNV>
		<DisplayName value="Emc Common">
		</DisplayName>
		<Description value="emc_common IP">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/emc_common_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_vfifo_ctrl:2.0">
		</VLNV>
		<DisplayName value="AXI Virtual FIFO Controller">
		</DisplayName>
		<Description value="The AXI Virtual FIFO Controller is a parameterizable number of multi channel FIFO.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vfifo_ctrl;v=v2_0;d=pg038_axi_vfifo_ctrl.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_vfifo_ctrl_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_vfifo_ctrl_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_vfifo_ctrl:1.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:gtwizard_ultrascale:1.5">
		</VLNV>
		<DisplayName value="UltraScale FPGAs Transceivers Wizard">
		</DisplayName>
		<Description value="The UltraScale FPGAs Transceivers Wizard provides a simple and robust method of configuring one or more serial transceivers. Start from scratch, or use a configuration preset to target an industry standard. The highly flexible Transceivers Wizard generates a customized IP core for the transceivers, configuration options, and enabled ports you&apos;ve selected, optionally including a variety of helper blocks to simplify common functionality. In addition, it can produce an example design for simple simulation and hardware usage demonstration.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gtwizard_ultrascale;v=v1_5;d=pg182-gtwizard-ultrascale.pdf">
		</ProductGuide>
		<VersionInfo value="doc/gtwizard_ultrascale_v1_5_changelog.txt">
		</VersionInfo>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="xilinx/gtwizard_ultrascale_v1_5/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/FPGA_Features_and_Design/IO_Interfaces">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:processing_system7:5.5">
		</VLNV>
		<DisplayName value="ZYNQ7 Processing System">
		</DisplayName>
		<Description value="Arm dual core SOC with Zynq fpga">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=processing_system7;v=v5_3;d=pg082-processing-system7.pdf">
		</ProductGuide>
		<VersionInfo value="doc/processing_system7_v5_5_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/processing_system7_v5_5/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Processor/">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:processing_system7:5.01">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:processing_system7:5.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:processing_system7:5.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:processing_system7:5.4">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:duc_ddc_compiler:3.0">
		</VLNV>
		<DisplayName value="DUC/DDC Compiler">
		</DisplayName>
		<Description value="Digital Up/Down Converters (DUC/DDC) are important components in the signal processing chains of many digital communications systems.  The Xilinx DUC/DDC Compiler LogiCORE provides users with means to rapidly implement these functions for a range of wireless interface standards based on system-level parameters.  The core implementation is delivered through the Xilinx Vivado IP Catalog, and is designed to take advantage of the advanced features of Xilinx FPGA devices.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=duc_ddc_compiler;v=v3_0;d=pg147-duc-ddc-compiler.pdf">
		</ProductGuide>
		<VersionInfo value="doc/duc_ddc_compiler_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/duc_ddc_compiler_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
			<Taxonomy value="/Digital_Signal_Processing/Filters">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:duc_ddc_compiler:1.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:duc_ddc_compiler:1.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:duc_ddc_compiler:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/duc_ddc_compiler_v3_0_changelog.txt" displayName="duc_ddc_compiler_v3_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:rs_decoder:9.0">
		</VLNV>
		<DisplayName value="Reed-Solomon Decoder">
		</DisplayName>
		<Description value="The Xilinx Reed-Solomon Decoder LogiCORE is a high speed, compact module that can be configured to implement many different Reed-Solomon coding standards. The core is fully synchronous, using a single clock, and supports continuous input data with no gap between code blocks. The core is parameterizable, allowing designers to control the symbol size, the code block length, the number of errors corrected, and the control signal behavior. The Decoder supports both error and erasure decoding. It is delivered through the Vivado IP Catalog and integrates seamlessly with the Xilinx design flow.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=rs_decoder;v=v9_0;d=pg107-rs-decoder.pdf">
		</ProductGuide>
		<VersionInfo value="doc/rs_decoder_v9_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/rs_decoder_v9_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="rs_decoder@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:rs_decoder:6.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:rs_decoder:7.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:rs_decoder:7.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:rs_decoder:8.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/rs_decoder_v9_0_changelog.txt" displayName="rs_decoder_v9_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_accum:3.0">
		</VLNV>
		<DisplayName value="BaseIP accumulator">
		</DisplayName>
		<Description value="XST xbip_accum_v3_0">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_accum_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Basic_Elements/Accumulators">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_accum:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_cfa:7.0">
		</VLNV>
		<DisplayName value="Color Filter Array Interpolation">
		</DisplayName>
		<Description value="The Xilinx LogiCORE Color Filter Array Interpolation Core reconstructs RGB data from color image sensors equipped with a Bayer Color Filter Array.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_cfa;v=v7_0;d=pg002_v_cfa.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_cfa_v7_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/v_cfa_v7_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_cfa@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_cfa:6.01.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xilinx, Inc.">
		</VendorDisplayName>
		<VendorURL value="http://www.xilinx.com/products/intellectual-property/EF-DI-CFA.htm">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:c_accum:12.0">
		</VLNV>
		<DisplayName value="Accumulator">
		</DisplayName>
		<Description value="The Xilinx LogiCORE Accumulator can generate adder- subtractor- and adder/subtractor-based accumulators operating on signed or unsigned input. Inputs range from 1 to 256 bits wide, and outputs, from 1 to 258 bits.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_accum;v=v12_0;d=pg119-c-accum.pdf">
		</ProductGuide>
		<VersionInfo value="doc/c_accum_v12_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/c_accum_v12_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Basic_Elements/Accumulators">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:c_accum:9.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_accum:9.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_accum:10.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_accum:11.0">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/c_accum_v12_0_changelog.txt" displayName="c_accum_v12_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_hwicap:3.0">
		</VLNV>
		<DisplayName value="AXI HWICAP">
		</DisplayName>
		<Description value="This core enables an embedded microprocessor, such as the MicroBlaze processor, to read and write the Field Programmable Gate Array (FPGA) configuration memory through the Internal Configuration Access Port (ICAPE2).">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_hwicap;v=v3_0;d=pg134-axi-hwicap.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_hwicap_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="9">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_hwicap_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_hwicap:2.03.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_hwicap:2.02.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:aurora_8b10b:11.0">
		</VLNV>
		<DisplayName value="Aurora 8B10B">
		</DisplayName>
		<Description value="Customizable multi-lane gigabit serial link implementing the Aurora 8B10B protocol">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=aurora_8b10b;v=v11_0;d=pg046-aurora-8b10b.pdf">
		</ProductGuide>
		<VersionInfo value="doc/aurora_8b10b_v11_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/aurora_8b10b_v11_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="xa7a(15|35|50)(tcpg|tcsg325)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a(75|100)tfgg(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="xc7a200t(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50)(tcpg|tcsg325)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50)(ticpg|ticsg325)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50|75|100)tfgg(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50|75|100)tifgg(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="xc7a200t(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50)(tlcpg|tlcsg325)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50|75|100)tlfg(.*)">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="xa7z030(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="xq7a(50|100tfg|200)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z(030|045|100)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z(015|030|035|045|100)(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Serial_Interfaces">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:aurora_8b10b:8.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_8b10b:8.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_8b10b:8.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_8b10b:9.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_8b10b:9.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_8b10b:9.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_8b10b:10.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_8b10b:10.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_8b10b:10.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_8b10b:10.3">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:vio:3.0">
		</VLNV>
		<DisplayName value="VIO (Virtual Input/Output)">
		</DisplayName>
		<Description value="The Virtual Input/Output (VIO) core is a customizable core that can both monitor and drive internal FPGA signals in real time. The number and width of the input and output ports are customizable in size to interface with the FPGA design. Because the VIO core is synchronous to the design being monitored and/or driven, all design clock constraints that are applied to your design are also applied to the components inside the VIO core. Run-time interaction with this core requires the use of the Vivado logic analyzer feature.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=vio;v=v3_0;d=pg159-vio.pdf">
		</ProductGuide>
		<VersionInfo value="doc/vio_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/vio_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Debug_&amp;_Verification/Debug">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:vio:2.0">
			</Upgrade>
		</UpgradesFrom>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:tri_mode_ethernet_mac:9.0">
		</VLNV>
		<DisplayName value="Tri Mode Ethernet MAC">
		</DisplayName>
		<Description value="The TEMAC Block LogiCORE(TM) is designed to the IEEE 802.3-2008 standard specification and supports full/half duplex operation at 10/100/1000Mbps speeds and a full duplex only operation at 2.5Gbps. In addition, it provides support for VLAN and JUMBO frames, as well as network management options such as statistics gathering and flow control. The core can be configured and monitored through an AXI interface, providing users with the flexibility to select the processor best suited to their specific application.  The standalone core provides either a Gigabit Media Independent Interface (GMII) or a Reduced Gigabit Media Independent Interface (RGMII), both of which can carry Ethernet traffic at all three speeds and are suitable for connection to all industry standard PHYs of all media types.  In addition, the core seamlessly interfaces to the Ethernet 1000BASE-X PCS/PMA or SGMII LogiCORE which can provide a Serial-GMII (SGMII) or can alternatively extend the functionality of the core to provide a 1000BASE-X PCS/PMA (1Gb/s and 2.5Gb/s Optical PHY Standard) creating a complete Gig/2.5GigE MAC core solution.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=tri_mode_ethernet_mac;v=v9_0;d=pg051-tri-mode-eth-mac.pdf">
		</ProductGuide>
		<VersionInfo value="doc/tri_mode_ethernet_mac_v9_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/tri_mode_ethernet_mac_v9_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="tri_mode_eth_mac@2015.04">
				</LicenseKey>
				<LicenseKey value="eth_avb_endpoint@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:tri_mode_eth_mac:5.5">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_cdma:4.1">
		</VLNV>
		<DisplayName value="AXI Central Direct Memory Access">
		</DisplayName>
		<Description value="The AXI CDMA provides high-bandwidth direct memory access (DMA) between a memory mapped source address and a memory mapped destination address using the AXI4 protocol. An optional Scatter Gather (SG) feature can be used to offload control and sequencing tasks from the System CPU. Initialization, status, and control registers are accessed through an AXI4-Lite slave interface.
">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_cdma;v=v4_1;d=pg034-axi-cdma.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_cdma_v4_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_cdma_v4_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure/DMA">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_cdma:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_cdma:3.04.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_cdma:3.03.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_cdma:3.02.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_infrastructure:1.1">
		</VLNV>
		<DisplayName value="AXI Infrastructure Utility Library">
		</DisplayName>
		<Description value="AXI Infrastructure Utility Library">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_infrastructure_v1_1/component.xml">
		</ComponentPath>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:c_compare:12.0">
		</VLNV>
		<DisplayName value="Comparator">
		</DisplayName>
		<Description value="The Xilinx LogiCORE Comparator is used to create one of the following comparison logic functions of parameters A and B, equal, not equal, greater, lesser, greater or equal, lesser or equal">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/c_compare_v12_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:c_compare:11.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:gig_ethernet_pcs_pma:15.0">
		</VLNV>
		<DisplayName value="1G/2.5G Ethernet PCS/PMA or SGMII">
		</DisplayName>
		<Description value="The 1G/2.5G Ethernet PCS/PMA or SGMII LogiCORE(TM) provides the functionality to implement one of two different specifications: firstly the IEEE 802.3 1000BASE-X specification; secondly the Serial-GMII (SGMII) specification which is closely based on 1000BASE-X.  The core provides a choice of physical interface options: a Ten-Bit-Interface (TBI) for connection to an external SERDES; high speed serial functionality using the device specific transceivers in Virtex-7, Kintex-7 and Artix-7; SGMII standard only - LVDS using SelectIO in Kintex-7 devices -2 speed grade and faster.  All options provide up to 1/2.5 gigabit per second total bandwidth.  When perfoming the SGMII standard, the core can carry Ethernet traffic up to 1/2.5 gigabit per second total bandwidth; this is inclusive of 10Mbps, 100Mbps, 1Gbps and 2.5Gbps Ethernet speeds.  The core is designed to interface to the LogiCORE Tri-Mode Ethernet MAC or Zynq Processor subsystem from Xilinx to provide a complete solution.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gig_ethernet_pcs_pma;v=v15_0;d=pg047-gig-eth-pcs-pma.pdf">
		</ProductGuide>
		<VersionInfo value="doc/gig_ethernet_pcs_pma_v15_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/gig_ethernet_pcs_pma_v15_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:gig_ethernet_pcs_pma:14.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gig_ethernet_pcs_pma:14.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gig_ethernet_pcs_pma:14.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gig_ethernet_pcs_pma:14.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gig_ethernet_pcs_pma:13.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gig_ethernet_pcs_pma:12.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gig_ethernet_pcs_pma:11.5">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gig_ethernet_pcs_pma:11.4">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:jesd204_phy:2.0">
		</VLNV>
		<DisplayName value="JESD204 PHY">
		</DisplayName>
		<Description value="The Xilinx JESD204 PHY core implements a Physical Layer interface to simplify the instantiation of the GTXE2, GTHE2, GTPE2 and GTHE3 transceivers when used with the JESD204 core.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=jesd204_phy;v=v2_0;d=pg198-jesd204-phy.pdf">
		</ProductGuide>
		<VersionInfo value="doc/jesd204_phy_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/jesd204_phy_v2_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="xa7a(15|35|50|75|100|200)+t((cpg236)|(fgg484)|(csg325))-(1|2)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="xc7a\d+(t|ti)((cpg236)|(csg325)|(sbg484)|(fgg484)|(fbg484)|(fbv484)|(fbg676)|(fbv676)|(fgg676)|(ffg1156)|(ffv1156))-(1|2|3)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="xc7a\d+(tl)((cpg236)|(csg325)|(sbg484)|(fgg484)|(fbg484)|(fbv484)|(fbg676)|(fbv676)|(fgg676)|(ffg1156)|(ffv1156))-(1|2)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="xa7z(030)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="xq7a\d+t((cs325)|(fg484)|(rs484)|(rb484)|(rb676))-(1|2)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z((030)|(045)|(100))(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z((015)|(030)|(035)|(045)|(100))(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:cmpy:6.0">
		</VLNV>
		<DisplayName value="Complex Multiplier">
		</DisplayName>
		<Description value="Complex multiplication is a basic DSP operation.  All operands, as well as the results, are represented as signed two&apos;s-complement data. Operand widths and result widths are parameterizable.  Operand widths up to 63 bits are supported.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cmpy;v=v6_0;d=pg104-cmpy.pdf">
		</ProductGuide>
		<VersionInfo value="doc/cmpy_v6_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/cmpy_v6_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Math_Functions/Multipliers">
			</Taxonomy>
			<Taxonomy value="/Digital_Signal_Processing/Building_Blocks">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:cmpy:3.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cmpy:3.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cmpy:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cmpy:5.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/cmpy_v6_0_changelog.txt" displayName="cmpy_v6_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ahblite_axi_bridge:3.0">
		</VLNV>
		<DisplayName value="AHB-Lite to AXI Bridge">
		</DisplayName>
		<Description value="Connects AXI slave with AHB-Lite masters">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ahblite_axi_bridge;v=v3_0;d=pg176-ahblite-axi-bridge.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ahblite_axi_bridge_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/ahblite_axi_bridge_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure/Interconnect">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:ahblite_axi_bridge:1.00.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:ahblite_axi_bridge:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:ahblite_axi_bridge:2.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ibert_7series_gtx:3.0">
		</VLNV>
		<DisplayName value="IBERT 7 Series GTX">
		</DisplayName>
		<Description value="The IBERT 7 Series GTX core is customizable and designed for evaluating and monitoring 7 Series FPGA GTX transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, and access to ports and the dynamic reconfiguration port attributes of the GTX transceivers. Communication logic is also included to allow the design to be run-time accessible through Joint Test Action Group (JTAG). Run-time interaction with this core requires the use of the Vivado serial I/O analyzer feature.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ibert_7series_gtx;v=v3_0;d=pg132-ibert-7series-gtx.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ibert_7series_gtx_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="9">
		</CoreRevision>
		<ComponentPath value="xilinx/ibert_7series_gtx_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<RegExpSupport status="Production" name="xa7z030fbg484-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7z030fbg484-1Q">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<RegExpSupport status="Production" name="xq7v585trf1157-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7v585trf1157-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7v585trf1157-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7v585trf1157-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7v585trf1761-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7v585trf1761-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7v585trf1761-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7v585trf1761-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx485trf1761-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx485trf1761-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx485trf1761-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx485trf1761-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx485trf1930-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx485trf1930-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx485trf1930-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx485trf1930-2L">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z030rb484-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z030rb484-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z030rb484-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z030rf676-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z030rf676-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z030rf676-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z045rf676-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z045rf676-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z045rf676-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z045rf900-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z045rf900-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z045rf900-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z045rfg676-1QL">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z100rf1156-1I">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Production" name="xc7v585tffg1157-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v585tffg1157-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v585tffg1157-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v585tffg1157-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v585tffg1761-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v585tffg1761-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v585tffg1761-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v585tffg1761-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v2000tfhg1761-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v2000tfhg1761-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v2000tfhg1761-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v2000tfhg1761-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v2000tflg1925-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v2000tflg1925-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v2000tflg1925-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7v2000tflg1925-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1157-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1157-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1157-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1157-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1158-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1158-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1158-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1158-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1761-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1761-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1761-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1761-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1927-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1927-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1927-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1927-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1930-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1930-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1930-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx485tffg1930-3">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xa7z030fbv484-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7z030fbv484-1Q">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbg484-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbg484-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbg484-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbg676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbg676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbg676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbv484-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbv484-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbv484-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbv676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbv676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030fbv676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030ffg676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030ffg676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030ffg676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030ffv676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030ffv676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030ffv676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030ifbg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030ifbg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030ifbv484-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030ifbv676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030iffg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030iffv676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030isbg485-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030sbg485-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030sbg485-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z030sbg485-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035fbg676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035fbg676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035fbg676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035fbv676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035fbv676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035fbv676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffg676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffg676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffg676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffg900-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffg900-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffg900-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffv676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffv676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffv676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffv900-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffv900-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ffv900-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ifbg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035ifbv676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035iffg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035iffg900-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035iffv676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z035iffv900-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045fbg676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045fbg676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045fbg676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045fbv676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045fbv676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045fbv676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffg676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffg676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffg676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffg900-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffg900-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffg900-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffv676-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffv676-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffv676-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffv900-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffv900-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ffv900-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ifbg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045ifbv676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045iffg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045iffg900-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045iffv676-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z045iffv900-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100ffg900-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100ffg900-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100ffg1156-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100ffg1156-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100ffv900-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100ffv900-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100ffv1156-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100ffv1156-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100iffg900-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100iffg1156-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100iffv900-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z100iffv1156-2L">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Debug_&amp;_Verification/Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lmb_v10:3.0">
		</VLNV>
		<DisplayName value="Local Memory Bus (LMB) 1.0">
		</DisplayName>
		<Description value="The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf">
		</ProductGuide>
		<VersionInfo value="doc/lmb_v10_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/lmb_v10_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Memory and Memory Controller">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:lmb_v10:2.00.b">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf" displayName="ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf" fileType="PDF file">
			</Document>
			<Document value="doc/lmb_v10_v3_0_changelog.txt" displayName="lmb_v10_v3_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lte_dl_channel_encoder:3.0">
		</VLNV>
		<DisplayName value="LTE DL Channel Encoder">
		</DisplayName>
		<Description value="The LTE DL Channel Encoder core provides designers with an LTE Downlink Channel Encoding block for the 3GPP TS 36.212 v9.0.0 Multiplexing and channel coding specification.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lte_dl_channel_encoder;v=v3_0;d=pb019-lte-dl-channel-encoder.pdf">
		</ProductGuide>
		<VersionInfo value="doc/lte_dl_channel_encoder_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/lte_dl_channel_encoder_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="lte_dl_channel_encoder@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:lte_dl_channel_encoder:2.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:lte_dl_channel_encoder:2.2">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/lte_dl_channel_encoder_v3_0_changelog.txt" displayName="lte_dl_channel_encoder_v3_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_scaler:8.1">
		</VLNV>
		<DisplayName value="Video Scaler">
		</DisplayName>
		<Description value="The Xilinx Video Scaler LogicCORE is spatially scales video streams in real time. It supports all SD and HD resolutions.  It is implemented as a polyphase filter that supports 2-12 H/V taps with programmable coefficients.  The user may select either a parameterizable dynamically-configurable AXI4-Lite netlist or a Constant interface netlist. The AXI4-Lite core enables a microprocessor or external state-machine to program scaler parameters and load coefficient sets in real time.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_scaler;v=v8_1;d=pg009_v_scaler.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_scaler_v8_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/v_scaler_v8_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_scaler@2013.06">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_scaler:7.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_scaler:8.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:proc_sys_reset:5.0">
		</VLNV>
		<DisplayName value="Processor System Reset">
		</DisplayName>
		<Description value="Processor Reset System">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf">
		</ProductGuide>
		<VersionInfo value="doc/proc_sys_reset_v5_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/proc_sys_reset_v5_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/Clock_&amp;_Reset">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:proc_sys_reset:4.00.a">
			</Upgrade>
		</UpgradesFrom>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lib_fifo:1.0">
		</VLNV>
		<DisplayName value="lib_fifo">
		</DisplayName>
		<Description value="helper library">
		</Description>
		<VersionInfo value="doc/lib_fifo_v1_0_changelog.txt">
		</VersionInfo>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="xilinx/lib_fifo_v1_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:aurora_64b66b:10.0">
		</VLNV>
		<DisplayName value="Aurora 64B66B">
		</DisplayName>
		<Description value="This is Aurora 64B66B V10.0 core.Customizable multi-lane gigabit serial link implementing the Aurora 64B/66B protocol">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=aurora_64b66b;v=v10_0;d=pg074-aurora-64b66b.pdf">
		</ProductGuide>
		<VersionInfo value="doc/aurora_64b66b_v10_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/aurora_64b66b_v10_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<RegExpSupport status="Production" name="xa7z030(fbg484|fbv484)(-(1I|1Q))">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z(030(rb484|rf676)(-(2I|1I|1Q)))">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z(045(rf676|rfg676|rf900)(-(2I|1I|1Q|1QL)))">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z(100(rf1156)(-(1I)))">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z(030(fbg484|fbv484|sbg485|fbg676|fbv676|ffg676|ffv676)(-(1|2|3)))">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z(030i(fbg484|fbv484|sbg485|fbg676|fbv676|ffg676|ffv676)(-2L))">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z(100(ffg1156|ffv1156|ffg900|ffv900)(-(1|2)))">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z(100i(ffg1156|ffv1156|ffg900|ffv900)(-2L))">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z((035i|045i)(fbg676|fbv676|ffg676|ffv676|ffg900|ffv900)(-2L))">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z((035|045)(fbg676|fbv676|ffg676|ffv676|ffg900|ffv900)(-(1|2|3)))">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Serial_Interfaces">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:aurora_64b66b:9.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_64b66b:9.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_64b66b:9.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_64b66b:9.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_64b66b:8.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_64b66b:8.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_64b66b:7.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_64b66b:7.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:aurora_64b66b:7.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ila:5.1">
		</VLNV>
		<DisplayName value="ILA (Integrated Logic Analyzer)">
		</DisplayName>
		<Description value="The Integrated Logic Analyzer (ILA) core is a customizable logic analyzer core that can be used to monitor any internal signal of your design. The ILA core includes many advanced features of modern logic analyzers, including Boolean trigger equations, customizable data capture buffer depth, and optional trigger input/output ports.  Because the ILA core is synchronous to the design being monitored, all design clock constraints that are applied to your design are also applied to the components inside the ILA core. Run-time interaction with this core requires the use of the Vivado logic analyzer feature.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ila;v=v5_1;d=pg172-ila.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ila_v5_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/ila_v5_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Debug_&amp;_Verification/Debug">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:ila:2.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:ila:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ecc:2.0">
		</VLNV>
		<DisplayName value="ECC">
		</DisplayName>
		<Description value="ECC IP implements Hamming or HSIAO encoder decoder function for varying data widths">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ecc;v=v2_0;d=pg092-ecc.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ecc_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/ecc_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Memories_&amp;_Storage_Elements">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:ecc:1.1">
			</Upgrade>
		</UpgradesFrom>
		<VendorDisplayName value="Xilinx Inc">
		</VendorDisplayName>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_tpg:6.0">
		</VLNV>
		<DisplayName value="Test Pattern Generator">
		</DisplayName>
		<Description value="The Xilinx Video Test Pattern Generator creates test-patterns that are useful in the development of video IP blocks. The patterns may also be used in-system for display p urposes.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tpg;v=v6_0;d=pg103-v-tpg.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_tpg_v6_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/v_tpg_v6_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_tpg:5.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xilinx, Inc.">
		</VendorDisplayName>
		<VendorURL value="http://www.xilinx.com/products/intellectual-property/tpg.htm">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:prc:1.0">
		</VLNV>
		<DisplayName value="Partial Reconfiguration Controller">
		</DisplayName>
		<Description value="The Partial Reconfiguration Controller provides a hardware block to manage the loading and removal of Reconfigurable Modules via the ICAP port">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=prc;v=v1_0;d=pg193-partial-reconfiguration-controller.pdf">
		</ProductGuide>
		<VersionInfo value="doc/prc_v1_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/prc_v1_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Partial Reconfiguration">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:prc:0.0">
			</Upgrade>
		</UpgradesFrom>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_multadd:3.0">
		</VLNV>
		<DisplayName value="Multiply Adder">
		</DisplayName>
		<Description value="The Xilinx LogiCORE Multiply Adder generates a multiply-add function implemented in Xtreme DSP(TM) slices. User options allow you to specify the wordlengths of the inputs and output.  Optimal pipelining for maximum speed and no pipelining are available.">
		</Description>
		<Datasheet value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xbip_multadd;v=v3_0;d=xbip_multadd_ds717.pdf">
		</Datasheet>
		<VersionInfo value="doc/xbip_multadd_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_multadd_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/BaseIP/">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_multadd:1.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xbip_multadd:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/xbip_multadd_v3_0_changelog.txt" displayName="xbip_multadd_v3_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_pcie:2.6">
		</VLNV>
		<DisplayName value="AXI Memory Mapped To PCI Express">
		</DisplayName>
		<Description value="The Advanced eXtensible Interface (AXI) Root Port/Endpoint (RP/EP) Bridge for PCI Express is an interface between the AXI4 and PCI Express">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_pcie;v=v2_6;d=pg055-axi-bridge-pcie.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_pcie_v2_6_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_pcie_v2_6/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="(.*)(7a(100t|75t|35t|50t))(fgg484|cpg236|csg325)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="(.*)(7a(35t|35ti|50t|50ti|75t|75ti|100t|100ti|200t|200ti))(fgg484|fbg484|fgg676|fbg676|ffg1156|sbg484|cpg236|csg325|ffv1156|fbv484|fbv676)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="(.*)(7a(35tl|50tl|75tl|100tl|200tl))(fgg484|fbg484|fgg676|fbg676|ffg1156|sbg484|cpg236|csg325)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="(.*)(7(z030))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<RegExpSupport status="Production" name="(.*)(7k(70t|160t|325t|355t|410t|420t|480t))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7l">
				<RegExpSupport status="Production" name="(.*)(7k(160tl|325tl|410tl|480tl|70tl|355tl|420tl))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="(.*)(7a(50t|100t|200t))(cs325|fg484|rb484|rb676|rs484)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<RegExpSupport status="Production" name="(.*)(7k(325t|410t))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7l">
				<RegExpSupport status="Production" name="(.*)(7k(325tl|410tl))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qvirtex7">
				<RegExpSupport status="Production" name="(.*)(7(vx485t|v585t))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="(.*)(7(z030|z045|z100))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Production" name="(.*)(7(vx485t|v2000t|v585t))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="(.*)(7(z015))(.*)-(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="(.*)(7(z030|z035|z045|z100))(.*)-(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Standard_Bus_Interfaces/PCI_Express">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_pcie:1.05.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_pcie:1.06.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_pcie:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_pcie:2.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_pcie:2.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_pcie:2.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_pcie:2.4">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_pcie:2.5">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_datamover:5.1">
		</VLNV>
		<DisplayName value="AXI DataMover">
		</DisplayName>
		<Description value="AXI DataMover is a soft Xilinx IP core used as a building block for scalable DMA functions. It provides the basic AXI4 Memory Map Read to AXI4-Stream and AXI4-Stream to AXI4 Memory Map Write data transport and protocol conversion. It supports Synchronous/Asynchronous clocking for Command/Status interface. Supports Memory Map and Stream side data widht up to 1024 bits and Memory Map address width up to 64-bit. AXI Datamover core also provide optional Data Realignment Engine (DRE) upto 64-bit of stream data width, General purpose Store and Forward unit, Interminate BTT mode.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_datamover;v=v5_1;d=pg022_axi_datamover.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_datamover_v5_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_datamover_v5_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure/DMA">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_datamover:5.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_datamover:4.02.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_datamover:3.00.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_interconnect:2.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Interconnect">
		</DisplayName>
		<Description value="The AXIS Interconnect IP connects one or more AXI4-Stream master devices to one or more AXI4-Stream slave devices">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_interconnect_v2_1_changelog.txt">
		</VersionInfo>
		<SupportsAppCore value="true">
		</SupportsAppCore>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_interconnect_v2_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_interconnect:2.0">
			</Upgrade>
		</UpgradesFrom>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_ethernet_clock:2.0">
		</VLNV>
		<DisplayName value="AXI Ethernet Clocking">
		</DisplayName>
		<Description value="clock design for axi ethernet">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v5_0;d=pg138-axi-ethernet.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_ethernet_clock_v2_0_changelog.txt">
		</VersionInfo>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_ethernet_clock_v2_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_ethernet_clock:1.0">
			</Upgrade>
		</UpgradesFrom>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
		<DesignToolContexts>
			<DesignTool value="AppcoreSubcore">
			</DesignTool>
			<DesignTool value="Vivado">
			</DesignTool>
			<DesignTool value="IPI">
			</DesignTool>
			<DesignTool value="Sysgen">
			</DesignTool>
		</DesignToolContexts>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_uart16550:2.0">
		</VLNV>
		<DisplayName value="AXI UART16550">
		</DisplayName>
		<Description value="The AXI Universal Asynchronous Receiver Transmitter (UART) 16550 connects to the AMBA® (Advance Microcontroller Bus Architecture) AXI (Advanced eXtensible Interface) and provides the controller interface for asynchronous serial data transfer">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uart16550;v=v2_0;d=pg143-axi-uart16550.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_uart16550_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_uart16550_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_uart16550:1.01.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_iic:2.0">
		</VLNV>
		<DisplayName value="AXI IIC">
		</DisplayName>
		<Description value="AXI IIC controller">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v2_0;d=pg090-axi-iic.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_iic_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_iic_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_iic:1.02.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:c_shift_ram:12.0">
		</VLNV>
		<DisplayName value="RAM-based Shift Register">
		</DisplayName>
		<Description value="The Xilinx LogiCORE RAM-based Shift Register generates fast, compact FIFO-style registers, delay lines or time-skew buffers up to 256 bits wide and up to 1024 words deep using Select RAM in SRL16 or SRLC32 mode. User options allow you to create either fixed-length or variable-length shift registers, as well as to specify output register capability with clock enable and synchronous controls.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf">
		</ProductGuide>
		<VersionInfo value="doc/c_shift_ram_v12_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/c_shift_ram_v12_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Basic_Elements/Registers,_Shifters_&amp;_Pipelining">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:c_shift_ram:8.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_shift_ram:9.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_shift_ram:9.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_shift_ram:10.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_shift_ram:11.0">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/c_shift_ram_v12_0_changelog.txt" displayName="c_shift_ram_v12_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:div_gen:5.1">
		</VLNV>
		<DisplayName value="Divider Generator">
		</DisplayName>
		<Description value="This core provides division using one of three algorithms. The LUT-Mult algorithm is suitable for very small operands. The Radix-2 algorithm provides a solution suitable for small to medium operand division, and High Radix algorithm provides a solution based upon XtremeDSP slices and so is well suited to larger operands (that is, above about 16 bits wide).">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=div_gen;v=v5_1;d=pg151-div-gen.pdf">
		</ProductGuide>
		<VersionInfo value="doc/div_gen_v5_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/div_gen_v5_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Math_Functions/Dividers">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:div_gen:3.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:div_gen:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:div_gen:5.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/div_gen_v5_1_changelog.txt" displayName="div_gen_v5_1_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_deinterlacer:4.0">
		</VLNV>
		<DisplayName value="Video Deinterlacer">
		</DisplayName>
		<Description value="Video Deinterlacer">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_deinterlacer;v=v4_0;d=pg017_v_deinterlacer.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_deinterlacer_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/v_deinterlacer_v4_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_deinterlacer@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_deinterlacer:2.00.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_deinterlacer:3.00.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_bram_ctrl:4.0">
		</VLNV>
		<DisplayName value="AXI BRAM Controller">
		</DisplayName>
		<Description value="The AXI Block RAM (BRAM) Controller is a soft IP core. The core is designed as an AXI Endpoint slave IP for integration with the AXI interconnect and system master devices to communicate to local block RAM. The core supports both single and burst transactions to the block RAM and is optimized for performance.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_bram_ctrl_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_bram_ctrl_v4_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Memory and Memory Controller">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_bram_ctrl:2.00.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
		<Documents>
			<Document value="doc/change_log_handwritten.html" displayName="change_log_handwritten.html" fileType="HTML file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_smpte2022_12_tx:2.0">
		</VLNV>
		<DisplayName value="SMPTE 2022-1/2 Video over IP Transmitter">
		</DisplayName>
		<Description value="The Xilinx LogiCORE IP SMPTE 2022-1/2 Video over IP Transmitter is a module for broadcast applications that requires bridging between SMPTE video connectivity standard (ASI) and 1 Gb/s networks. It is capable of mapping transport streams into Ethernet packets and adding systematically generated redundant data.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_smpte2022_12_tx;v=v2_0;d=pg180-v-smpte2022-12-tx.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_smpte2022_12_tx_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="xilinx/v_smpte2022_12_tx_v2_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_smpte2022_12_tx@2014.10">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_intc:4.1">
		</VLNV>
		<DisplayName value="AXI Interrupt Controller">
		</DisplayName>
		<Description value="The LogiCORE IP AXI Interrupt Controller (AXI INTC) core concentrates multiple interrupt inputs from peripheral devices to a single interrupt output to the system processor.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_intc_v4_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_intc_v4_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_intc:2.00.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_intc:3.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_intc:3.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_intc:4.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:tcc_decoder_3gppmm:2.0">
		</VLNV>
		<DisplayName value="3GPP Mixed Mode Turbo Decoder">
		</DisplayName>
		<Description value="The Turbo Decoder IP core from Xilinx is a high-performance, compact Turbo Decoder which meets both the 3GPP LTE and UMTS specifications. The core is delivered through the Vivado IP Catalog and integrates seamlessly with the Xilinx design flow.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=tcc_decoder_3gppmm;v=v2_0;d=pb009_tcc_decoder_3gppmm.pdf">
		</ProductGuide>
		<VersionInfo value="doc/tcc_decoder_3gppmm_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/tcc_decoder_3gppmm_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="tcc_decoder_3gppmm@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="false">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:tcc_decoder_3gppmm:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/tcc_decoder_3gppmm_v2_0_changelog.txt" displayName="tcc_decoder_3gppmm_v2_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:cic_compiler:4.0">
		</VLNV>
		<DisplayName value="CIC Compiler">
		</DisplayName>
		<Description value="The Xilinx CIC Compiler LogiCORE is a module for design and implementation of Cascaded Integrator-Comb (CIC) filters for a variety of Xilinx FPGA devices">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cic_compiler;v=v4_0;d=pg140-cic-compiler.pdf">
		</ProductGuide>
		<VersionInfo value="doc/cic_compiler_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/cic_compiler_v4_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Digital_Signal_Processing/Filters">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:cic_compiler:1.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cic_compiler:1.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cic_compiler:1.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cic_compiler:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cic_compiler:3.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/cic_compiler_v4_0_changelog.txt" displayName="cic_compiler_v4_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:rs_encoder:9.0">
		</VLNV>
		<DisplayName value="Reed-Solomon Encoder">
		</DisplayName>
		<Description value="The Xilinx Reed-Solomon Encoder LogiCORE is a high speed, compact module that can be configured to implement many different Reed-Solomon coding standards. The core is fully synchronous, using a single clock, and supports continuous input data with no gap between code blocks. The core is parameterizable, allowing designers to control the symbol width and the code block length. The module supports shortened codes and any primitive field polynomial for a given symbol width. The core is delivered through the Vivado IP Catalog and integrates seamlessly with the Xilinx design flow.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=rs_encoder;v=v9_0;d=pg025_rs_encoder.pdf">
		</ProductGuide>
		<VersionInfo value="doc/rs_encoder_v9_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/rs_encoder_v9_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="rs_encoder@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:rs_encoder:7.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:rs_encoder:7.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:rs_encoder:8.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/rs_encoder_v9_0_changelog.txt" displayName="rs_encoder_v9_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:system_management_wiz:1.2">
		</VLNV>
		<DisplayName value="System Management Wizard">
		</DisplayName>
		<Description value="The  System Management Wizard generates an HDL wrapper to configure UltraScale FPGA SYSMON primitive for user-specified channels and alarms.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=system_management_wiz;v=v1_2;d=pg185-system-management-wiz.pdf">
		</ProductGuide>
		<VersionInfo value="doc/system_management_wiz_v1_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/system_management_wiz_v1_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/FPGA_Features_and_Design/System Management">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:system_management_wiz:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:viterbi:9.1">
		</VLNV>
		<DisplayName value="Viterbi Decoder">
		</DisplayName>
		<Description value="The Xilinx Viterbi Decoder is fully synchronous, using a single clock. Options include parameterizable constraint length, convolutional codes and traceback length. Various architectures are available including parallel, serial, multi-channel and dual decoding.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=viterbi;v=v9_1;d=pg027_viterbi_decoder.pdf">
		</ProductGuide>
		<VersionInfo value="doc/viterbi_v9_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/viterbi_v9_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="viterbi@2014.10">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:viterbi:6.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:viterbi:7.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:viterbi:8.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/viterbi_v9_1_changelog.txt" displayName="viterbi_v9_1_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_dsp48_wrapper:3.0">
		</VLNV>
		<DisplayName value="DSP48 wrapper usecase">
		</DisplayName>
		<Description value="Helper core for DSP48-based usecases">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_dsp48_wrapper_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_dsp48_wrapper:2.1">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_dsp48_multacc:3.0">
		</VLNV>
		<DisplayName value="DSP48 MultAcc usecase">
		</DisplayName>
		<Description value="Usecase for a DSP48-based multacc">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_dsp48_multacc_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_dsp48_multacc:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:convolution:9.0">
		</VLNV>
		<DisplayName value="Convolution Encoder">
		</DisplayName>
		<Description value="The Convolutional Encoder LogiCORE from Xilinx is a high-speed, compact convolutional encoder with a puncturing option. The Convolutional Encoder core is parameterizable, allowing the designer to control the constraint length and the type of convolutional and puncture code. The core is delivered through the Xilinx Vivado IP Catalog and integrates seamlessly with the Xilinx design flow.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=convolution;v=v9_0;d=pg026_convolution.pdf">
		</ProductGuide>
		<VersionInfo value="doc/convolution_v9_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/convolution_v9_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:convolution:6.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:convolution:7.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:convolution:8.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/convolution_v9_0_changelog.txt" displayName="convolution_v9_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:cordic:6.0">
		</VLNV>
		<DisplayName value="CORDIC">
		</DisplayName>
		<Description value="The Xilinx CORDIC LogiCORE is a module for generation of the generalized coordinate rotational digital computer (CORDIC) algorithm which iteratively solves trigonometric, hyperbolic and square root equations. The core is fully synchronous using a single clock and has AXI4 Stream compliant interfaces. Options include parameterizable data width. The core supports either serial architecture for minimal area implementations, or parallel architecture for speed optimization. The core is delivered through the Xilinx Vivado IP Catalog and integrates seamlessly with the Xilinx design flow.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf">
		</ProductGuide>
		<VersionInfo value="doc/cordic_v6_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/cordic_v6_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Math_Functions/Trig_Functions">
			</Taxonomy>
			<Taxonomy value="/Digital_Signal_Processing/Building_Blocks">
			</Taxonomy>
			<Taxonomy value="/Math_Functions/CORDIC">
			</Taxonomy>
			<Taxonomy value="/Math_Functions/Square_Root">
			</Taxonomy>
			<Taxonomy value="/Math_Functions/Conversions">
			</Taxonomy>
			<Taxonomy value="/Digital_Signal_Processing/Trig_Functions">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:cordic:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:cordic:5.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/cordic_v6_0_changelog.txt" displayName="cordic_v6_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_timer:2.0">
		</VLNV>
		<DisplayName value="AXI Timer">
		</DisplayName>
		<Description value="The AXI Timer/Counter is a 32/64-bit timer module that attaches to the AXI4-Lite interface">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v2_0;d=pg079-axi-timer.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_timer_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_timer_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_timer:1.03.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:microblaze:9.5">
		</VLNV>
		<DisplayName value="MicroBlaze">
		</DisplayName>
		<Description value="The MicroBlaze 32 bit soft processor core, providing an instruction set optimized for embedded applications with many user-configurable options. MicroBlaze has many advanced architecture features like Instruction and Data-side cache with AXI interfaces, Floating-Point unit (FPU), Memory Management Unit (MMU), and fault tolerance support.
It is highly recommended to create MicroBlaze systems within Vivado IP Integrator, to enable export to the Xilinx Software Development Kit (SDK) for software development.
">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2015.1;d=ug984-vivado-microblaze-ref.pdf">
		</ProductGuide>
		<VersionInfo value="doc/microblaze_v9_5_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/microblaze_v9_5/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Processor">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:microblaze:8.40.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze:8.40.b">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze:9.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze:9.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze:9.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze:9.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:microblaze:9.4">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2015.1;d=ug984-vivado-microblaze-ref.pdf" displayName="rdoc?v=2015.1;d=ug984-vivado-microblaze-ref.pdf" fileType="PDF file">
			</Document>
			<Document value="doc/microblaze_v9_5_changelog.txt" displayName="microblaze_v9_5_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lib_pkg:1.0">
		</VLNV>
		<DisplayName value="lib_pkg">
		</DisplayName>
		<Description value="helper library">
		</Description>
		<VersionInfo value="doc/lib_pkg_v1_0_changelog.txt">
		</VersionInfo>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/lib_pkg_v1_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mig_rld3_phy:1.2">
		</VLNV>
		<DisplayName value="RLD3 PHY IP">
		</DisplayName>
		<Description value="PHY for RLD3 interfaces for Ultrascale Architecture">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mig;v=v6_0;d=pg150-ultrascale-mis.pdf">
		</ProductGuide>
		<VersionInfo value="doc/phy_ip_v1_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/mig_rld3_phy_v1_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Memories_&amp;_Storage_Elements/Memory_Interface_Generators">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:pl4:13.0">
		</VLNV>
		<DisplayName value="SPI-4.2">
		</DisplayName>
		<Description value="The Xilinx(R) SPI-4.2 core provides a compliant Packet-Over-SONET/SDH (POS) solution, which can be quickly integrated into networking systems.  Through user-configurable options, the SPI-4.2 core provides design flexibility while seamlessly interoperating with industry leading Application Specific Standard Products (ASSPs) to maximize the data transfer bandwidth.  The Xilinx SPI-4.2 core is fully compliant with the Optical Internetworking Forum&apos;s System Packet Interface Level 4 (SPI-4) Phase 2 standard (OIF-SPI4-02.1), as well as the SATURN(R) Development Group&apos;s POS-PHY Level 4 (PL4) interface specification.  The PL4 core interfaces between Physical (PHY) and Link layer devices within networking applications, and supports static or dynamic alignment configurations.  Dynamic alignment compensates for variations in data path length, allowing the use of multiple connectors and backplanes.  The core communicates between devices, using the SPI4.2 interface standard at more than 1-Gbps, enabling OC-192 POS, ATM, and 10 Gb/s Ethernet applications. The Xilinx PL4 core has been verified in hardware to interoperate with PHY and NP devices from PMC-Sierra (S/UNI(R)-9953 (PM5390)), Mindspeed (OptiPHY-F10G (M29730)), and Intel (IXF1810x family).">
		</Description>
		<Datasheet value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=pl4;v=v13_0;d=ds823_spi4_2.pdf">
		</Datasheet>
		<VersionInfo value="doc/pl4_v13_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/pl4_v13_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="pl4@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:pl4:12.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pl4:12.2">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com/products/intellectual-property/DO-DI-POSL4MC.htm">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:pcie3_ultrascale:4.0">
		</VLNV>
		<DisplayName value="Ultrascale FPGA Gen3 Integrated Block for PCI Express">
		</DisplayName>
		<Description value="The Xilinx Ultrascale Series Gen3 Integrated Block for PCI Express (1-lane, 2-lane, 4-lane, and 8-lane) in conjunction with flexible Ultra series architectural features such as integrated GTs (Gigabit Transceivers) and BRAM (Block RAMs) are used to implement a PCI Express Base Specification v3.0 compliant PCI Express Endpoint.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=pcie3_ultrascale;v=v4_0;d=pg156-ultrascale-pcie-gen3.pdf">
		</ProductGuide>
		<VersionInfo value="doc/pcie3_ultrascale_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/pcie3_ultrascale_v4_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<RegExpSupport status="Production" name="xcku(035|040|060|075|100|115)-(.*)-(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtexu">
				<RegExpSupport status="Pre-Production" name="xcvu(065|080|095|125|160|190|440)-(.*)-(.*)-(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Standard_Bus_Interfaces/PCI_Express">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:pcie3_ultrascale:1.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie3_ultrascale:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie3_ultrascale:3.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie3_ultrascale:3.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:c_reg_fd:12.0">
		</VLNV>
		<DisplayName value="FD-based Parallel Register">
		</DisplayName>
		<Description value="The Xilinx FD-based Parallel Register LogiCORE is a flip-flop-based data register that supports data widths ranging from 1 to 256 bits. Options provided are Clock Enable, Asynchronous Set, Clear and Init, and Synchronous Set, Clear and Init.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/c_reg_fd_v12_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:c_reg_fd:11.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_protocol_converter:2.1">
		</VLNV>
		<DisplayName value="AXI Protocol Converter">
		</DisplayName>
		<Description value="The AXI Protocol Converter IP provides the facility to change the protocol of the connection between an AXI4/AXI3/AXI4-Lite master and slave. It will convert between AXI4-&gt;AXI3/AXI4-Lite, AXI3-&gt;AXI4/AXI4-Lite, AXI4-Lite-&gt;AXI4/AXI3.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_protocol_converter_v2_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_protocol_converter_v2_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_protocol_converter:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_master_burst:2.0">
		</VLNV>
		<DisplayName value="AXI Master Burst">
		</DisplayName>
		<Description value="AXI Master Burst IPIC Interface to Master Devices">
		</Description>
		<Datasheet value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_master_burst;v=v1_00_a;d=ds844_axi_master_burst.pdf">
		</Datasheet>
		<VersionInfo value="doc/axi_master_burst_v2_0_changelog.txt">
		</VersionInfo>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_master_burst_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="na">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xfft:9.0">
		</VLNV>
		<DisplayName value="Fast Fourier Transform">
		</DisplayName>
		<Description value="The Fast Fourier Transform (FFT) is a computationally efficient algorithm for computing the Discrete Fourier Transform (DFT). The FFT Core can compute 8 to 65536-point forward or inverse complex transforms on up to 12 parallel channels. The input data is a vector of complex values represented as two&apos;s-complement numbers 8 to 34 bits wide or single precision floating point numbers 32 bits wide. The phase factors can be 8 to 34 bits wide. All memory is on-chip using either Block RAM or Distributed RAM. Three arithmetic types are available: full-precision unscaled, scaled fixed-point, and block-floating point. Several parameters are run-time configurable: the point size, the choice of forward or inverse transform, and the scaling schedule. Four architectures are available to provide a tradeoff between size and transform time.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xfft;v=v9_0;d=pg109-xfft.pdf">
		</ProductGuide>
		<VersionInfo value="doc/xfft_v9_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/xfft_v9_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Digital_Signal_Processing/Transforms/FFTs">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xfft:3.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xfft:3.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xfft:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xfft:4.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xfft:5.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xfft:6.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xfft:7.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xfft:7.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xfft:8.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/xfft_v9_0_changelog.txt" displayName="xfft_v9_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_smpte2022_12_rx:2.0">
		</VLNV>
		<DisplayName value="SMPTE 2022-1/2 Video over IP Receiver">
		</DisplayName>
		<Description value="The Xilinx LogiCORE IP SMPTE 2022-1/2 Video over IP Receiver is a module for broadcast applications that requires bridging between SMPTE video connectivity standards (ASI) and 1Gb/s networks. The module is capable of recovering IP packets lost to network transmission errors and ensure the picture quality of uncompressed, high bandwidth professional video.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_smpte2022_12_rx;v=v2_0;d=pg181-v-smpte2022-12-rx.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_smpte2022_12_rx_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="xilinx/v_smpte2022_12_rx_v2_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_smpte2022_12_rx@2014.10">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_ahblite_bridge:3.0">
		</VLNV>
		<DisplayName value="AXI AHBLite Bridge">
		</DisplayName>
		<Description value="AXI AHBLite Bridge connects the AXi Master with AHB Slave">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ahblite_bridge;v=v3_0;d=pg177-axi-ahblite-bridge.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_ahblite_bridge_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_ahblite_bridge_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure/Interconnect">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_ahblite_bridge:1.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_ahblite_bridge:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_ahblite_bridge:2.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:dft:4.0">
		</VLNV>
		<DisplayName value="Discrete Fourier Transform">
		</DisplayName>
		<Description value="The Discrete Fourier Transform (DFT) core has been specifically designed to meet the needs of the LTE standard, in terms of point sizes, low latency and resource requirements.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dft;v=v4_0;d=pg106-dft.pdf">
		</ProductGuide>
		<VersionInfo value="doc/dft_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/dft_v4_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Digital_Signal_Processing/Transforms/DFTs">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:dft:3.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:dft:3.1">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/dft_v4_0_changelog.txt" displayName="dft_v4_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ibert_ultrascale_gth:1.2">
		</VLNV>
		<DisplayName value="IBERT Ultrascale GTH">
		</DisplayName>
		<Description value="The IBERT Ultrascale GTH core is customizable and designed for evaluating and monitoring Ultrascale FPGA GTH transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, and access to ports and the dynamic reconfiguration port attributes of the GTH transceivers. Communication logic is also included to allow the design to be run-time accessible through Joint Test Action Group (JTAG). Run-time interaction with this core requires the use of the Vivado serial I/O analyzer feature.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ibert_ultrascale_gth;v=v1_2;d=pg173-ibert-ultrascale-gth.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ibert_ultrascale_gth_v1_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/ibert_ultrascale_gth_v1_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Debug_&amp;_Verification/Debug">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:ibert_ultrascale_gth:1.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_traffic_gen:2.0">
		</VLNV>
		<DisplayName value="AXI Traffic Generator">
		</DisplayName>
		<Description value="AXI Traffic Generator genertes AXI  traffic based on core programming">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_traffic_gen;v=v2_0;d=pg125-axi-traffic-gen.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_traffic_gen_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_traffic_gen_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/Debug_&amp;_Verification/Debug">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_traffic_gen:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lib_srl_fifo:1.0">
		</VLNV>
		<DisplayName value="lib_srl_fifo">
		</DisplayName>
		<Description value="helper library">
		</Description>
		<VersionInfo value="doc/lib_srl_fifo_v1_0_changelog.txt">
		</VersionInfo>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/lib_srl_fifo_v1_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:rs_toolbox:9.0">
		</VLNV>
		<DisplayName value="RS Toolbox">
		</DisplayName>
		<Description value="This is a library core. All core delivery aspects are dummies to allow this core to be called from other cores.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/rs_toolbox_v9_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:rs_toolbox:8.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mult_gen:12.0">
		</VLNV>
		<DisplayName value="Multiplier">
		</DisplayName>
		<Description value="Multiplication is a fundamental DSP operation.  This core allows parallel and constant-coefficient multipliers to be generated.  The user can specify if DSP48 Slices, LUTs or a combination of resources should be utilized.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf">
		</ProductGuide>
		<VersionInfo value="doc/mult_gen_v12_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/mult_gen_v12_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Math_Functions/Multipliers">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:mult_gen:9.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mult_gen:10.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mult_gen:10.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mult_gen:11.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:mult_gen:11.2">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/mult_gen_v12_0_changelog.txt" displayName="mult_gen_v12_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_register_slice:2.1">
		</VLNV>
		<DisplayName value="AXI Register Slice">
		</DisplayName>
		<Description value="The AXI Register Slice IP provides the facility to add a back pressure aware pipeline between an AXI4/AXI3/AXI4-Lite master and slave.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_register_slice_v2_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_register_slice_v2_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_register_slice:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ltlib:1.0">
		</VLNV>
		<DisplayName value="Labtools General Components Library">
		</DisplayName>
		<Description value="Labtools library of general components used by other labtools cores">
		</Description>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/ltlib_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_emc:3.0">
		</VLNV>
		<DisplayName value="AXI EMC">
		</DisplayName>
		<Description value="External Memory Controller">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_emc;v=v3_0;d=pg100-axi-emc.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_emc_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_emc_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/Memory_and_Memory_Controller">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_emc:1.03.b">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_emc:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:displayport:6.0">
		</VLNV>
		<DisplayName value="DisplayPort">
		</DisplayName>
		<Description value="The DisplayPort Controller is a paramaterizable IP that supports DisplayPort 1.1a and DisplayPort 1.2 features.  Support for 1.62 Gbps, 2.7 Gbps and 5.4 Gbps are available as options in the controller.  A user can customize the controller to optimize for different bits per color and colorometry.  Please refer to product guide for more feature level details.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=displayport;v=v6_0;d=pg064-displayport.pdf">
		</ProductGuide>
		<VersionInfo value="doc/displayport_v6_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/displayport_v6_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Pre-Production" name="xa7a15tcsg325(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xa7a75tfgg484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xa7a100tfgg(484|676)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xa7a(35|50)(tcpg236)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xa7a(35|50)(tcsg325)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Pre-Production" name="xc7a15tcpg236(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a15tcsg325(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a15tfgg484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a15ticpg236-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a15ticsg325-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a15tifgg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a35tcpg236(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a35tcsg325(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a35tfgg484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a35ticpg236-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a35ticsg325-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a35tifgg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a50tcpg236(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a50tcsg325(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a50tfgg484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a50ticpg236-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a50ticsg325-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a50tifgg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a75tfgg484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a75tfgg676(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a75tifgg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a75tifgg676-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a100tfgg484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a100tfgg676(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a100tifgg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a100tifgg676-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a200t(ffg|ffv)1156(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a200tfbg484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a200tfbg676(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a200ti(ffg|ffv)1156-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a200tifbg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a200tifbg676-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a200tisbg484-1L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a200tsbg484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a350t(ffg|ffv)1156(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a350tfbg484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a350tfbg676(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Pre-Production" name="xc7a200tl(ffg|ffv)1156-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a200tlfbg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a200tlfbg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a200tlsbg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a350tl(ffg|ffv)1156-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a350tlfbg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a350tlfbg676-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a(35|50)tlcpg236-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a(35|50)tlcsg325-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a(35|50|75|100)tlfgg484-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7a(75|100)tlfgg676-2L">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Pre-Production" name="xa7z030fbg484-1I">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xa7z030fbg484-1Q">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<RegExpSupport status="Pre-Production" name="(.*)(tl)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Pre-Production" name="xq7a50tcs325(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xq7a200trb(484|676)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xq7a200trs484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xq7a(50|100)(tfg484)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<RegExpSupport status="Pre-Production" name="xq7k(325|410)(tl)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qvirtex7">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Pre-Production" name="xq7z030rb484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xq7z030rf676(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xq7z045fb484(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xq7z045rf676(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xq7z045rf900(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Pre-Production" name="xc7z0(35|45)(ffg|ffv)900(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z0(35|45)i(ffg|ffv)900-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z015clg485(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z015iclg485(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z030(ffg|ffv)676(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z030fbg(484|676)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z030i(ffg|ffv)676-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z030ifbg(484|676)-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z030isbg485-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z030sbg485(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z035(fbg|ffg|ffv)(676)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z035i(fbg|ffg|ffv)(676-2L)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z045(fbg|ffg|ffv)(676)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z045i(fbg|ffg|ffv)(676)-2L">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z100(ffg|ffv)(900|1156)-1">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z100(ffg|ffv)(900|1156)-2">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xc7z100i(ffg|ffv)(900|1156)-2L">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Standard_Bus_Interfaces/DisplayPort">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="displayport@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:displayport:3.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:displayport:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:displayport:4.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:displayport:4.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:displayport:5.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:labtools_general_components_lib:2.0">
		</VLNV>
		<DisplayName value="Labtools General Components Library">
		</DisplayName>
		<Description value="Labtools library of general components used by other labtools cores">
		</Description>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="128000">
		</CoreRevision>
		<ComponentPath value="xilinx/labtools_general_components_lib_v2_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_timebase_wdt:2.0">
		</VLNV>
		<DisplayName value="AXI Timebase Watchdog Timer">
		</DisplayName>
		<Description value="The Advanced eXtensible Lite (AXI) Timebase Watchdog Timer is a 32-bit peripheral that provides a 32-bit free-running timebase and watchdog timer.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timebase_wdt;v=v2_0;d=pg128-axi-timebase-wdt.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_timebase_wdt_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_timebase_wdt_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_timebase_wdt:1.01.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_subset_converter:1.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Subset Converter">
		</DisplayName>
		<Description value="The AXI4-Stream Subset Converter IP provides the infrastructure to change the AXI4-Stream interface characteristics between a AXI4-Stream master and slave.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_subset_converter_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_subset_converter_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_subset_converter:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_voip_fec_tx:1.0">
		</VLNV>
		<DisplayName value="Video over IP FEC Transmitter">
		</DisplayName>
		<Description value="The Xilinx LogiCORE IP Video over IP FEC Transmitter is a broadcast application module that generates SMPTE 2022 Forward Error Correction redundant data from RTP encapsulated payload. It is capable of handling a large number of input streams and is suited for deploying in 1 Gb/s networks.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_voip_fec_tx;v=v1_0;d=pg206-v-voip-fec-tx.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_voip_fec_tx_v1_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/v_voip_fec_tx_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="artix7">
				<RegExpSupport status="Production" name="xc7a75t((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100t((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200t.*">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="xc7a75tl((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tl((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tl.*">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="((xa7z030)|(xa7z035)|(xa7z045)|(xa7z100)).*">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="xq7a75t((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a100t((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a200t.*">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="((xq7z030)|(xq7z035)|(xq7z045)|(xq7z100)).*">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="((xc7z030)|(xc7z035)|(xc7z045)|(xc7z100)).*">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_voip_fec_tx@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="false">
			</PaymentRequired>
		</Licensing>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/v_voip_fec_tx_v1_0_changelog.txt" displayName="v_voip_fec_tx_v1_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xsdbs:1.0">
		</VLNV>
		<DisplayName value="Labtools XSDB Slave Library">
		</DisplayName>
		<Description value="Labtools XSDB Slave library containing slave interface along with XSDB register components">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xsdbs_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_utils:3.0">
		</VLNV>
		<DisplayName value="Xbip utils">
		</DisplayName>
		<Description value="This is a library core. All core delivery aspects are dummies to allow this core to be called from other cores.">
		</Description>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_utils_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_utils:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:tcc_decoder_3gpplte:3.0">
		</VLNV>
		<DisplayName value="3GPPLTE Turbo Decoder">
		</DisplayName>
		<Description value="Discontinued. Please select the 3GPP Mixed Mode Turbo Decoder.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/tcc_decoder_3gpplte_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="tcc_decoder_3gpplte@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:tcc_decoder_3gpplte:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:high_speed_selectio_wiz:1.1">
		</VLNV>
		<DisplayName value="High Speed SelectIO Wizard">
		</DisplayName>
		<Description value="The High Speed SelectIO Wizard creates a HDL file (Verilog ) that contains IO and clocking logic such as RX/TX_BITSLICE, BITSLICE_CONTROL and PLLE3 blocks customized to the user&apos;s interface requirements. Pin LOC update in this wizard updates the RTL to provide required connectivity among blocks">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=high_speed_selectio_wiz;v=v1_1;d=pg188-high-speed-selectio-wiz.pdf">
		</ProductGuide>
		<VersionInfo value="doc/high_speed_selectio_wiz_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/high_speed_selectio_wiz_v1_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/FPGA_Features_and_Design/IO_Interfaces">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:high_speed_selectio_wiz:1.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:processing_system8:1.0">
		</VLNV>
		<DisplayName value="ZYNQ UltraScale MPSoc Emulation">
		</DisplayName>
		<Description value="ZYNQ UltraScale Emulation Platform IP">
		</Description>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/processing_system8_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="virtex7">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Processor/">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ieee802d3_rs_fec:1.0">
		</VLNV>
		<DisplayName value="IEEE 802.3bj RS-FEC">
		</DisplayName>
		<Description value="This core implements the Reed-Solomon Forward Error Correction sublayer for 100G BASE-R PHYs, as defined in IEEE802.3bj.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ieee802d3_rs_fec;v=v1_0;d=pb028-ieee802d3-rs-fec.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ieee802d3_rs_fec_v1_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/ieee802d3_rs_fec_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="virtexu">
				<RegExpSupport status="Pre-Production" name="xcvu(065|080|095|125|160|190)-.*-[23]-.*">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Serial Interfaces">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="ieee802d3_rs_fec_full@2015.04">
				</LicenseKey>
				<LicenseKey value="ieee802d3_rs_fec_only@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
		<Documents>
			<Document value="doc/ieee802d3_rs_fec_v1_0_changelog.txt" displayName="ieee802d3_rs_fec_v1_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:tcc_encoder_3gpplte:4.0">
		</VLNV>
		<DisplayName value="3GPPLTE Turbo Encoder">
		</DisplayName>
		<Description value="The Turbo Encoder IP from Xilinx is a high-speed, compact Turbo Encoder which meets the 3GPP LTE specification.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=tcc_encoder_3gpplte;v=v4_0;d=pg050-tcc-encoder-3gpplte.pdf">
		</ProductGuide>
		<VersionInfo value="doc/tcc_encoder_3gpplte_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/tcc_encoder_3gpplte_v4_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="tcc_encoder_3gpplte@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:tcc_encoder_3gpplte:3.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:tcc_encoder_3gpplte:3.2">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/tcc_encoder_3gpplte_v4_0_changelog.txt" displayName="tcc_encoder_3gpplte_v4_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_ycrcb2rgb:7.1">
		</VLNV>
		<DisplayName value="YCrCb to RGB Color-Space Converter">
		</DisplayName>
		<Description value="The Xilinx YCrCb to RGB Color Space Converter LogiCORE with built-in support for 4 video standards and 3 input ranges. The implementation is a simplified 3x3 constant coefficient matrix multiplier, which uses only 4 multipliers exploiting the inter-relations of color-space conversion coefficients. The module is optimized to take advantage of multiply-add capabilities of DSP slices">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_ycrcb2rgb;v=v7_1;d=pg014_v_ycrcb2rgb.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_ycrcb2rgb_v7_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/v_ycrcb2rgb_v7_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_ycrcb2rgb:5.00.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_ycrcb2rgb:6.00.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_ycrcb2rgb:6.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_ycrcb2rgb:7.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_interconnect:1.7">
		</VLNV>
		<DisplayName value="AXI Interconnect RTL">
		</DisplayName>
		<Description value="The AXI Interconnect core connects one or more AXI4 memory-mapped master devices to one AXI4 slave device.">
		</Description>
		<Datasheet value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf">
		</Datasheet>
		<VersionInfo value="doc/axi_interconnect_v1_7_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_interconnect_v1_7/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_interconnect:1.03.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_interconnect:1.04.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_interconnect:1.05.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_interconnect:1.06.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<DesignToolContexts>
			<DesignTool value="Vivado">
			</DesignTool>
		</DesignToolContexts>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xsdbm:1.0">
		</VLNV>
		<DisplayName value="xsdbm_v1_0">
		</DisplayName>
		<Description value="xsdbm_v1_0">
		</Description>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xsdbm_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ibert_7series_gtz:3.1">
		</VLNV>
		<DisplayName value="IBERT 7 Series GTZ">
		</DisplayName>
		<Description value="The IBERT 7 Series GTZ core is customizable and designed for evaluating and monitoring 7 Series FPGA GTZ transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, and access to ports and the dynamic reconfiguration port attributes of the GTZ transceivers. Communication logic is also included to allow the design to be run-time accessible through Joint Test Action Group (JTAG). Run-time interaction with this core requires the use of the Vivado serial I/O analyzer feature.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ibert_7series_gtz;v=v3_1;d=pg171-ibert-7series-gtz.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ibert_7series_gtz_v3_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/ibert_7series_gtz_v3_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="virtex7">
				<RegExpSupport status="Production" name="xc7vh580tflg1155-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1155-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1155-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1155-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1931-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1931-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1931-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1931-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1155-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1155-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1155-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1155-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1931-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1931-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1931-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1931-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870tflg1932-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870tflg1932-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870tflg1932-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870tflg1932-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870thcg1932-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870thcg1932-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870thcg1932-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870thcg1932-2">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Debug_&amp;_Verification/Debug">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:ibert_7series_gtz:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:ibert_7series_gtz:3.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lte_3gpp_mimo_decoder:3.0">
		</VLNV>
		<DisplayName value="3GPP LTE MIMO Decoder">
		</DisplayName>
		<Description value="The 3GPP LTE MIMO Decoder performs MIMO decoding using the MMSE algorithm. The core is fully synchronous, using a single clock, and integrates seamlessly with the Xilinx design flow.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lte_3gpp_mimo_decoder;v=v3_0;d=pb020-lte-mimo-decoder.pdf">
		</ProductGuide>
		<VersionInfo value="doc/lte_3gpp_mimo_decoder_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/lte_3gpp_mimo_decoder_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="lte_3gpp_mimo_decoder@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:lte_3gpp_mimo_decoder:2.1">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/lte_3gpp_mimo_decoder_v3_0_changelog.txt" displayName="lte_3gpp_mimo_decoder_v3_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xsdbm:1.1">
		</VLNV>
		<DisplayName value="Debug Hub">
		</DisplayName>
		<Description value="Xilinx System Debug Bus (XSDB) core is a customizable system debug bus core that can be used to establish a bridge between all debug IP cores and host machine for runtime interaction. XSDB core include features like External Bscan, Soft Bscan and 256 XSDB compliant slave instances. As XSDB core is a bridge between host machine and debug IP cores, it has to be active on configuration, so the clock connected to this IP should be a free running.">
		</Description>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xsdbm_v1_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Debug_&amp;_Verification/Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_usb2_device:5.0">
		</VLNV>
		<DisplayName value="AXI USB2 Device">
		</DisplayName>
		<Description value="USB2.0 end point device">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_usb2_device;v=v5_0;d=pg137-axi-usb2-device.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_usb2_device_v5_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_usb2_device_v5_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/High_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="axi_usb2_device@2013.10">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_register_slice:1.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Register Slice">
		</DisplayName>
		<Description value="The AXI4-Stream Register Slice IP provides the infrastructure to insert a pipeline stage between a AXI4-Stream master and slave.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_register_slice_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_register_slice_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_register_slice:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_smpte2022_56_rx:5.0">
		</VLNV>
		<DisplayName value="SMPTE2022-5/6 Video over IP Receiver">
		</DisplayName>
		<Description value="The Xilinx LogiCORE IP SMPTE2022-5/6 Video over IP Receiver is a module for broadcast applications that requires bridging between SMPTE video connectivity standards (SD/HD/ 3G-SDI) and 10Gb/s networks. The module is capable of recovering IP packets lost to network transmission errors and ensure the picture quality of uncompressed, high bandwidth professional video.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_smpte2022_56_rx;v=v5_0;d=pg033_v_smpte2022_56_rx.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_smpte2022_56_rx_v5_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/v_smpte2022_56_rx_v5_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<RegExpSupport status="Production" name="xa7z((030)|(035)|(045)|(100)).*">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z((030)|(035)|(045)|(100)).*">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z((030)|(035)|(045)|(100)).*">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_smpte2022_56_rx@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_smpte2022_56_rx:2.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ibert_lib:1.0">
		</VLNV>
		<DisplayName value="Labtools IBERT Library">
		</DisplayName>
		<Description value="Labtools IBERT Library">
		</Description>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/ibert_lib_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_infrastructure:1.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Infrastructure">
		</DisplayName>
		<Description value="The AXI4-Stream Infrastructure">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_infrastructure_v1_1/component.xml">
		</ComponentPath>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_smpte_sdi:3.0">
		</VLNV>
		<DisplayName value="SMPTE SD/HD/3G-SDI">
		</DisplayName>
		<Description value="SMPTE Serial Digital Interface carries uncompressed digital video and ancillary data">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_smpte_sdi;v=v3_0;d=pg071-v-smpte-sdi.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_smpte_sdi_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/v_smpte_sdi_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="(.*)-(2|2I)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="(.*)-(2|2L|3)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="xa7z((030)|(035)|(045)|(100)).*">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="(.*)-(2|2I)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z(020)(.*)-(2I)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7z((030)|(035)|(045)|(100)).*">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z((010)|(015)|(020))(.*)-(2|3)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7z((030)|(035)|(045)|(100)).*">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_smpte_sdi:1.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_smpte_sdi:2.0">
			</Upgrade>
		</UpgradesFrom>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_sg:4.1">
		</VLNV>
		<DisplayName value="axi_sg">
		</DisplayName>
		<Description value="helper library">
		</Description>
		<VersionInfo value="doc/axi_sg_v4_1_changelog.txt">
		</VersionInfo>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_sg_v4_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_chip2chip:4.2">
		</VLNV>
		<DisplayName value="AXI Chip2Chip Bridge">
		</DisplayName>
		<Description value="AXI Chip2Chip Bridge">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_chip2chip;v=v4_2;d=pg067-axi-chip2chip.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_chip2chip_v4_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_chip2chip_v4_2/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_chip2chip:4.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xilinx, Inc.">
		</VendorDisplayName>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:cpri:8.4">
		</VLNV>
		<DisplayName value="CPRI">
		</DisplayName>
		<Description value="The Xilinx CPRI core is a fully tested layer 1 and layer 2 implementation designed to CPRI specification v6.0. An example design and development scripts are provided to ease development of a customized, fully compliant system.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/member/cpri_logicore/v8_4/pg056-cpri.pdf">
		</ProductGuide>
		<VersionInfo value="doc/cpri_v8_4_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/cpri_v8_4/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="(xa7a\d+t((cpg236)|(fgg484)|(csg325))-(1|2)(.*))">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="xc7a\d+(t|ti)((cpg236)|(csg325)|(sbg484)|(fgg484)|(fbg484)|(fbg676)|(fgg676)|(ffg1156)|(ffv1156)|(fbv484)|(fbv676))-(1|2|3)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="xc7a\d+(tl)((cpg236)|(csg325)|(sbg484)|(fgg484)|(fbg484)|(fbg676)|(fgg676)|(ffg1156)|(ffv1156)|(fbv484)|(fbv676))-(1|2|3)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="xa7z(030)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="xq7a\d+t((cs325)|(fg484)|(rb484)|(rs484)|(rb676))-(1|2)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z((030)|(045)|(100))(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z((015)|(030)|(035)|(045)|(100))(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="cpri@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_pipe:3.0">
		</VLNV>
		<DisplayName value="Generic Pipeline Register">
		</DisplayName>
		<Description value="Usecase for a DSP48-based addsub">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_pipe_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_pipe:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_rgb2ycrcb:7.1">
		</VLNV>
		<DisplayName value="RGB to YCrCb Color-Space Converter">
		</DisplayName>
		<Description value="The Xilinx RGB to YCrCb Color Space Converter LogiCORE with built-in support for 5 formats and 3 range standards. The implementation is a simplified 3x3 constant coefficient matrix multiplier, which uses only 4 multipliers exploiting the inter-relations of RGB to YCrCb coefficients. The module is optimized to take advantage of multiply-add capabilities of DSP slices.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_rgb2ycrcb;v=v7_1;d=pg013_v_rgb2ycrcb.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_rgb2ycrcb_v7_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/v_rgb2ycrcb_v7_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_rgb2ycrcb:5.00.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_rgb2ycrcb:6.00.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_rgb2ycrcb:6.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_rgb2ycrcb:7.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:timer_sync_1588:1.2">
		</VLNV>
		<DisplayName value="Timer Sync 1588">
		</DisplayName>
		<Description value="Timer synchroniser for IEEE1588: the core will accurately recreate the 1588 timer in a local clock domain.">
		</Description>
		<VersionInfo value="doc/timer_sync_1588_v1_2_changelog.txt">
		</VersionInfo>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="xilinx/timer_sync_1588_v1_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<DesignToolContexts>
			<DesignTool value="AppcoreSubcore">
			</DesignTool>
			<DesignTool value="Vivado">
			</DesignTool>
			<DesignTool value="IPI">
			</DesignTool>
			<DesignTool value="Sysgen">
			</DesignTool>
		</DesignToolContexts>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:processing_system7_bfm:2.0">
		</VLNV>
		<DisplayName value="ZYNQ7 Processing System BFM">
		</DisplayName>
		<Description value="ZYNQ7 Processing System BFM">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cdn_zynq_bfm;v=v1_00;d=ds897-zynq-bfm.pdf">
		</ProductGuide>
		<VersionInfo value="doc/processing_system7_bfm_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/processing_system7_bfm_v2_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Debug &amp; Verification/Verification">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:processing_system7_bfm:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:generic_baseblocks:2.1">
		</VLNV>
		<DisplayName value="AXI4 Generic Baseblocks">
		</DisplayName>
		<Description value="The AXI Generic Baseblocks">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/generic_baseblocks_v2_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:interrupt_control:3.1">
		</VLNV>
		<DisplayName value="interrupt_controller">
		</DisplayName>
		<Description value="interrupt_controller">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=interrupt_control;v=v3_1;d=pg166-interrupt-control.pdf">
		</ProductGuide>
		<VersionInfo value="doc/interrupt_control_v3_1_changelog.txt">
		</VersionInfo>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/interrupt_control_v3_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_voip_fec_rx:1.0">
		</VLNV>
		<DisplayName value="Video over IP FEC Receiver">
		</DisplayName>
		<Description value="The Xilinx LogiCORE IP Video over IP FEC Receiver is a broadcast application module that recovers lost packets from RTP encapsulated payloads using SMPTE 2022 Forward Error Correction method. It is capable of handling a large number of video streams and is suited for deploying in 1 Gb/s networks">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_voip_fec_rx;v=v1_0;d=pg207-v-voip-fec-rx.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_voip_fec_rx_v1_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/v_voip_fec_rx_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="artix7">
				<RegExpSupport status="Production" name="xc7a75t((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100t((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200t.*">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="xc7a75tl((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a100tl((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a200tl.*">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="((xa7z030)|(xa7z035)|(xa7z045)|(xa7z100)).*">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="xq7a75t((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a100t((fgg484)|(fgg676)).*">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7a200t.*">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="((xq7z030)|(xq7z035)|(xq7z045)|(xq7z100)).*">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="((xc7z030)|(xc7z035)|(xc7z045)|(xc7z100)).*">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_voip_fec_rx@2015.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="false">
			</PaymentRequired>
		</Licensing>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/v_voip_fec_rx_v1_0_changelog.txt" displayName="v_voip_fec_rx_v1_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_ethernet_buffer:2.0">
		</VLNV>
		<DisplayName value="AXI Ethernet Buffer">
		</DisplayName>
		<Description value="AXI Ethernet Embedded">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v6_2;d=pg138-axi-ethernet.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_ethernet_buffer_v2_0_changelog.txt">
		</VersionInfo>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_ethernet_buffer_v2_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_ethernet_buffer:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xilinx, Inc">
		</VendorDisplayName>
		<DesignToolContexts>
			<DesignTool value="AppcoreSubcore">
			</DesignTool>
			<DesignTool value="Vivado">
			</DesignTool>
			<DesignTool value="IPI">
			</DesignTool>
			<DesignTool value="Sysgen">
			</DesignTool>
		</DesignToolContexts>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_fifo_mm_s:4.1">
		</VLNV>
		<DisplayName value="AXI-Stream FIFO">
		</DisplayName>
		<Description value="AXI-Stream FIFO converts memory mapped transactions to AXI-Stream transactions and vice versa. Choose desired data interface (AXI4 or AXI4-Lite), FIFO depth, Data width of AXI interface (data width of the interfaces are same) and cut-through mode or packet mode.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_fifo_mm_s;v=v4_1;d=pg080-axi-fifo-mm-s.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_fifo_mm_s_v4_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_fifo_mm_s_v4_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_fifo_mm_s:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_fifo_mm_s:3.00.b">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_fifo_mm_s:3.00.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ifx_util:1.1">
		</VLNV>
		<DisplayName value="IFX Utility Library">
		</DisplayName>
		<Description value="The Interface-X Utility Library">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/ifx_util_v1_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:pci32:5.0">
		</VLNV>
		<DisplayName value="32-bit Initiator/Target for PCI (7-Series)">
		</DisplayName>
		<Description value="With the Xilinx LogiCORE 32-bit Initiator/Target v4 for PCI, a designer can build a customized PCI 3.0 compliant design with performance approaching 266 Mbytes/sec. PCI is a popular bus standard, not only for personal computers, but also for industrial computers, communication switches, routers and instrumentation.">
		</Description>
		<Datasheet value="doc/pci_32_ds206.pdf">
		</Datasheet>
		<VersionInfo value="doc/pci32_v5_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/pci32_v5_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="(.*)(7(a15t|a35t|a50t|a75t|a100t))(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="(.*)(7(a15t|a35t|a50t|a75t|a100t|a200t))(.*)">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="(.*)(clg400|clg484|fbg484|fbg676|ffg676|ffg900)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<RegExpSupport status="Production" name="(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="(.*)(7(a50t|a100t|a200t))(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<RegExpSupport status="Production" name="(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="(.*)(cl400|cl484|rb484|rf676|rf900)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="(.*)(clg400|clg484|fbg484|fbg676|ffg676|ffg900)(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Standard_Bus_Interfaces/PCI">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="pci32@2014.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:pci32:4.18">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:can:5.0">
		</VLNV>
		<DisplayName value="AXI CAN">
		</DisplayName>
		<Description value="The Xilinx CAN core solution is a full featured yet compact core. It conforms to the ISO 11898-1, CAN 2.0A and CAN 2.0 B Standards. Bits rates of up to 1 Mbps are supported. The core size can be optimized via parameterized configurations for both acceptance filtering and FIFO depth. The full version of the CAN core can be purchased and downloaded from the Xilinx IP Center: http://www.xilinx.com/ipcenter/.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=can;v=v5_0;d=pg096-can.pdf">
		</ProductGuide>
		<VersionInfo value="doc/can_v5_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/can_v5_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Automotive_&amp;_Industrial/Automotive">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="can@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:can:4.2">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:c_addsub:12.0">
		</VLNV>
		<DisplayName value="Adder/Subtracter">
		</DisplayName>
		<Description value="The Xilinx LogiCORE Adder Subtracter can create adders, subtracters, and adders/subtracters that operate on signed or unsigned data. In fabric, the module supports inputs ranging from 1 to 256 bits wide, and outputs ranging from 1 to 258 bits wide.  I/O widths are family dependent for dsp48 implementations.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf">
		</ProductGuide>
		<VersionInfo value="doc/c_addsub_v12_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/c_addsub_v12_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Math_Functions/Adders_&amp;_Subtracters">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:c_addsub:9.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_addsub:9.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_addsub:10.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:c_addsub:11.0">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/c_addsub_v12_0_changelog.txt" displayName="c_addsub_v12_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:spdif:2.0">
		</VLNV>
		<DisplayName value="S/PDIF">
		</DisplayName>
		<Description value="S/PDIF is an audio controller which has interface to master through AXI streaming and to AXI4-Lite.This core works as a transmitter or as a receiver based on the selected mode.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=spdif;v=v2_0;d=pg045_spdif.pdf">
		</ProductGuide>
		<VersionInfo value="doc/spdif_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/spdif_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Standard_Bus_Interfaces">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="spdif@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:spdif:1.2">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_dsp48_mult:3.0">
		</VLNV>
		<DisplayName value="DSP48 Mult usecase">
		</DisplayName>
		<Description value="Usecase for a DSP48-based mult">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_dsp48_mult_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_dsp48_mult:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_dsp48_macro:3.0">
		</VLNV>
		<DisplayName value="DSP48 Macro">
		</DisplayName>
		<Description value="The Xilinx LogiCORE DSP48 Macro provides an easy to use interface which abstracts the DSP Slice configuration and simplifies its dynamic operation by enabling the specification of multiple operations via a set of user defined arithmetic expressions. The operations are enumerated and can be selected by the user via single port on the generated IP.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xbip_dsp48_macro;v=v3_0;d=pg148-dsp48-macro.pdf">
		</ProductGuide>
		<VersionInfo value="doc/xbip_dsp48_macro_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="9">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_dsp48_macro_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Basic_Elements">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_dsp48_macro:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:xbip_dsp48_macro:2.1">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/xbip_dsp48_macro_v3_0_changelog.txt" displayName="xbip_dsp48_macro_v3_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_vdma:6.2">
		</VLNV>
		<DisplayName value="AXI Video Direct Memory Access">
		</DisplayName>
		<Description value="The Xilinx AXI Video DMA LogiCORE provides a flexible interface for controlling and synchronizing video frame buffers from external memory.  Multiple VDMAs from different clock domains can be linked together to control frame buffer reads and writes from multiple sources.  Automatic frame skips and repeats are performed to seamlessly allow frame rate conversion.  Support for up to 32 external frame buffers with image sizes of 4k x4k is provided.  The core is programmable through a comprehensive register interface for setting and controlling frame synchronization (can be turned on/off in real-time), frame read/write delays, source synchronization switching, circular buffer enable and more using logic or a microprocessor.Error interrupt status bits provided for processor monitoring.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v6_2;d=pg020_axi_vdma.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_vdma_v6_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_vdma_v6_2/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure/DMA">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_vdma:6.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_vdma:6.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_vdma:5.04.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_vdma:5.03.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_vdma:5.02.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_vdma:5.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_vdma:5.00.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_tc:6.1">
		</VLNV>
		<DisplayName value="Video Timing Controller">
		</DisplayName>
		<Description value="The Xilinx Video Timing Controller LogiCORE(TM) is a general purpose video timing generator and detector. Automatic detection of horizontal and vertical front and back porches, sync pulses and active video pixels is provided along with sync and blank pulse polarity detection. Horizontal and vertical blanking and sync pulses are generated including support for programmable pulse polarity. The core is programmable through a comprehensive register set allowing control of various timing generation parameters including horizontal and vertical front and back porch start, active video start, sync start and more. A comprehensive set of interrupt status bits is provided for processor monitoring.">
		</Description>
		<Datasheet value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v6_1;d=pg016_v_tc.pdf">
		</Datasheet>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v6_1;d=pg016_v_tc.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_tc_v6_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/v_tc_v6_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_tc:5.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:v_tc:6.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com/products/intellectual-property/EF-DI-VID-TIMING.htm">
		</VendorURL>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v6_1;d=pg016_v_tc.pdf" displayName="ipdoc?c=v_tc;v=v6_1;d=pg016_v_tc.pdf" fileType="PDF file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:dist_mem_gen:8.0">
		</VLNV>
		<DisplayName value="Distributed Memory Generator">
		</DisplayName>
		<Description value="The LogiCORE Xilinx Distributed Memory Generator creates area and performance optimized ROM blocks, single, dual and simple dual port distributed memories for Xilinx FPGAs. The core supersedes the previously released LogiCORE Distributed Memory core. Use this core in all new designs for supported families wherever a distributed memory is required.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf">
		</ProductGuide>
		<VersionInfo value="doc/dist_mem_gen_v8_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/dist_mem_gen_v8_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Memories_&amp;_Storage_Elements/RAMs_&amp;_ROMs">
			</Taxonomy>
			<Taxonomy value="/Basic_Elements/Memory_Elements">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:dist_mem_gen:7.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:dist_mem_gen:7.2">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:g975_efec_i4:1.0">
		</VLNV>
		<DisplayName value="G.975.1 EFEC I.4 Encoder/Decoder">
		</DisplayName>
		<Description value="The G.975.1 FEC I.4 Core is a high speed, compact module that implements the ITU G.975.1 Enhanced Forward Error Correction with 7% overhead as specified in Annex I.4 of the standard.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/member/otn_access_0/index.htm">
		</ProductGuide>
		<VersionInfo value="doc/g975_efec_i4_v1_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="9">
		</CoreRevision>
		<ComponentPath value="xilinx/g975_efec_i4_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Not-Supported" name="xa7a.*">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Not-Supported" name="xc7a.*">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Not-Supported" name="xc7a.*">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Not-Supported" name="xa7z.*">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<RegExpSupport status="Not-Supported" name="xc7k.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="kintexu">
				<RegExpSupport status="Not-Supported" name="xcku.*-1L*V*-.*">
				</RegExpSupport>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Not-Supported" name="xq7a.*">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<RegExpSupport status="Not-Supported" name="xq7k.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="qvirtex7">
				<RegExpSupport status="Not-Supported" name="xq7v.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Not-Supported" name="xq7z.*">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Not-Supported" name="xc7v.*-1.*">
				</RegExpSupport>
			</Family>
			<Family name="virtexu">
				<RegExpSupport status="Not-Supported" name="xcvu.*-1L*V*-.*">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Not-Supported" name="xc7z.*">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="g975_efec_i4@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/g975_efec_i4_v1_0_changelog.txt" displayName="g975_efec_i4_v1_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xaui:12.2">
		</VLNV>
		<DisplayName value="XAUI">
		</DisplayName>
		<Description value="The Xilinx 10 Gigabit Attachment Unit Interface (XAUI) LogiCORE provides a 4-lane high speed serial interface, providing up to 10 Gigabits per second (Gbps) total throughput when operating at an internal clock speed of 156.25 MHz, or up to 20Gbps when operating at an internal clock speed of 312.5MHz.  The core includes the XGMII Extender Sublayers (DTE and PHY XGXS), and the 10GBASE-X sublayer, as described in clauses 47 and 48 of IEEE 802.3-2008.  The core supports an optional serial MDIO management interface for accessing the IEEE 802.3-2008 clause 45 management registers.  The MDIO interface may be omitted to save slice logic, in which case a simplified management interface is provided via bit vectors.  The core is designed to seamlessly interface with the 10 Gigabit Ethernet Media Access Controller (XGMAC) LogiCORE via the XGMII.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xaui;v=v12_2;d=pg053-xaui.pdf">
		</ProductGuide>
		<VersionInfo value="doc/xaui_v12_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xaui_v12_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="xa7a[0-9].*(csg325|fgg484).*">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="xc7a[0-9].*(([sf][bfg][gv][0-9]*)|(csg325)).*">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="xc7a[0-9].*(csg325|fgg484|fbv484|fgg676|fbv676|ffg1156|ffv1156|sbg484|fbg484|fbg676).*">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="(xa7z030.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="xq7a[0-9].*(cs325|fg484|rb484|rs484|rb676).*">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z((030|035|045|100).*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z((015)|(030)|(035)|(045)|(100)).*">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:gtwizard:3.5">
		</VLNV>
		<DisplayName value="7 Series FPGAs Transceivers Wizard">
		</DisplayName>
		<Description value="Use the 7 Series FPGAs Transceivers Wizard to configure one or more Virtex-7/Kintex-7/Artix-7/Zynq FPGA transceivers. Start from scratch, or use an industry standard template. The Wizard generates a custom wrapper for the tranceivers you&apos;ve selected. In addition, it produces an example design, testbench, and scripts to observe the transceivers operating under simulation and in hardware.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gtwizard;v=v3_5;d=pg168-gtwizard.pdf">
		</ProductGuide>
		<VersionInfo value="doc/gtwizard_v3_5_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/gtwizard_v3_5/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="xa7a(15|35|50)(tcpg|tcsg325)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xa7a(75|100)tfgg(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="xc7a200t(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50)(tcpg|tcsg325)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50)(ticpg|ticsg325)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50|75|100)tfgg(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50|75|100)tifgg(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="xc7a200t(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50)(tlcpg|tlcsg325)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7a(15|35|50|75|100)tlfg(.*)">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="xa7z030(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<RegExpSupport status="Production" name="(.*)(t)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7l">
				<RegExpSupport status="Production" name="(.*)(tl)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="xq7a(50|100tfg|200)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<RegExpSupport status="Production" name="xq7k(325|410)(t)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7l">
				<RegExpSupport status="Production" name="xq7k(325|410)(tl)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qvirtex7">
				<RegExpSupport status="Production" name="xq7v(585)(t)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx(330|485|690|980)(t)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z(030|045|100)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Production" name="xc7v(585|1500|2000)(t)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh(290|580|870)(t)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx(330|415|550|690|980|1140)(t)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx(485)(t)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z(015|030|035|045|100)(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/FPGA_Features_and_Design/IO_Interfaces">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:gtwizard:2.6">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gtwizard:3.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gtwizard:3.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gtwizard:3.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gtwizard:3.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:gtwizard:3.4">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ibert_7series_gth:3.0">
		</VLNV>
		<DisplayName value="IBERT 7 Series GTH">
		</DisplayName>
		<Description value="The IBERT 7 Series GTH core is customizable and designed for evaluating and monitoring 7 Series FPGA GTH transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, and access to ports and the dynamic reconfiguration port attributes of the GTH transceivers. Communication logic is also included to allow the design to be run-time accessible through Joint Test Action Group (JTAG). Run-time interaction with this core requires the use of the Vivado serial I/O analyzer feature.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ibert_7series_gth;v=v3_0;d=pg152-ibert-7series-gth.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ibert_7series_gth_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="9">
		</CoreRevision>
		<ComponentPath value="xilinx/ibert_7series_gth_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="qvirtex7">
				<RegExpSupport status="Production" name="xq7vx330trf1157-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx330trf1157-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx330trf1157-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx330trf1157-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx330trf1761-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx330trf1761-1M">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx330trf1761-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx330trf1761-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx690trf1157-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx690trf1157-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx690trf1158-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx690trf1158-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx690trf1761-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx690trf1761-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx690trf1930-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx690trf1930-2I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx980trf1930-1I">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xq7vx980trf1930-2L">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Production" name="xc7vh580tflg1155-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1155-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1155-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1155-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1931-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1931-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1931-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580tflg1931-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1155-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1155-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1155-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1155-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1931-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1931-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1931-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh580thcg1931-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870tflg1932-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870tflg1932-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870tflg1932-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870tflg1932-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870thcg1932-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870thcg1932-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870thcg1932-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vh870thcg1932-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffg1157-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffg1157-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffg1157-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffg1157-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffg1761-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffg1761-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffg1761-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffg1761-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffv1157-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffv1157-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffv1157-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffv1157-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffv1761-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffv1761-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffv1761-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx330tffv1761-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1157-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1157-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1157-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1157-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1158-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1158-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1158-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1158-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1927-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1927-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1927-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffg1927-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1157-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1157-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1157-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1157-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1158-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1158-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1158-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1158-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1927-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1927-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1927-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx415tffv1927-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx550tffg1158-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx550tffg1158-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx550tffg1158-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx550tffg1158-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx550tffg1927-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx550tffg1927-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx550tffg1927-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx550tffg1927-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1157-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1157-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1157-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1157-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1158-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1158-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1158-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1158-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1761-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1761-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1761-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1761-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1926-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1926-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1926-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1926-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1927-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1927-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1927-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1927-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1930-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1930-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1930-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx690tffg1930-3">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx980tffg1926-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx980tffg1926-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx980tffg1926-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx980tffg1928-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx980tffg1928-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx980tffg1928-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx980tffg1930-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx980tffg1930-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx980tffg1930-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1926-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1926-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1926-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1926-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1928-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1928-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1928-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1928-2">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1930-1">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1930-2G">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1930-2L">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx1140tflg1930-2">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Debug_&amp;_Verification/Debug">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:fifo_generator:12.0">
		</VLNV>
		<DisplayName value="FIFO Generator">
		</DisplayName>
		<Description value="The FIFO Generator is a parameterizable first-in/first-out memory queue generator. Use it to generate resource and performance optimized FIFOs with common or independent read/write clock domains, and optional fixed or programmable full and empty flags and handshaking signals.  Choose from a selection of memory resource types for implementation.  Optional Hamming code based error detection and correction as well as error injection capability for system test help to insure data integrity.  FIFO width and depth are parameterizable, and for native interface FIFOs, asymmetric read and write port widths are also supported.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v12_0;d=pg057-fifo-generator.pdf">
		</ProductGuide>
		<VersionInfo value="doc/fifo_generator_v12_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/fifo_generator_v12_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Memories_&amp;_Storage_Elements/FIFOs">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:fifo_generator:9.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:fifo_generator:9.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:fifo_generator:9.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:fifo_generator:10.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:fifo_generator:11.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lib_bmg:1.0">
		</VLNV>
		<DisplayName value="lib_bmg">
		</DisplayName>
		<Description value="helper library">
		</Description>
		<VersionInfo value="doc/lib_bmg_v1_0_changelog.txt">
		</VersionInfo>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/lib_bmg_v1_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lte_rach_detector:2.0">
		</VLNV>
		<DisplayName value="LTE RACH Detector">
		</DisplayName>
		<Description value="The Xilinx LTE RACH Detector LogiCORE performs receiver correlation against P-RACH data encoded according to the 3GPP TS 36.211 v9.0 (2009-12) &quot;Physical Channels and Modulation&quot; specification. This correlation result can be used to determine RACH timing for an LTE Uplink Reciever.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lte_rach_detector;v=v2_0;d=pb021-lte-rach-detector.pdf">
		</ProductGuide>
		<VersionInfo value="doc/lte_rach_detector_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/lte_rach_detector_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="lte_rach_detector@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:lte_rach_detector:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/lte_rach_detector_v2_0_changelog.txt" displayName="lte_rach_detector_v2_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:selectio_wiz:5.1">
		</VLNV>
		<DisplayName value="SelectIO Interface Wizard">
		</DisplayName>
		<Description value="The SelectIO Interface Wizard creates a HDL file (Verilog or VHDL) that contains IO logic such as SERDES and IODELAY blocks customized to the user&apos;s interface requirements.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=selectio_wiz;v=v5_1;d=pg070-selectio-wiz.pdf">
		</ProductGuide>
		<VersionInfo value="doc/selectio_wiz_v5_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/selectio_wiz_v5_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/FPGA_Features_and_Design/IO_Interfaces">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:selectio_wiz:5.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:selectio_wiz:4.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:selectio_wiz:4.1">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:blk_mem_gen:8.2">
		</VLNV>
		<DisplayName value="Block Memory Generator">
		</DisplayName>
		<Description value="The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement.  It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf">
		</ProductGuide>
		<VersionInfo value="doc/blk_mem_gen_v8_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/blk_mem_gen_v8_2/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Memories_&amp;_Storage_Elements/RAMs_&amp;_ROMs">
			</Taxonomy>
			<Taxonomy value="/Basic_Elements/Memory_Elements">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:blk_mem_gen:7.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:blk_mem_gen:7.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:blk_mem_gen:7.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:blk_mem_gen:8.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:blk_mem_gen:8.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="ttcl/disclaimer.ttcl" displayName="disclaimer.ttcl" fileType="TCL Template file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:ibert_ultrascale_gty:1.1">
		</VLNV>
		<DisplayName value="IBERT Ultrascale GTY">
		</DisplayName>
		<Description value="The IBERT Ultrascale GTY core is customizable and designed for evaluating and monitoring Ultrascale FPGA GTY transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, and access to ports and the dynamic reconfiguration port attributes of the GTY transceivers. Communication logic is also included to allow the design to be run-time accessible through Joint Test Action Group (JTAG). Run-time interaction with this core requires the use of the Vivado serial I/O analyzer feature.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ibert_ultrascale_gty;v=v1_1;d=pg196-ibert-ultrascale-gty.pdf">
		</ProductGuide>
		<VersionInfo value="doc/ibert_ultrascale_gty_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/ibert_ultrascale_gty_v1_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="virtexu">
				<RegExpSupport status="Pre-Production" name="xcvu(065|080|095|125|160|190)(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Debug_&amp;_Verification/Debug">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:ibert_ultrascale_gty:1.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:fir_compiler:7.2">
		</VLNV>
		<DisplayName value="FIR Compiler">
		</DisplayName>
		<Description value="The Xilinx FIR Compiler LogiCORE is a module for generation of high speed, compact filter implementations that can be configured to implement many different filtering functions. The core is fully synchronous, using a single clock, and is highly parameterizable, allowing designers to control the filter type, data and coefficient widths, the number of filter taps, the number of channels, etc. Multi-rate operation is supported. The core is delivered through the Xilinx Vivado IP Catalog and integrates seamlessly with the Xilinx design flow.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf">
		</ProductGuide>
		<VersionInfo value="doc/fir_compiler_v7_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/fir_compiler_v7_2/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Digital_Signal_Processing/Filters">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:fir_compiler:5.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:fir_compiler:6.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:fir_compiler:6.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:fir_compiler:6.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:fir_compiler:6.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:fir_compiler:7.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:fir_compiler:7.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/fir_compiler_v7_2_changelog.txt" displayName="fir_compiler_v7_2_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_dsp48_acc:3.0">
		</VLNV>
		<DisplayName value="DSP48 Acc usecase">
		</DisplayName>
		<Description value="Usecase for a DSP48-based acc">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_dsp48_acc_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_dsp48_acc:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lte_3gpp_channel_estimator:2.0">
		</VLNV>
		<DisplayName value="3GPP LTE Channel Estimator">
		</DisplayName>
		<Description value="The 3GPP LTE Channel Estimator v1.1 core implements channel estimation functionality for uplink LTE eNodeB applications based on the 3GPP TS 36.211 specification.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lte_3gpp_channel_estimator;v=v2_0;d=pb022-3gpp-lte-channel-estimator.pdf">
		</ProductGuide>
		<VersionInfo value="doc/lte_3gpp_channel_estimator_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/lte_3gpp_channel_estimator_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="lte_3gpp_channel_estimator@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:lte_3gpp_channel_estimator:1.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:lte_3gpp_channel_estimator:1.1">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/lte_3gpp_channel_estimator_v2_0_changelog.txt" displayName="lte_3gpp_channel_estimator_v2_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:jtag_axi:1.0">
		</VLNV>
		<DisplayName value="JTAG to AXI Master">
		</DisplayName>
		<Description value="JTAG to AXI Master generates AXI transactions. The AXI transactions are generated by issuing write and read commands from JTAG.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=jtag_axi;v=v1_0;d=pg174-jtag-axi.pdf">
		</ProductGuide>
		<VersionInfo value="doc/jtag_axi_v1_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/jtag_axi_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Debug_&amp;_Verification/Debug">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_lite_ipif:3.0">
		</VLNV>
		<DisplayName value="AXI Lite IPIF">
		</DisplayName>
		<Description value="AXI Lite IPIF">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_lite_ipif;v=v3_0;d=pg155-axi-lite-ipif.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_lite_ipif_v3_0_changelog.txt">
		</VersionInfo>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_lite_ipif_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xbip_dsp48_addsub:3.0">
		</VLNV>
		<DisplayName value="DSP48 AddSub usecase">
		</DisplayName>
		<Description value="Usecase for a DSP48-based addsub">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xbip_dsp48_addsub_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xbip_dsp48_addsub:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_gpio:2.0">
		</VLNV>
		<DisplayName value="AXI GPIO">
		</DisplayName>
		<Description value="Advanced eXtensible Interface General Purpose Input/Output (AXI GPIO) core provides a general purpose input/output interface to the AXI interface.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_gpio_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_gpio_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_gpio:1.01.b">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:quadsgmii:3.3">
		</VLNV>
		<DisplayName value="QSGMII">
		</DisplayName>
		<Description value="The Xilinx Quad Serial Gigabit Media Independent Interface (QSGMII) LogiCORE provides a single lane high speed serial interface, operating at 5 Gigabits per second (Gbps) total throughput.  The LogiCORE implements Cisco QSGMII V1.2 Specification. The core supports an optional serial MDIO management interface for accessing the internal management registers.  The MDIO interface may be omitted to save slice logic, in which case a simplified management interface is provided via bit vectors.  The core is designed to seamlessly interface with the Trimode Ethernet Media Access Controller (TEMAC) LogiCORE via the GMII. The QSGMII LogiCORE is available for the 7 Series, leveraging the capabilities of the embedded GT Transceivers in the device family.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=quadsgmii;v=v3_3;d=pg029_qsgmii.pdf">
		</ProductGuide>
		<VersionInfo value="doc/quadsgmii_v3_3_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/quadsgmii_v3_3/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="xa7a((15t.*(csg325|cpg236).*(-2I))|((35t|50t).*cpg236.*(-2I))|((35t|50t).*csg325.*(-2I))|((75t|100t).*fgg484.*(-2I)))">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="xc7a(((15t|35t|50t).*(cpg236|csg325|fgg484).*(-(2|2L|3)))|((75t|100t).*(fgg484|fgg676).*(-(2|2L|3)))|(200t.*(fbg484|fbg676|ffg1156|ffv1156|sbg484|fbv676|fbv484).*(-(2|2L|3))))">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="xc7a(((15t|35t|50t).*(cpg236|csg325|fgg484).*(-2L))|((75t|100t).*(fgg484|fgg676).*(-2L))|(200t.*(fbv484|fbg484|fbv676|fbg676|ffv1156|ffg1156|sbg484).*(-2L)))">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="xa7z((030).*(fbg484|fbv484).*(-(1I|1Q)))">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="xq7a((50t.*(cs325|fg484).*(-2I))|(100t.*fg484.*(-2I))|(200t.*(rb484|rs484|rb676).*(-2I)))">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="xq7z((030.*(rb484|rf676).*)|(045.*(rfg676|rf676|rf900).*)|(100.*(rf1156).*))">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="xc7z((015.*.*(-(2|2L|3)))|(((030)|(035)|(045)|(100)).*))">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Ethernet">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Networking">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:quadsgmii:3.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:quadsgmii:3.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:quadsgmii:3.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:quadsgmii:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:quadsgmii:1.4">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_data_fifo:1.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Data FIFO">
		</DisplayName>
		<Description value="The AXI4-Stream Data FIFO IP provides the infrastructure to insert buffering between a AXI4-Stream master and slave.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_data_fifo_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_data_fifo_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_data_fifo:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:g709_rs_decoder:2.1">
		</VLNV>
		<DisplayName value="G.709 RS Decoder">
		</DisplayName>
		<Description value="This is a library core. All core delivery aspects are dummies to allow this core to be called from other cores. The helper core performs RS decoder operation specifically tailored to (239,255) and intended for use by the G.709 FEC Encoder/Decoder only. the G709 RS Decoder is heavily based on the standard xilinx RS decoder core.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/g709_rs_decoder_v2_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:g709_rs_decoder:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:c_gate_bit:12.0">
		</VLNV>
		<DisplayName value="Bit Gate">
		</DisplayName>
		<Description value="The output of the Xilinx LogiCORE Single Output Gate module is generated by performing the selected logical operation on all of its inputs. Options include a choice of one of six gate types, as well as registered or nonregistered outputs. When a registered output is selected, options are also provided for Clock Enable, Asynchronous Set and Clear, and Synchronous Set and Clear.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/c_gate_bit_v12_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:c_gate_bit:11.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:g709_rs_decoder:2.2">
		</VLNV>
		<DisplayName value="G.709 RS Decoder">
		</DisplayName>
		<Description value="This is a library core. All core delivery aspects are dummies to allow this core to be called from other cores. The helper core performs RS decoder operation specifically tailored to (239,255) and intended for use by the G.709 FEC Encoder/Decoder only. the G709 RS Decoder is heavily based on the standard xilinx RS decoder core.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/g709_rs_decoder_v2_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:g709_rs_decoder:2.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:system_cache:3.1">
		</VLNV>
		<DisplayName value="System Cache">
		</DisplayName>
		<Description value="Multi-ported system cache connecting a Memory Controller with MicroBlaze and other AXI masters">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=system_cache;v=v3_1;d=pg118-system-cache.pdf">
		</ProductGuide>
		<VersionInfo value="doc/system_cache_v3_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/system_cache_v3_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Memory and Memory Controller">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:system_cache:1.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:system_cache:1.01.b">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:system_cache:1.01.c">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:system_cache:3.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=system_cache;v=v3_1;d=pg118-system-cache.pdf" displayName="ipdoc?c=system_cache;v=v3_1;d=pg118-system-cache.pdf" fileType="PDF file">
			</Document>
			<Document value="doc/system_cache_v3_1_changelog.txt" displayName="system_cache_v3_1_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_smpte_uhdsdi:1.0">
		</VLNV>
		<DisplayName value="SMPTE UHD-SDI">
		</DisplayName>
		<Description value="SMPTE UHD Serial Digital Interface carries uncompressed digital video and ancillary data and supports data rate from SD-SDI through 12G-SDI">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_smpte_uhdsdi;v=v1_0;d=pg205-v-smpte-uhdsdi.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_smpte_uhdsdi_v1_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="0">
		</CoreRevision>
		<ComponentPath value="xilinx/v_smpte_uhdsdi_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Documents>
			<Document value="doc/v_smpte_uhdsdi_v1_0_changelog.txt" displayName="v_smpte_uhdsdi_v1_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:tcc_encoder_3gpp:5.0">
		</VLNV>
		<DisplayName value="3GPP Turbo Encoder">
		</DisplayName>
		<Description value="The Turbo encoder LogiCORE from Xilinx is a high-speed, compact Turbo Encoder which meets the 3GPP specification. The core is delivered through the Xilinx CORE Generator System and integrates seamlessly with the Xilinx design flow.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=tcc_encoder_3gpp;v=v5_0;d=pg124-tcc-encoder-3gpp.pdf">
		</ProductGuide>
		<VersionInfo value="doc/tcc_encoder_3gpp_v5_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/tcc_encoder_3gpp_v5_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Error_Correction">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="tcc_encoder_3gpp@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:tcc_encoder_3gpp:4.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:tcc_encoder_3gpp:4.1">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="doc/tcc_encoder_3gpp_v5_0_changelog.txt" displayName="tcc_encoder_3gpp_v5_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mig_qdriip_phy:1.2">
		</VLNV>
		<DisplayName value="QDRIIP PHY IP">
		</DisplayName>
		<Description value="PHY for QDRIIP interfaces for Ultrascale Architecture">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mig;v=v6_0;d=pg150-ultrascale-mis.pdf">
		</ProductGuide>
		<VersionInfo value="doc/phy_ip_v1_2_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/mig_qdriip_phy_v1_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Memories_&amp;_Storage_Elements/Memory_Interface_Generators">
			</Taxonomy>
		</Taxonomies>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:v_osd:6.0">
		</VLNV>
		<DisplayName value="Video On Screen Display">
		</DisplayName>
		<Description value="The Xilinx On-Screen Display LogiCORE provides a flexible video processing block for alpha blending and compositing as well as simple text and graphics generation.  Support for up to eight layers using a combination of external video inputs (from frame buffer) and internal graphics controllers (including text generators) is provided.  Supported image sizes up to 4kx4k with YUVa 4:4:4 or 4:2:2 and RGBa image formats up to 1080p 60fps. The core is programmable through a comprehensive register interface for setting and controlling screen size, background color, layer position, and more using logic or a microprocessor. A comprehensive set of interrupt status bits is provided for processor monitoring. The LogiCORE is provided with two different interfaces:  General Purpose Processor and EDK Pcore (including device driver).">
		</Description>
		<Datasheet value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_osd;v=v6_0;d=pg010_v_osd.pdf">
		</Datasheet>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_osd;v=v6_0;d=pg010_v_osd.pdf">
		</ProductGuide>
		<VersionInfo value="doc/v_osd_v6_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="8">
		</CoreRevision>
		<ComponentPath value="xilinx/v_osd_v6_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="v_osd@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:v_osd:5.01.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_osd;v=v6_0;d=pg010_v_osd.pdf" displayName="ipdoc?c=v_osd;v=v6_0;d=pg010_v_osd.pdf" fileType="PDF file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_apb_bridge:3.0">
		</VLNV>
		<DisplayName value="AXI APB Bridge">
		</DisplayName>
		<Description value="AXI APB Bridge connects AXI Matser with APB slaves.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_apb_bridge;v=v3_0;d=pg073-axi-apb-bridge.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_apb_bridge_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_apb_bridge_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure/Interconnect">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_apb_bridge:1.01.a">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_protocol_checker:1.1">
		</VLNV>
		<DisplayName value="AXI Protocol Checker">
		</DisplayName>
		<Description value="The AXI Protocol Checker.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_protocol_checker;v=v1_1;d=pg101-axi-protocol-checker.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_protocol_checker_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_protocol_checker_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_protocol_checker:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_ethernetlite:3.0">
		</VLNV>
		<DisplayName value="AXI EthernetLite">
		</DisplayName>
		<Description value="AXI EthernetLite">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernetlite;v=v3_0;d=pg135-axi-ethernetlite.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_ethernetlite_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_ethernetlite_v3_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/High_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_ethernetlite:1.01.b">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_ethernetlite:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:pci64:5.0">
		</VLNV>
		<DisplayName value="64-bit Initiator/Target for PCI (7-Series)">
		</DisplayName>
		<Description value="The LogiCORE 64-bit Initiator/Target v4 for PCI is based on the PCI 64-bit version 3 core and has been optimized for the 7-Series architecture. With the Xilinx LogiCORE 64-bit Initiator/Target for PCI, a designer can build a customized PCI 3.0 compliant design with performance approaching 533 Mbytes/sec. PCI is a popular bus standard, not only for personal computers, but also for industrial computers, communication switches, routers and instrumentation.">
		</Description>
		<Datasheet value="doc/pci_64_ds205.pdf">
		</Datasheet>
		<VersionInfo value="doc/pci64_v5_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/pci64_v5_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="(.*)(7a(15t|35t|50t|75t|100t))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="(.*)(7a(15t|35t|50t|75t|100t|200t))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="(.*)(clg400|clg484|fbg484|fbg676|ffg676|ffg900)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<RegExpSupport status="Production" name="(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="(.*)(7a(50t|100t|200t))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<RegExpSupport status="Production" name="(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="(.*)(cl400|cl484|rb484|rf676|rf900)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="(.*)(clg400|clg484|fbg484|fbg676|ffg676|ffg900)(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Standard_Bus_Interfaces/PCI">
			</Taxonomy>
		</Taxonomies>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="pci64@2014.04">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:pci64:4.18">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:pcie_7x:3.1">
		</VLNV>
		<DisplayName value="7 Series Integrated Block for PCI Express">
		</DisplayName>
		<Description value="The Xilinx 7 Series Integrated Block for PCI Express (1-lane, 2-lane, 4-lane, and 8-lane) uses the 7-Series Integrated Hard IP Block for PCI Express in conjunction with flexible 7-Series architectural features to implement a PCI Express Base Specification v2.1 compliant PCI Express Endpoint or Root Port. Unique features of the LogiCORE Block for PCI Express are the high performance AXI Interface, optimal buffering for high bandwidth applications, and BAR checking and filtering.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=pcie_7x;v=v3_1;d=pg054-7series-pcie.pdf">
		</ProductGuide>
		<VersionInfo value="doc/pcie_7x_v3_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/pcie_7x_v3_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<RegExpSupport status="Production" name="(.*)(7a(15t|35t|50t|75t|100t))(fgg484|cpg236|csg325)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7">
				<RegExpSupport status="Production" name="(.*)(7a(15t|15ti|35t|35ti|50t|50ti|75t|75ti|100t|100ti|200t|200ti))(fgg484|fbg484|fgg676|fbg676|ffg1156|sbg484|cpg236|csg325|fbv484|fbv676|ffv1156)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="artix7l">
				<RegExpSupport status="Production" name="(.*)(7a(15tl|35tl|50tl|75tl|100tl|200tl))(fgg484|fbg484|fgg676|fbg676|ffg1156|sbg484|cpg236|csg325|fbv484|fbv676|ffv1156)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="azynq">
				<RegExpSupport status="Production" name="(.*)(7(z030))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7">
				<RegExpSupport status="Production" name="(.*)(7k(70t|160t|325t|355t|410t|420t|480t))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="kintex7l">
				<RegExpSupport status="Production" name="(.*)(7k(70tl|160tl|325tl|355tl|410tl|420tl|480tl))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qartix7">
				<RegExpSupport status="Production" name="(.*)(7a(50t|100t|200t))(cs325|fg484|rb484|rb676|rs484)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7">
				<RegExpSupport status="Production" name="(.*)(7k(325t|410t))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qkintex7l">
				<RegExpSupport status="Production" name="(.*)(7k(325tl|410tl))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qvirtex7">
				<RegExpSupport status="Production" name="(.*)(7(vx485t|v585t))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="qzynq">
				<RegExpSupport status="Production" name="(.*)(7(z030|z045|z100))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Production" name="(.*)(7(vx485t|v2000t|v585t))(.*)-(.*)">
				</RegExpSupport>
			</Family>
			<Family name="zynq">
				<RegExpSupport status="Production" name="(.*)(7(z015|z030|z035|z045|z100))(.*)-(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Standard_Bus_Interfaces/PCI_Express">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:pcie_7x:1.7">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie_7x:1.8">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie_7x:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie_7x:2.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie_7x:2.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie_7x:3.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_perf_mon:5.0">
		</VLNV>
		<DisplayName value="AXI Performance Monitor">
		</DisplayName>
		<Description value="AXI Performance Monitor">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_perf_mon;v=v5_0;d=pg037_axi_perf_mon.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_perf_mon_v5_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_perf_mon_v5_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/Debug_&amp;_Verification">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_perf_mon:2.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_perf_mon:3.00.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:axi_perf_mon:4.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_broadcaster:1.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Broadcaster">
		</DisplayName>
		<Description value="The AXI4-Stream Broadcaster IP provides the ability to replicate one SI stream onto multiple MI stream channels.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_broadcaster_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_broadcaster_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_broadcaster:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:c_mux_bus:12.0">
		</VLNV>
		<DisplayName value="Bus Multiplexer">
		</DisplayName>
		<Description value="The Xilinx LogiCORE Bus Multiplexer supports up to 32 buses, each of which may be up to 256 bits in width.  The module generates logic-based or BUFT-based multiplexers. Options include selecting the size of the input buses, multiplexer size, and registered or nonregistered outputs. The Bus Multiplexer can also use pipelining when more than 8 busses are multiplexed together.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/c_mux_bus_v12_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:c_mux_bus:11.0">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mii_to_rmii:2.0">
		</VLNV>
		<DisplayName value="Ethernet PHY MII to Reduced MII">
		</DisplayName>
		<Description value="MII to RMII provides the RMII between RMII-compliant ethernet physical media devices and XPS Ethernet Lite.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mii_to_rmii;v=v2_0;d=pg146-mii-to-rmii.pdf">
		</ProductGuide>
		<VersionInfo value="doc/mii_to_rmii_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/mii_to_rmii_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/High_Speed_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:mii_to_rmii:1.01.a">
			</Upgrade>
		</UpgradesFrom>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_utils:2.0">
		</VLNV>
		<DisplayName value="AXI Utils">
		</DisplayName>
		<Description value="This is a library core. All core delivery aspects are dummies to allow this core to be called from other cores.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_utils_v2_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/BaseIP">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_utils:1.1">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:fit_timer:2.0">
		</VLNV>
		<DisplayName value="Fixed Interval Timer">
		</DisplayName>
		<Description value="Generates an interrupt periodically">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fit_timer;v=v2_0;d=pg110-fit-timer.pdf">
		</ProductGuide>
		<VersionInfo value="doc/fit_timer_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/fit_timer_v2_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Utility">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:fit_timer:1.01.c">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fit_timer;v=v2_0;d=pg110-fit-timer.pdf" displayName="ipdoc?c=fit_timer;v=v2_0;d=pg110-fit-timer.pdf" fileType="PDF file">
			</Document>
			<Document value="doc/fit_timer_v2_0_changelog.txt" displayName="fit_timer_v2_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:lte_pucch_receiver:2.0">
		</VLNV>
		<DisplayName value="LTE PUCCH Receiver">
		</DisplayName>
		<Description value="The LTE PUCCH Receiver core provides designers with an LTE Physical Uplink Control Channel Receiver block for the 3GPP TS 36.211 v9.0.0 Physical Channels and Modulation (Release 9) specification. It provides channel estimation, demodulation and decoding.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lte_pucch_receiver;v=v2_0;d=pb018-lte-pucch-receiver.pdf">
		</ProductGuide>
		<VersionInfo value="doc/lte_pucch_receiver_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="7">
		</CoreRevision>
		<ComponentPath value="xilinx/lte_pucch_receiver_v2_0/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Telecommunications">
			</Taxonomy>
			<Taxonomy value="/Communication_&amp;_Networking/Wireless">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Licensing>
			<LicenseKeys>
				<LicenseKey value="lte_pucch_receiver@2013.03">
				</LicenseKey>
			</LicenseKeys>
			<PaymentRequired value="true">
			</PaymentRequired>
		</Licensing>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:lte_pucch_receiver:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<Documents>
			<Document value="doc/lte_pucch_receiver_v2_0_changelog.txt" displayName="lte_pucch_receiver_v2_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:pcie3_7x:4.0">
		</VLNV>
		<DisplayName value="Virtex-7 FPGA Gen3 Integrated Block for PCI Express">
		</DisplayName>
		<Description value="The Xilinx 7 Series Gen3 Integrated Block for PCI Express (1-lane, 2-lane, 4-lane, and 8-lane) in conjunction with flexible 7-Series architectural features such as integrated GTs (Gigabit Transceivers) and BRAM (Block RAMs) are used to implement a PCI Express Base Specification v3.0 compliant PCI Express Endpoint.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=pcie3_7x;v=v4_0;d=pg023_v7_pcie_gen3.pdf">
		</ProductGuide>
		<VersionInfo value="doc/pcie3_7x_v4_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/pcie3_7x_v4_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="qvirtex7">
				<RegExpSupport status="Production" name="xq7vx(330|690|980)(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtex7">
				<RegExpSupport status="Production" name="xc7vh(580|870)(.*)">
				</RegExpSupport>
				<RegExpSupport status="Production" name="xc7vx(330|415|550|690|980|1140)(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Standard_Bus_Interfaces/PCI_Express">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:pcie3_7x:1.3">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie3_7x:1.4">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie3_7x:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie3_7x:2.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie3_7x:2.2">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:pcie3_7x:3.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:sem_ultra:2.0">
		</VLNV>
		<DisplayName value="UltraScale Soft Error Mitigation">
		</DisplayName>
		<Description value="The Xilinx Soft Error Mitigation IP solution provides a pre-verified design which can detect and optionally correct and classify soft errors in Configuration Memory.  A soft error is an unintended change to the state of memory bits caused by ionizing radiation.  The solution does not prevent soft errors; rather, it provides users with a method to better manage the system-level effects of these events.  Intelligent management of these events can increase reliability and availability, and reduce system maintenance and downtime costs.  This Soft Error Mitigation IP is for the UltraScale FPGAs and newer architectures.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sem_ultra;v=v2_0;d=pg187-ultrascale-sem.pdf">
		</ProductGuide>
		<VersionInfo value="doc/sem_ultra_v2_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="xilinx/sem_ultra_v2_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="kintexu">
				<RegExpSupport status="Beta" name="xcku035(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcku040(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcku060(.*)">
				</RegExpSupport>
				<RegExpSupport status="Beta" name="xcku075(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcku115(.*)">
				</RegExpSupport>
			</Family>
			<Family name="virtexu">
				<RegExpSupport status="Beta" name="xcvu065(.*)">
				</RegExpSupport>
				<RegExpSupport status="Beta" name="xcvu080(.*)">
				</RegExpSupport>
				<RegExpSupport status="Pre-Production" name="xcvu095(.*)">
				</RegExpSupport>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/FPGA_Features_and_Design/Soft_Error_Mitigation">
			</Taxonomy>
		</Taxonomies>
		<VendorURL value="http://www.xilinx.com/products/intellectual-property/SEM.htm">
		</VendorURL>
		<DesignToolContexts>
			<DesignTool value="Vivado">
			</DesignTool>
		</DesignToolContexts>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_dwidth_converter:2.1">
		</VLNV>
		<DisplayName value="AXI Data Width Converter">
		</DisplayName>
		<Description value="The AXI Data Width Converter IP provides the facility to increase or decrease the data width of WDATA and RDATA between an AXI4/AXI3/AXI4-Lite master and slave.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_dwidth_converter_v2_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="5">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_dwidth_converter_v2_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_dwidth_converter:2.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_interconnect:2.1">
		</VLNV>
		<DisplayName value="AXI Interconnect">
		</DisplayName>
		<Description value="The AXI Interconnect IP connects one or more AXI memory-mapped master devices to one or more AXI memory mapped slave devices">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_interconnect_v2_1_changelog.txt">
		</VersionInfo>
		<SupportsAppCore value="true">
		</SupportsAppCore>
		<CoreRevision value="6">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_interconnect_v2_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axi_interconnect:2.0">
			</Upgrade>
		</UpgradesFrom>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:xfft:7.2">
		</VLNV>
		<DisplayName value="Fast Fourier Transform">
		</DisplayName>
		<Description value="Hidden core, for use as a subcore by cores that need a pre-AXI FFT">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<HideInGui value="true">
		</HideInGui>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="xilinx/xfft_v7_2/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Hidden" name="ALL">
				</Part>
			</Family>
		</Families>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:xfft:7.1">
			</Upgrade>
		</UpgradesFrom>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axis_dwidth_converter:1.1">
		</VLNV>
		<DisplayName value="AXI4-Stream Data Width Converter">
		</DisplayName>
		<Description value="The AXI4-Stream Data Widith Converter IP provides the infrastructure to change the data path width between a AXI4-Stream master and slave.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axis_dwidth_converter_v1_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="xilinx/axis_dwidth_converter_v1_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:axis_dwidth_converter:1.0">
			</Upgrade>
		</UpgradesFrom>
		<Interfaces>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:iomodule:3.0">
		</VLNV>
		<DisplayName value="IOModule">
		</DisplayName>
		<Description value="LMB module which includes plenty of I/O peripherals">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=iomodule;v=v3_0;d=pg111-iomodule.pdf">
		</ProductGuide>
		<VersionInfo value="doc/iomodule_v3_0_changelog.txt">
		</VersionInfo>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="xilinx/iomodule_v3_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexum">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynque">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded Processing/Utility">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:ip:iomodule:1.01.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:iomodule:1.02.a">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:iomodule:1.02.b">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:iomodule:2.0">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:iomodule:2.1">
			</Upgrade>
			<Upgrade value="xilinx.com:ip:iomodule:2.2">
			</Upgrade>
		</UpgradesFrom>
		<Documents>
			<Document value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=iomodule;v=v3_0;d=pg111-iomodule.pdf" displayName="ipdoc?c=iomodule;v=v3_0;d=pg111-iomodule.pdf" fileType="PDF file">
			</Document>
			<Document value="doc/iomodule_v3_0_changelog.txt" displayName="iomodule_v3_0_changelog.txt" fileType="Text file">
			</Document>
		</Documents>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:axi_mmu:2.1">
		</VLNV>
		<DisplayName value="AXI MMU">
		</DisplayName>
		<Description value="The AXI MMU IP provides addres range decoding and remapping services for AXI Interconnect.">
		</Description>
		<ProductGuide value="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf">
		</ProductGuide>
		<VersionInfo value="doc/axi_mmu_v2_1_changelog.txt">
		</VersionInfo>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="xilinx/axi_mmu_v2_1/component.xml">
		</ComponentPath>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_2">
		</AutoFamilySupport>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorURL value="http://www.xilinx.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="logicbricks.com:logicbricks:logibmp:0.0">
		</VLNV>
		<DisplayName value="Bitmap 2.5D Graphics Accelerator">
		</DisplayName>
		<Description value="The logiBMP is 2.5D graphics accelerator, designed for speed up graphics operations with bitmaps. The logiBMP transforms and copies bitmaps from or to the video memory. The resulting (transformed) bitmap is created as a combination of the content of source memory region and parameters stored in logiBMP registers. This IP core significantly increases performance of several graphic (GUI) operations: bitmap rotation, bitmap geometrical transformation, bitmap resizing, rectangle drawing  and similar operations. At the same time it frees the CPU for other system tasks. The core is designed for integration with Xylon&apos;s logiCVC-ML (Multi Layer Alpha Blending Compact Video Controller),  logiMEM (flexible SDR/DDR/DDR2 memory controller) and logiMEM_arb (Spartan6 based DDR/DDR2/DDR3 memory controller), but it can also be easily integrated into other third-party designed SoC. It supports  Xilinx® Zynq TM-7000 Ap SoC and all Xilinx FPGA families.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<AdvertisementIP value="true">
		</AdvertisementIP>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="partners/xylon/logibmp/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
			<Taxonomy value="/Alliance_Partners/Xylon">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xylon">
		</VendorDisplayName>
		<VendorURL value="http://www.logicbricks.com/Products/logiBMP.aspx">
		</VendorURL>
		<AdvertisementURL value="http://www.xilinx.com/products/intellectual-property/1-8DYF-2248.htm">
		</AdvertisementURL>
	</IP>
	<IP>
		<VLNV value="logicbricks.com:logicbricks:logi3d:0.0">
		</VLNV>
		<DisplayName value="Scalable 3D Graphics Accelerator">
		</DisplayName>
		<Description value="The logi3D is a parametrizable and scalable Graphics Processing Unit (GPU) IP core that allows advanced and highly customized graphic controller designs. The logi3D Scalable 3D Graphics Accelerator IP core is specifically designed for the new Xilinx Zynq-7000 All Programmable (AP) SoCs. The logi3D enables designers to add attractive 2D and 3D graphics, including advanced Graphical User Interfaces (GUI), to their Xilinx Zynq-7000 AP SoC. This high performing 3D graphics processing unit (GPU) can be implemented with other soft IP cores in Zynq-7000 AP&apos;s programmable logic and interfaced with an industry-standard ARM dual-core Cortex-A9 MPCoreTM processing system available on the same chip. Due to its AMBA AXI4 compliance the logi3D IP core can also be implemented in Xilinx 7 Series and other Xilinx FPGA families as a graphics coprocessor in various ASSP plus FPGA combinations.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<AdvertisementIP value="true">
		</AdvertisementIP>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="partners/xylon/logi3d/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
			<Taxonomy value="/Alliance_Partners/Xylon">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xylon">
		</VendorDisplayName>
		<VendorURL value="http://www.logicbricks.com/Products/logi3D.aspx">
		</VendorURL>
		<AdvertisementURL value="http://www.xilinx.com/products/intellectual-property/1-1P022M.htm">
		</AdvertisementURL>
	</IP>
	<IP>
		<VLNV value="logicbricks.com:logicbricks:logibitblt:0.0">
		</VLNV>
		<DisplayName value="2D Graphics Accelerator Bit Block Transfer">
		</DisplayName>
		<Description value="The logiBITBLT is a BIT Block Transfer IP core. It transfers a block of data from one memory region (source) to another memory region (destination). It mainly copies bitmaps from/to (video) memory. The logiBITBLT can perform logical operations during this data transfer. Resulting bitmap is a combination of source memory region content, destination memory region content, and some pattern data. It significantly increases performance of the most common graphic operations while at the same time frees the CPU for other system tasks. The IP core is especially efficient in the Unified Memory Architecture (UMA) designs.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<AdvertisementIP value="true">
		</AdvertisementIP>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="partners/xylon/logibitblt/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
			<Taxonomy value="/Alliance_Partners/Xylon">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xylon">
		</VendorDisplayName>
		<VendorURL value="http://www.logicbricks.com/Products/logiBITBLT.aspx">
		</VendorURL>
		<AdvertisementURL value="http://www.xilinx.com/products/intellectual-property/1-1QVE2H.htm">
		</AdvertisementURL>
	</IP>
	<IP>
		<VLNV value="logicbricks.com:logicbricks:logiview:0.0">
		</VLNV>
		<DisplayName value="Perspective Transformation and Lens Correction Image Processor">
		</DisplayName>
		<Description value="The logiVIEW– Perspective Transformation and Lens Correction Image Processor is Xylon’s IP core designed for image processing. Main logiVIEW functionalities are various geometrical transformations which include: cropping, resizing, rotating or translating images, correcting lens distortion and using an arbitrary non-linear transformation described in memory look-up table (MLUT). logiVIEW IP core comes with an intuitive and easy to use Calibration Software which enables you to calibrate lenses with arbitrary field of view, to create custom views and preview your results. It allows you to trim your configuration until fully satisfied and then export parameters which can be simply copied to a non volatile memory and applied to your logiVIEW system. The logiVIEW is core primarily designed for Xilinx® architectures. It can be easily integrated with Xylon’s logiCVC family of video controllers (Compact Video Controller or Multilayer Compact Video Controller), logiBAYER (Color Camera Sensor Bayer Decoder) and logiWIN (Versatile Video Controller). It can be also easily integrated into other, third-party designed SoC systems.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<AdvertisementIP value="true">
		</AdvertisementIP>
		<CoreRevision value="4">
		</CoreRevision>
		<ComponentPath value="partners/xylon/logiview/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
			<Taxonomy value="/Alliance_Partners/Xylon">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xylon">
		</VendorDisplayName>
		<VendorURL value="http://www.logicbricks.com/Products/logiVIEW.aspx">
		</VendorURL>
		<AdvertisementURL value="http://www.xilinx.com/products/intellectual-property/1-1P024E.htm">
		</AdvertisementURL>
	</IP>
	<IP>
		<VLNV value="logicbricks.com:logicbricks:logicvc:0.0">
		</VLNV>
		<DisplayName value="Multilayer Video Controller">
		</DisplayName>
		<Description value="The logiCVC-ML - Compact Multilayer Video Controller is a graphics/video display controller optimized for Xilinx Zynq-7000 All Programmable (AP) SoC and FPGA devices. logiCVC-ML rich feature set is optimal for embedded electronic devices. It provides all the necessary control signals to interface directly with LCD and other flat panel displays. A wide veriaty of LCD doisplay types is supported. Its compact size, low slice count utilization can be additionaly decreased through feature set configuration by VHDL code parameterization. Its functions include refreshing the display image by reading the video memory and converting the read data into a data stream accaptable for the display interface. It also generates control signals for the display. Multilayer support provides alpha blending, transparency, hardware cursors and fast scrolling by using low CPU processing power. By means of an external video digital to analog converter (DAC) it also controls S-Video, composite video devices and  CRT displays. Additionally, Digital Visual Interface (DVI) compliant displays can be controlled by using the appropriate devices.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<AdvertisementIP value="true">
		</AdvertisementIP>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="partners/xylon/logicvc/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Video_&amp;_Image_Processing">
			</Taxonomy>
			<Taxonomy value="/Alliance_Partners/Xylon">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xylon">
		</VendorDisplayName>
		<VendorURL value="http://www.logicbricks.com/Products/logiCVC-ML.aspx">
		</VendorURL>
		<AdvertisementURL value="http://www.xilinx.com/products/intellectual-property/logiCVC-ML.htm">
		</AdvertisementURL>
	</IP>
	<IP>
		<VLNV value="logicbricks.com:logicbricks:logii2c:0.0">
		</VLNV>
		<DisplayName value="I2C Bus Master Controller">
		</DisplayName>
		<Description value="Single master I2C controller. I2C is a two wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. It is most suitable for applications requiring occasional communication over a short distance between many devices. The I2C standard is a true multi-master bus, including collision detection and arbitration that prevents data corruption when two or more masters attempt to control the bus simultaneously.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<AdvertisementIP value="true">
		</AdvertisementIP>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="partners/xylon/logii2c/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral">
			</Taxonomy>
			<Taxonomy value="/Alliance_Partners/Xylon">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xylon">
		</VendorDisplayName>
		<VendorURL value="http://www.logicbricks.com/Products/logiI2C.aspx">
		</VendorURL>
		<AdvertisementURL value="http://www.xilinx.com/products/intellectual-property/1-2EFA6A.htm">
		</AdvertisementURL>
	</IP>
	<IP>
		<VLNV value="logicbricks.com:logicbricks:logii2s:0.0">
		</VLNV>
		<DisplayName value="Audio I2S Transmitter/Receiver">
		</DisplayName>
		<Description value="The logiI2S is a multiport I2S (Inter-IC Sound bus) controller. It provides an interface to the I2S which is commonly used for transporting stereo audio data between processors and codecs. The I2S bus transports audio data using three lines, bit clock, word select signal and a serial data link. The logi2s supports Xilinx Zynq-7000 All Programmable (AP) SoC and all Xilinx FPGA families. It supports up to eight I2S individual instances, where each can be configured as receiver or transmitter, clock master or slave and word select master or slave. Through the user generic parameters it can be configured active clock edge, TX and RX FIFO depth from 512 up to 4096 samples (L+ R word) with word length up to 16 bits. The logi2s supports three different justification modes: normal (corresponds to the mode specified in the I2S specification by Philips), left and right. Supports AXI4-Lite slave interface.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<AdvertisementIP value="true">
		</AdvertisementIP>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="partners/xylon/logii2s/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Communication_&amp;_Networking/Serial_Interfaces">
			</Taxonomy>
			<Taxonomy value="/Alliance_Partners/Xylon">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xylon">
		</VendorDisplayName>
		<VendorURL value="http://www.logicbricks.com/Products/logiI2S.aspx">
		</VendorURL>
		<AdvertisementURL value="http://www.xilinx.com/products/intellectual-property/1-1P0278.htm">
		</AdvertisementURL>
	</IP>
	<IP>
		<VLNV value="logicbricks.com:logicbricks:logisdhc:0.0">
		</VLNV>
		<DisplayName value="SD Card Host Controller">
		</DisplayName>
		<Description value="logiSDHC is a Secure Digital (SD) card Host Controller IP core from the Xylon logicBRICKS IP core library. It is designed to transfer data from the system memory to the SD card&apos;s data bus, and vice versa. Implemented DMA mechanism enables a fast data transfer requiring minimum CPU activities. logiSDHC IP core is SD Host Controller Standard Specification Version 2.00 compliant. The IP supports non-DMA, standard DMA and Xylon&apos;s proprietary DMA transfers, and enables expansion of embedded systems based on the Xilinx FPGA devices by mass storage capabilities. logiSDHC IP supports Xilinx 7-series and older FPGA families, as well as Zynq-7000 AP SoC. The logiSDHC IP core makes it easy to add SD card peripheral to the embedded (Host) system. It provides a &quot;programmed I/O&quot; method for the Host driver to transfer data using Buffer Data Port register. It also supports data transfer using DMA by implementing DMA algorithm defined in SD Host Controller Standard Specification Version 1.00, also called SDMA (Single Operation DMA). This algorithm defines the data transfer where only one SD command transaction is ecexuted per DMA operation. Memory access for DMA transfers are designed in such a way, that the required memory bandwidth is optimized and kept as low as possible.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<AdvertisementIP value="true">
		</AdvertisementIP>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="partners/xylon/logisdhc/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/Standard_Bus_Interfaces">
			</Taxonomy>
			<Taxonomy value="/Alliance_Partners/Xylon">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Xylon">
		</VendorDisplayName>
		<VendorURL value="http://www.logicbricks.com/Products/logiSDHC.aspx">
		</VendorURL>
		<AdvertisementURL value="http://www.xilinx.com/products/intellectual-property/1-1P025G.htm">
		</AdvertisementURL>
	</IP>
	<IP>
		<VLNV value="nwlogic.com:ip:NWL_AXI_DMA:0.0">
		</VLNV>
		<DisplayName value="AXI DMA Back-End Core">
		</DisplayName>
		<Description value="The Northwest Logic AXI DMA Back-End Core provides high-performance, scatter-gather DMA operation between PCIe and AXI. The core is easily integrated and used in a wide variety of PCI Express/AXI based systems.  Using the core eliminates the need for the user to implement their own DMA and PCIe-AXI bridge design, significantly reducing development time and risk.  The AXI DMA Back-End Core supports multiple independent DMA Engines, provides maximum DMA throughput in both PCIe-&gt;AXI and AXI-&gt;PCIe directions, supports host-based and local descriptors and supports both FIFO and RAM based DMA applications.  The DMA core is available for both Xilinx PCI Express hard cores and Northwest Logic PCI Express soft cores and comes with a PCI Express Testbench.  Northwest Logic also provides a companion Windows and Linux DMA Driver, including an example test application, for a complete out of the box solution.  The AXI DMA Back-End Core is available at numerous PCIe link widths and AXI widths to support a large variety of applications. The AXI DMA Back-End Core is included in the Virtex-7/ Kintex-7/ Zynq/ Virtex-6 connectivity kits for evaluation and is included in the Artix-7/ Spartan-6 for production.">
		</Description>
		<SupportsRdiCustomization value="false">
		</SupportsRdiCustomization>
		<AdvertisementIP value="true">
		</AdvertisementIP>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="partners/nwlogic/NWL_AXI_DMA/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/AXI_Infrastructure">
			</Taxonomy>
			<Taxonomy value="/Embedded_Processing/AXI_Infrastructure/DMA">
			</Taxonomy>
			<Taxonomy value="/Alliance_Partners/Northwest_Logic">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
			<Interface value="AXI4-Stream">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Northwest Logic">
		</VendorDisplayName>
		<AdvertisementURL value="http://www.xilinx.com/products/intellectual-property/1-3y65mk.html">
		</AdvertisementURL>
	</IP>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:startup:1.0">
		</VLNV>
		<Description value="Startup Primitive Interface">
		</Description>
		<XMLFile value="interfaces/startup_v1_0/startup.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:uart:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/uart_v1_0/uart.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie_cfg_mgmt:1.0">
		</VLNV>
		<Description value="Configuration Management register for PCIE Gen2/3 is used to read and write to the Configuration Space registers">
		</Description>
		<XMLFile value="interfaces/pcie_cfg_mgmt_v1_0/pcie_cfg_mgmt.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:signal:clock:1.0">
		</VLNV>
		<Description value="Xilinx Clock Signal Interface">
		</Description>
		<XMLFile value="interfaces/clock_v1_0/clock.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:emc:1.0">
		</VLNV>
		<Description value="external memory controller interface definition, used to define interfaces like EMC and memories.">
		</Description>
		<XMLFile value="interfaces/emc_v1_0/emc.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:icap:1.0">
		</VLNV>
		<Description value="ICAP interface">
		</Description>
		<XMLFile value="interfaces/icap_v1_0/icap.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie2_pl:1.0">
		</VLNV>
		<Description value="Physical Layer Interface for PCIE Gen2 Core enables the user design to inspect the status of the link and link partner and control the link state">
		</Description>
		<XMLFile value="interfaces/pcie2_pl_v1_0/pcie2_pl.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie2_cfg_interrupt:1.0">
		</VLNV>
		<Description value="It defines the Interrupt Interface signals for PCIE Gen2 Core">
		</Description>
		<XMLFile value="interfaces/pcie2_cfg_interrupt_v1_0/pcie2_cfg_interrupt.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_pipe_debug:1.0">
		</VLNV>
		<Description value="Transceiver Pipe Debug Interface for the PCIE Gen3 Core">
		</Description>
		<XMLFile value="interfaces/pcie3_pipe_debug_v1_0/pcie3_pipe_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie_pipe_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interfaces for PCIE Gen2/3 Core">
		</Description>
		<XMLFile value="interfaces/pcie3_pipe_debug_v1_0/pcie_pipe_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:gpio:1.0">
		</VLNV>
		<Description value="General purpose input output interface">
		</Description>
		<XMLFile value="interfaces/gpio_v1_0/gpio.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:hsic:1.0">
		</VLNV>
		<Description value="HSIC interface for USB HSIC capable PHY&apos;s">
		</Description>
		<XMLFile value="interfaces/hsic_v1_0/hsic.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:mbtrace:2.0">
		</VLNV>
		<Description value="MicroBlaze Trace Bus Definition">
		</Description>
		<XMLFile value="interfaces/mbtrace_v2_0/mbtrace.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie_sharedlogic_int_clk:1.0">
		</VLNV>
		<Description value="Shared Logic Internal Clock for PCIE Gen2/3 Core">
		</Description>
		<XMLFile value="interfaces/pcie_sharedlogic_int_clk_v1_0/pcie_sharedlogic_int_clk.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_per_func_status:1.0">
		</VLNV>
		<Description value="Per Function Status Interface for PCIE Gen3 Core provides status data as requested by the user application through the selected function">
		</Description>
		<XMLFile value="interfaces/pcie3_per_func_status_v1_0/pcie3_per_func_status.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:can:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/can_v1_0/can.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:signal:data:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/data_v1_0/data.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_cfg_msi:1.0">
		</VLNV>
		<Description value="Configuration MSI interface allows the user application to set MSI interrupts for the PCIE Gen3 Core">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_msi_v1_0/pcie3_cfg_msi.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:apb:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/apb_v1_0/apb.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:spdif:2.0">
		</VLNV>
		<Description value="SPDIF Bus Definition">
		</Description>
		<XMLFile value="interfaces/spdif_v2_0/spdif.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:zynq_trace:1.0">
		</VLNV>
		<Description value="TPIU (Trace Port Interface Unit) uses this interface to output trace data">
		</Description>
		<XMLFile value="interfaces/zynq_trace_v1_0/zynq_trace.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie_7x_sideband:1.0">
		</VLNV>
		<Description value="PCIE Side band signals">
		</Description>
		<XMLFile value="interfaces/pcie_7x_sideband_v1_0/pcie_7x_sideband.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_cfg_mesg_tx:1.0">
		</VLNV>
		<Description value="The Configuration Transmit Message Interface is used by the user application to transmit messages to the PCIE Gen3 Core. The user application supplies the transmit message type and data information to the core, which responds with the DONE signal">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_mesg_tx_v1_0/pcie3_cfg_mesg_tx.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:ahblite:1.0">
		</VLNV>
		<Description value="AMBA AHB Lite interface">
		</Description>
		<XMLFile value="interfaces/ahblite_v1_0/ahblite.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:ulpi:1.0">
		</VLNV>
		<Description value="UTMI Low Pin Interface definition, used to define interfaces in IP&apos;s like USB">
		</Description>
		<XMLFile value="interfaces/ulpi_v1_0/ulpi.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:trigger:1.0">
		</VLNV>
		<Description value="This comprises of two ports TRIG (required) and TRIG_ACK (required) ports. When the interface is configured as a Master, external processor or ILA generates a trigger through TRIG port to mark a debugger event or hardware event. When configured as a Slave, external processor or ILA receives trigger from an external master to capture processor/hardware event.">
		</Description>
		<XMLFile value="interfaces/trigger_v1_0/trigger.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:signal:video_frame_sync:1.0">
		</VLNV>
		<Description value="Video Frame Sync Interface">
		</Description>
		<XMLFile value="interfaces/video_frame_sync_v1_0/video_frame_sync.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:acc_handshake:1.0">
		</VLNV>
		<Description value="Accelerator Handshake Interface">
		</Description>
		<XMLFile value="interfaces/acc_handshake_v1_0/acc_handshake.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:vga:1.0">
		</VLNV>
		<Description value="VGA interface definition, used in TFT controller">
		</Description>
		<XMLFile value="interfaces/vga_v1_0/vga.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:drp:1.0">
		</VLNV>
		<Description value="Dynamic Reconfiguration Port (DRP)">
		</Description>
		<XMLFile value="interfaces/drp_v1_0/drp.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:epc:1.0">
		</VLNV>
		<Description value="external peripheral controller interface definition">
		</Description>
		<XMLFile value="interfaces/epc_v1_0/epc.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:onsg_proc:1.0">
		</VLNV>
		<Description value="Processor interface for OTN IP Blocks">
		</Description>
		<XMLFile value="interfaces/onsg_proc_v1_0/onsg_proc.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:user:dp_main_lnk:1.0">
		</VLNV>
		<Description value="Deprecated - please migrate to xilinx.com:interface:dp_main_lnk:1.0.  To move video stream through these high speed I/O from source to sink core">
		</Description>
		<XMLFile value="interfaces/user_dp_main_lnk_v1_0/dp_main_lnk.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie2_cfg_err:1.0">
		</VLNV>
		<Description value="It is a user application error reporting interface for PCIE Gen2 Core">
		</Description>
		<XMLFile value="interfaces/pcie2_cfg_err_v1_0/pcie2_cfg_err.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:bram:1.0">
		</VLNV>
		<Description value="Xilinx Block RAM interface">
		</Description>
		<XMLFile value="interfaces/bram_v1_0/bram.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_cfg_msix:1.0">
		</VLNV>
		<Description value="Configuration MSIx interface allows the user application to set MSIx interrupts for the PCIE Gen3 Core">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_msix_v1_0/pcie3_cfg_msix.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:gt:1.0">
		</VLNV>
		<Description value="GT interface">
		</Description>
		<XMLFile value="interfaces/gt_v1_0/gt.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:cap:1.0">
		</VLNV>
		<Description value="Configuration Access Port arbitration interface">
		</Description>
		<XMLFile value="interfaces/cap_v1_0/cap.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie2_cfg_status:1.0">
		</VLNV>
		<Description value="Configuration Status Interface provides information on how the PCIE Gen2 core is configured">
		</Description>
		<XMLFile value="interfaces/pcie2_cfg_status_v1_0/pcie2_cfg_status.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:signal:interrupt:1.0">
		</VLNV>
		<Description value="Xilinx Interrupt Signal Interface">
		</Description>
		<XMLFile value="interfaces/interrupt_v1_0/interrupt.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:xgmii:1.0">
		</VLNV>
		<Description value="10-Gigabit Ethernet Media Independent Interface">
		</Description>
		<XMLFile value="interfaces/xgmii_v1_0/xgmii.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie_7x_mgt:1.0">
		</VLNV>
		<Description value="PCIe Serial Link Interface">
		</Description>
		<XMLFile value="interfaces/pcie_7x_mgt_v1_0/pcie_7x_mgt.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_cfg_status:1.0">
		</VLNV>
		<Description value="Configuration Status Interface for PCIE Gen3 Core provides information on how the core is configured.">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_status_v1_0/pcie3_cfg_status.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:ddr4:1.0">
		</VLNV>
		<Description value="bus definition for DDR4">
		</Description>
		<XMLFile value="interfaces/ddr4_v1_0/ddr4.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:jtag:1.0">
		</VLNV>
		<Description value="Provides debug access via a standard JTAG debug interface">
		</Description>
		<XMLFile value="interfaces/jtag_v1_0/jtag.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:video_timing:2.0">
		</VLNV>
		<Description value="Video synchronization and timing signals.">
		</Description>
		<XMLFile value="interfaces/video_timing_v2_0/video_timing.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:raw_switchable:1.0">
		</VLNV>
		<Description value="Raw data format for connecting as 4x80 or 10x32 bit data bus">
		</Description>
		<XMLFile value="interfaces/raw_switchable_v1_0/raw_switchable.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_cfg_interrupt:1.0">
		</VLNV>
		<Description value="Configuration Interrupt Control Interface fpr PCIE Gen3 Core allows the user application to set Legacy PCIE INterrupts">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_interrupt_v1_0/pcie3_cfg_interrupt.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:sfp:1.0">
		</VLNV>
		<Description value="Bus interface between a GT and a connected SFP">
		</Description>
		<XMLFile value="interfaces/sfp_v1_0/sfp.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pipe_clock:1.0">
		</VLNV>
		<Description value="Pipe Clock Interface">
		</Description>
		<XMLFile value="interfaces/pipe_clock_v1_0/pipe_clock.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:mdio:1.0">
		</VLNV>
		<Description value="Management Data IO interface">
		</Description>
		<XMLFile value="interfaces/mdio_v1_0/mdio.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:diff_analog_io:1.0">
		</VLNV>
		<Description value="Differential Analog IO interface for VP/VN and VAUXP[15:0]/VAUXN[15:0]">
		</Description>
		<XMLFile value="interfaces/diff_analog_io_v1_0/diff_analog_io.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:ahblite:2.0">
		</VLNV>
		<Description value="AMBA AHB Lite interface">
		</Description>
		<XMLFile value="interfaces/ahblite_v2_0/ahblite.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_7x_sideband:1.0">
		</VLNV>
		<Description value="PCIE Gen3 Sideband signal interface">
		</Description>
		<XMLFile value="interfaces/pcie3_7x_sideband_v1_0/pcie3_7x_sideband.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:signal:clockenable:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/clockenable_v1_0/clockenable.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:onsg_fec:1.0">
		</VLNV>
		<Description value="FEC Interface for Framer blocks">
		</Description>
		<XMLFile value="interfaces/onsg_fec_v1_0/onsg_fec.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:ptp:1.0">
		</VLNV>
		<Description value="The PTP interface connected to the Ethernet controller provide the capability to handle IEEE-1588 precision time protocol (PTP) signaling">
		</Description>
		<XMLFile value="interfaces/ptp_v1_0/ptp.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:mcsio_bus:1.0">
		</VLNV>
		<Description value="MicroBlaze MCS I/O Bus Definition">
		</Description>
		<XMLFile value="interfaces/mcsio_bus_v1_0/mcsio_bus.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:aximm:1.0">
		</VLNV>
		<Description value="AMBA AXI Interface">
		</Description>
		<XMLFile value="interfaces/aximm_v1_0/aximm.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:diff_clock:1.0">
		</VLNV>
		<Description value="Differential Clock Interface">
		</Description>
		<XMLFile value="interfaces/diff_clock_v1_0/diff_clock.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:fifo_write:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/fifo_v1_0/fifo_write.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:fifo_read:1.0">
		</VLNV>
		<Description value="FIFO read interface">
		</Description>
		<XMLFile value="interfaces/fifo_v1_0/fifo_read.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:mbinterrupt:1.0">
		</VLNV>
		<Description value="MicroBlaze Interrupt Bus Interface">
		</Description>
		<XMLFile value="interfaces/mbinterrupt_v1_0/mbinterrupt.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_transmit_fc:1.0">
		</VLNV>
		<Description value="Transmit Flow Control Interface for PCIE Gen3 Core is used by the user application to request which flow Control information the core provides. This interface provides the Posted/Non-Posted Header Flow Control Credits, Posted/Non-Posted Data Flow Control Credits, the Completion Header Flow Control Credits and Completion Data Flow Control Credits to User application based upon the setting flow control select input to the core">
		</Description>
		<XMLFile value="interfaces/pcie3_transmit_fc_v1_0/pcie3_transmit_fc.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:iic:1.0">
		</VLNV>
		<Description value="IIC Interface">
		</Description>
		<XMLFile value="interfaces/iic_v1_0/iic.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:dp_vid:1.0">
		</VLNV>
		<Description value="Video interface is to access pixel data">
		</Description>
		<XMLFile value="interfaces/dp_vid_v1_0/dp_vid.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:gmii:1.0">
		</VLNV>
		<Description value="Gigabit Media Independent Interface">
		</Description>
		<XMLFile value="interfaces/gmii_v1_0/gmii.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:sdio:1.0">
		</VLNV>
		<Description value="SDIO peripheral controller interface controls communication with SDIO devices, SD memory, and MMC cards">
		</Description>
		<XMLFile value="interfaces/sdio_v1_0/sdio.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:rgmii:1.0">
		</VLNV>
		<Description value="DDR bus I/F between a 10/100/1000Mbps Ethernet MAC and a PHY">
		</Description>
		<XMLFile value="interfaces/rgmii_v1_0/rgmii.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie_cfg_fc:1.0">
		</VLNV>
		<Description value="Configuration Flow Control for PCIE Gen2/3 Core.">
		</Description>
		<XMLFile value="interfaces/pcie_cfg_fc_v1_0/pcie_cfg_fc.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:hdmi:1.0">
		</VLNV>
		<Description value="HDMI Interface">
		</Description>
		<XMLFile value="interfaces/hdmi_v1_0/hdmi.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:acemm:1.0">
		</VLNV>
		<Description value="AMBA ACE Interface">
		</Description>
		<XMLFile value="interfaces/acemm_v1_0/acemm.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:lmb:1.0">
		</VLNV>
		<Description value="Local Memory Bus (LMB) Definition">
		</Description>
		<XMLFile value="interfaces/lmb_v1_0/lmb.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:spi:1.0">
		</VLNV>
		<Description value="Serial Peripheral Interface">
		</Description>
		<XMLFile value="interfaces/spi_v1_0/spi.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_user_tph:1.0">
		</VLNV>
		<Description value="Transaction Processing Hint (TPH) Interface for PCIE Gen3 Core">
		</Description>
		<XMLFile value="interfaces/pcie3_user_tph_v1_0/pcie3_user_tph.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:axis:1.0">
		</VLNV>
		<Description value="AMBA AXI4-Stream Interface">
		</Description>
		<XMLFile value="interfaces/axis_v1_0/axis.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:signal:video_frame_ptr:1.0">
		</VLNV>
		<Description value="Video Frame Pointer Interface">
		</Description>
		<XMLFile value="interfaces/video_frame_ptr_v1_0/video_frame_ptr.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie_qpll_drp:1.0">
		</VLNV>
		<Description value="External GT Common Ports for Sharing for PCIE Gen2/3 Core">
		</Description>
		<XMLFile value="interfaces/pcie_qpll_drp_v1_0/pcie_qpll_drp.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_cfg_msg_received:1.0">
		</VLNV>
		<Description value="Configuration Received message Interface for PCIE Gen3 core indicates the logic that a decodable message from the link, the parameters associated with the data and type of message have been received">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_msg_received_v1_0/pcie3_cfg_msg_received.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:bscan:1.0">
		</VLNV>
		<Description value="Boundary Scan (BSCAN) Bus Definition">
		</Description>
		<XMLFile value="interfaces/bscan_v1_0/bscan.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:cpri_iq:1.0">
		</VLNV>
		<Description value="CPRI I/Q Interface for sending and receiving sample data and synchronization information">
		</Description>
		<XMLFile value="interfaces/cpri_iq_v1_0/cpri_iq.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:jtag:2.0">
		</VLNV>
		<Description value="Provides debug access via a standard JTAG debug interface">
		</Description>
		<XMLFile value="interfaces/jtag_v2_0/jtag.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:sgmii:1.0">
		</VLNV>
		<Description value="Bus interface between a GT and a connected PHY">
		</Description>
		<XMLFile value="interfaces/sgmii_v1_0/sgmii.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:rmii:1.0">
		</VLNV>
		<Description value="Reduced Media Independent Interface (RMII) is an interface used in ethernet designs to insulate Media Access">
		</Description>
		<XMLFile value="interfaces/rmii_v1_0/rmii.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie2_cfg_control:1.0">
		</VLNV>
		<Description value="Configuration Control Interface for PCIE Gen2 Core allows a broad range of information exchange between the user application and the core">
		</Description>
		<XMLFile value="interfaces/pcie2_cfg_control_v1_0/pcie2_cfg_control.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:cpri_vendor:1.0">
		</VLNV>
		<Description value="CPRI Vendor Specific Interface">
		</Description>
		<XMLFile value="interfaces/cpri_vendor_v1_0/cpri_vendor.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:dp_main_lnk:1.0">
		</VLNV>
		<Description value="To move video stream through these high speed I/O from source to sink core">
		</Description>
		<XMLFile value="interfaces/dp_main_lnk_v1_0/dp_main_lnk.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:sdi_native:1.0">
		</VLNV>
		<Description value="bus definition for SDI that used between SDI with video block or Aux block">
		</Description>
		<XMLFile value="interfaces/sdi_native_v1_0/sdi_native.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:evntbus:1.0">
		</VLNV>
		<Description value="The event bus in ARM processors provide a low-latency and direct mechanism to transfer status and implement a wake mechanism for the Application processing unit (APU)">
		</Description>
		<XMLFile value="interfaces/evntbus_v1_0/evntbus.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:mbdebug:3.0">
		</VLNV>
		<Description value="MicroBlaze Debug Bus Interface">
		</Description>
		<XMLFile value="interfaces/mbdebug_v3_0/mbdebug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:dp_aux:1.0">
		</VLNV>
		<Description value="Auxiliary interface is to access video register data">
		</Description>
		<XMLFile value="interfaces/dp_aux_v1_0/dp_aux.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:acc_fifo_read:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/acc_fifo_v1_0/acc_fifo_read.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:acc_fifo_write:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/acc_fifo_v1_0/acc_fifo_write.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:signal:reset:1.0">
		</VLNV>
		<Description value="Xilinx Reset Signal Interface">
		</Description>
		<XMLFile value="interfaces/reset_v1_0/reset.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_cfg_control:1.0">
		</VLNV>
		<Description value="Configuration Control Interface for PCIE Gen3 core allows a broad range of information exchange between the user application and the core.">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_control_v1_0/pcie3_cfg_control.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie3_cfg_ext:1.0">
		</VLNV>
		<Description value="The Configuration Extend interface allows the PCIE Gen3 core to transfer configuration information with the user application when externally implemented configuration registers are implemented.">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_ext_v1_0/pcie3_cfg_ext.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:dvi:1.0">
		</VLNV>
		<Description value="DVI interface used for AXI TFT controller">
		</Description>
		<XMLFile value="interfaces/dvi_v1_0/dvi.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:spdif:1.0">
		</VLNV>
		<Description value="SPDIF Bus Definition">
		</Description>
		<XMLFile value="interfaces/spdif_v1_0/spdif.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0">
		</VLNV>
		<Description value="Configuration Message Received Interface for PCIE Gen2 Core indicates to th elogic that a decodable message from the link, parameters associated with th edata and type of message received">
		</Description>
		<XMLFile value="interfaces/pcie2_cfg_msg_rcvd_v1_0/pcie2_cfg_msg_rcvd.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:mii:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/mii_v1_0/mii.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:cpri_hdlc:1.0">
		</VLNV>
		<Description value="High Level Data Link Control Interface for CPRI">
		</Description>
		<XMLFile value="interfaces/cpri_hdlc_v1_0/cpri_hdlc.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:vid_io:1.0">
		</VLNV>
		<Description value="Video interface bus which includes data, syncs, and blanks.">
		</Description>
		<XMLFile value="interfaces/vid_io_v1_0/vid_io.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:interface:ddrx:1.0">
		</VLNV>
		<Description value="Common bus definition for DDR2/DDR3/LPDDR etc">
		</Description>
		<XMLFile value="interfaces/ddrx_v1_0/ddrx.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_startup_io:startup_io:1.0">
		</VLNV>
		<Description value="STARTUP signal interface">
		</Description>
		<XMLFile value="xilinx/axi_quad_spi_v3_2/startup_io.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_ten_gig_eth_pcs_pma:training:2.0">
		</VLNV>
		<Description value="Training Interface">
		</Description>
		<XMLFile value="xilinx/ten_gig_eth_pcs_pma_v6_0/interfaces/training.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_ten_gig_eth_pcs_pma:transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface">
		</Description>
		<XMLFile value="xilinx/ten_gig_eth_pcs_pma_v6_0/interfaces/transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_rxaui:transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface">
		</Description>
		<XMLFile value="xilinx/rxaui_v4_3/interfaces/transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_7x:pcie3_ext_pipe:1.0">
		</VLNV>
		<Description value="PCIe Gen3 core External PIPE Interface">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_ext_pipe.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_7x:pcie3_ext_pipe_ep_legacy:1.0">
		</VLNV>
		<Description value="PCIe Gen3 core External PIPE Interface">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_ext_pipe_ep_legacy.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_7x:pcie3_ext_pipe_ep:1.0">
		</VLNV>
		<Description value="PCIe Gen3 core External PIPE Interface">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_ext_pipe_ep.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_7x:pcie3_7x_transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_7x_transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:int_shared_logic:1.0">
		</VLNV>
		<Description value="PCIE3 Ultrascale Internal Shared Logic Interface">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_us_int_shared_logic.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:pcie3_us_transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface for Ultrascale">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_us_transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:ext_shared_logic:1.0">
		</VLNV>
		<Description value="PCIE3 Ultrascale External Shared Logic Interface">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_us_ext_shared_logic.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_interlaken:gt_ports_int:2.0">
		</VLNV>
		<Description value="GT Vector Interface">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/gt_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_interlaken:shared_logic_ports_int:2.0">
		</VLNV>
		<Description value="Shared Logic Vector Interface">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/shared_logic_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_interlaken:cntrl_status_ports_int:2.0">
		</VLNV>
		<Description value="Statistic Vector Interface">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/cntrl_status_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_interlaken:drp_ports_int:2.0">
		</VLNV>
		<Description value="DRP Vector Interface">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/drp_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_interlaken:retransmission_ports_int:2.0">
		</VLNV>
		<Description value="Shared Logic Vector Interface">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/retransmission_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_interlaken:bypass_ports_int:2.0">
		</VLNV>
		<Description value="BYPASS Vector Interface">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/bypass_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_interlaken:lbus_ports_int:2.0">
		</VLNV>
		<Description value="LBUS Vector Interface">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/lbus_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cmac:gt_ports_int:2.0">
		</VLNV>
		<Description value="GT Vector Interface">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/gt_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cmac:shared_logic_ports_int:2.0">
		</VLNV>
		<Description value="Shared Logic Vector Interface">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/shared_logic_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cmac:ieee_1588_ports_int:2.0">
		</VLNV>
		<Description value="IEEE 1588 Vector Interface">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/ieee_1588_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cmac:drp_ports_int:2.0">
		</VLNV>
		<Description value="DRP Vector Interface">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/drp_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cmac:statistics_ports_int:2.0">
		</VLNV>
		<Description value="Statistic Vector Interface">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/statistics_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cmac:ctrl_ports_int:2.0">
		</VLNV>
		<Description value="Control Vector Interface">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/ctrl_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cmac:flowctrl_ports_int:2.0">
		</VLNV>
		<Description value="Flow Control Vector Interface">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/flowctrl_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cmac:lbus_ports_int:2.0">
		</VLNV>
		<Description value="LBUS Vector Interface">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/lbus_ports_int.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:user:zynq_fifo_gem:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/zynq_ultra_ps_e_v1_0/zynq_fifo_gem.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:user:zynq_ftm:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/zynq_ultra_ps_e_v1_0/zynq_ftm.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_ten_gig_eth_mac:statistics:2.0">
		</VLNV>
		<Description value="Statistic Vector Interface">
		</Description>
		<XMLFile value="xilinx/ten_gig_eth_mac_v15_0/interfaces/statistics.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_ten_gig_eth_mac:statistics:1.0">
		</VLNV>
		<Description value="Statistic Vector Interface">
		</Description>
		<XMLFile value="xilinx/ten_gig_eth_mac_v15_0/interfaces/statistics_v1_0.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_jesd204:transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface">
		</Description>
		<XMLFile value="xilinx/jesd204_v6_1/transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_jesd204:jesd204_phy_common_qpll_bus:1.0">
		</VLNV>
		<Description value="JESD204 PHY Common QPLL Shared Ports">
		</Description>
		<XMLFile value="xilinx/jesd204_v6_1/jesd204_phy_common_qpll_bus.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_jesd204:gt8_transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface">
		</Description>
		<XMLFile value="xilinx/jesd204_v6_1/gt8_transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
		</VLNV>
		<Description value="JESD204 Receive Data Interface">
		</Description>
		<XMLFile value="xilinx/jesd204_v6_1/jesd204_rx_bus.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
		</VLNV>
		<Description value="JESD204 Transmit Data Interface">
		</Description>
		<XMLFile value="xilinx/jesd204_v6_1/jesd204_tx_bus.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_srio_gen2_core_debug_io:srio_gen2_core_debug_io:1.1">
		</VLNV>
		<Description value="SRIO Core Debug signal interface">
		</Description>
		<XMLFile value="xilinx/srio_gen2_v4_0/srio_core_debug_io.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_srio_gen2_transceiver_debug_io:srio_gen2_transceiver_debug_io:1.0">
		</VLNV>
		<Description value="SRIO Transceiver Debug signal interface">
		</Description>
		<XMLFile value="xilinx/srio_gen2_v4_0/srio_transceiver_debug_io.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_srio_gen2_side_band_io:srio_gen2_side_band_io:1.1">
		</VLNV>
		<Description value="SRIO side band signal interface">
		</Description>
		<XMLFile value="xilinx/srio_gen2_v4_0/srio_side_band_io.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_processing_system7:usbctrl:1.0">
		</VLNV>
		<Description value="The usbctrl interface consists of Port indicator and power signals">
		</Description>
		<XMLFile value="xilinx/processing_system7_v5_5/usbctrl.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_processing_system7:fixedio:1.0">
		</VLNV>
		<Description value="Zynq fixed IO interface consisting of ports with fixed locations">
		</Description>
		<XMLFile value="xilinx/processing_system7_v5_5/fixedio.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_processing_system7:hpstatusctrl:1.0">
		</VLNV>
		<Description value="Zynq HP status ctrl interface consists of FIFO occupancy and Interconnect Issuance Throttling signals for High performance axi interface">
		</Description>
		<XMLFile value="xilinx/processing_system7_v5_5/hpstatusctrl.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0">
		</VLNV>
		<Description value="The Serial Transceiver Pins">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/GT_Serial_Transceiver_Pins_RX.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_aurora:core_status_out:1.0">
		</VLNV>
		<Description value="Aurora cores Status Pins interface">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/core_status_out.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0">
		</VLNV>
		<Description value="The Serial Transceiver Pins">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/GT_Serial_Transceiver_Pins_TX.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_aurora:SIDEBAND_Pins_RX:1.0">
		</VLNV>
		<Description value="Aurora cores Sideband RX Status Pins interface">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/SIDEBAND_Pins_RX.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_aurora:transceiver_debug:1.0">
		</VLNV>
		<Description value="7-series and Ultrascale transceiver debug ports for Aurora IP">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_aurora:SIDEBAND_Pins_TX:1.0">
		</VLNV>
		<Description value="Aurora cores TX Sideband Control Input Pins interface">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/SIDEBAND_Pins_TX.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_aurora:core_control_in:1.0">
		</VLNV>
		<Description value="Aurora cores Control Pins interface">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/core_control_in.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_aurora:QPLL_CONTROL_IN:1.0">
		</VLNV>
		<Description value="Input Control Signals of high-performance Quad PLL in the GT COMMON primitive">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/QPLL_CONTROL_IN.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_aurora:QPLL_CONTROL_OUT:1.0">
		</VLNV>
		<Description value="Control Signal outputs of high-performance Quad PLL in the GT COMMON primitive">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/QPLL_CONTROL_OUT.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_tri_mode_ethernet_mac:statistics:1.0">
		</VLNV>
		<Description value="Statistic Vector Interface">
		</Description>
		<XMLFile value="xilinx/tri_mode_ethernet_mac_v9_0/interfaces/statistics.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0">
		</VLNV>
		<Description value="RGMII Link Status">
		</Description>
		<XMLFile value="xilinx/tri_mode_ethernet_mac_v9_0/interfaces/rgmii_status.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_tri_mode_ethernet_mac:ptp_timers:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/tri_mode_ethernet_mac_v9_0/interfaces/ptp_timers.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_gig_ethernet_pcs_pma:gt_xcvr_debug_io:1.0">
		</VLNV>
		<Description value="Gig Ethernet PCS PMA Transceiver control">
		</Description>
		<XMLFile value="xilinx/gig_ethernet_pcs_pma_v15_0/gt_xcvr_debug_io.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_axi_pcie:pcie2_ext_pipe:1.0">
		</VLNV>
		<Description value="PCIe Gen2 core Pipe simulation Only Interface">
		</Description>
		<XMLFile value="xilinx/axi_pcie_v2_6/interfaces/pcie2_ext_pipe.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_axi_pcie:transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface">
		</Description>
		<XMLFile value="xilinx/axi_pcie_v2_6/interfaces/transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface for Ultrascale">
		</Description>
		<XMLFile value="xilinx/pcie3_ultrascale_v4_0/interfaces/transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:pcie3_pl:1.0">
		</VLNV>
		<Description value="Physical Layer Interface for PCIE Ultrascale Core enables the user design to inspect the status of the link and link partner.">
		</Description>
		<XMLFile value="xilinx/pcie3_ultrascale_v4_0/interfaces/pcie3_pl.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:ext_pipe:1.0">
		</VLNV>
		<Description value="PCIe Ultrascale core External PIPE Interface">
		</Description>
		<XMLFile value="xilinx/pcie3_ultrascale_v4_0/interfaces/pcie3_us_ext_pipe.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:pcie3_us_drp:1.0">
		</VLNV>
		<Description value="Dynamic Reconfiguration Port (DRP)">
		</Description>
		<XMLFile value="xilinx/pcie3_ultrascale_v4_0/interfaces/pcie3_us_drp.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:configure:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/pcie3_ultrascale_v4_0/interfaces/configure.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cpri:transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cpri:control_and_status:1.0">
		</VLNV>
		<Description value="Control and Status Interface">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/control_and_status.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cpri:alignment:1.0">
		</VLNV>
		<Description value="Alignment Interface">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/alignment.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cpri:configuration:1.0">
		</VLNV>
		<Description value="CPRI Configuration Interface">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/configuration.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cpri:management:1.0">
		</VLNV>
		<Description value="Generic Management Interface">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/management.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_cpri:transceiver_monitor:1.0">
		</VLNV>
		<Description value="Transceiver Monitor Interface">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/transceiver_monitor.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_xaui:transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface">
		</Description>
		<XMLFile value="xilinx/xaui_v12_2/interfaces/transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_quadsgmii:gt_xcvr_debug_io:1.0">
		</VLNV>
		<Description value="QUADSGMII Transceiver control">
		</Description>
		<XMLFile value="xilinx/quadsgmii_v3_3/gt_xcvr_debug_io.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie_7x:pcie2_ext_pipe:1.0">
		</VLNV>
		<Description value="PCIe Gen2 core Pipe simulation Only Interface">
		</Description>
		<XMLFile value="xilinx/pcie_7x_v3_1/interfaces/pcie2_ext_pipe.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie_7x:transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface">
		</Description>
		<XMLFile value="xilinx/pcie_7x_v3_1/interfaces/transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_7x:transceiver_debug:1.0">
		</VLNV>
		<Description value="Transceiver Debug Interface">
		</Description>
		<XMLFile value="xilinx/pcie3_7x_v4_0/interfaces/transceiver_debug.xml">
		</XMLFile>
	</BUSDEF>
	<BUSDEF>
		<VLNV value="xilinx.com:display_pcie3_7x:pcie3_powerdown:1.0">
		</VLNV>
		<Description value="PCIe Gen3 core Power Down Interface">
		</Description>
		<XMLFile value="xilinx/pcie3_7x_v4_0/interfaces/pcie3_powerdown.xml">
		</XMLFile>
	</BUSDEF>
	
	<BUSDEF>
	<VLNV value="xilinx.com:interface:cap_dvp_io:1.0">
	</VLNV>
	<Description value="Capture interface definition">
	</Description>
	<XMLFile value="interfaces/cap_dvp_io_v1_0/cap_dvp_io.xml">
	</XMLFile>
</BUSDEF>
	
	<BUSABS>
	<VLNV value="xilinx.com:interface:cap_dvp_io_rtl:1.0">
	</VLNV>
	<Description value="">
	</Description>
	<XMLFile value="interfaces/cap_dvp_io_v1_0/cap_dvp_io_rtl.xml">
	</XMLFile>
</BUSABS>
	
	<BUSABS>
		<VLNV value="xilinx.com:interface:startup_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/startup_v1_0/startup_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:uart_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/uart_v1_0/uart_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie_cfg_mgmt_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie_cfg_mgmt_v1_0/pcie_cfg_mgmt_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:signal:clock_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/clock_v1_0/clock_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:emc_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/emc_v1_0/emc_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:icap_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/icap_v1_0/icap_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie2_pl_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie2_pl_v1_0/pcie2_pl_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie2_cfg_interrupt_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie2_cfg_interrupt_v1_0/pcie2_cfg_interrupt_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie_pipe_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_pipe_debug_v1_0/pcie_pipe_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_pipe_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_pipe_debug_v1_0/pcie3_pipe_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:gpio_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/gpio_v1_0/gpio_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:hsic_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/hsic_v1_0/hsic_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:mbtrace_rtl:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/mbtrace_v2_0/mbtrace_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie_sharedlogic_int_clk_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie_sharedlogic_int_clk_v1_0/pcie_sharedlogic_int_clk_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_per_func_status_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_per_func_status_v1_0/pcie3_per_func_status_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:can_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/can_v1_0/can_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:signal:data_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/data_v1_0/data_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_cfg_msi_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_msi_v1_0/pcie3_cfg_msi_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:apb_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/apb_v1_0/apb_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:spdif_rtl:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/spdif_v2_0/spdif_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:zynq_trace_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/zynq_trace_v1_0/zynq_trace_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie_7x_sideband_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie_7x_sideband_v1_0/pcie_7x_sideband_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_cfg_mesg_tx_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_mesg_tx_v1_0/pcie3_cfg_mesg_tx_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:ahblite_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/ahblite_v1_0/ahblite_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:ulpi_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/ulpi_v1_0/ulpi_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:trigger_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/trigger_v1_0/trigger_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:signal:video_frame_sync_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/video_frame_sync_v1_0/video_frame_sync_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:acc_handshake_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/acc_handshake_v1_0/acc_handshake_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:vga_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/vga_v1_0/vga_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:drp_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/drp_v1_0/drp_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:epc_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/epc_v1_0/epc_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:onsg_proc_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/onsg_proc_v1_0/onsg_proc_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:user:dp_main_lnk_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/user_dp_main_lnk_v1_0/dp_main_lnk_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie2_cfg_err_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie2_cfg_err_v1_0/pcie2_cfg_err_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:bram_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/bram_v1_0/bram_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_cfg_msix_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_msix_v1_0/pcie3_cfg_msix_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:gt_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/gt_v1_0/gt_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:cap_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/cap_v1_0/cap_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie2_cfg_status_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie2_cfg_status_v1_0/pcie2_cfg_status_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:signal:interrupt_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/interrupt_v1_0/interrupt_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:xgmii_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/xgmii_v1_0/xgmii_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie_7x_mgt_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie_7x_mgt_v1_0/pcie_7x_mgt_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_cfg_status_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_status_v1_0/pcie3_cfg_status_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:ddr4_rtl:1.0">
		</VLNV>
		<Description value="bus definition for DDR4">
		</Description>
		<XMLFile value="interfaces/ddr4_v1_0/ddr4_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:jtag_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/jtag_v1_0/jtag_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:video_timing_rtl:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/video_timing_v2_0/video_timing_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:raw_switchable_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/raw_switchable_v1_0/raw_switchable_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_cfg_interrupt_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_interrupt_v1_0/pcie3_cfg_interrupt_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:sfp_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/sfp_v1_0/sfp_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pipe_clock_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pipe_clock_v1_0/pipe_clock_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:mdio_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/mdio_v1_0/mdio_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:mdio_io:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/mdio_v1_0/mdio_io.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:diff_analog_io_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/diff_analog_io_v1_0/diff_analog_io_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:ahblite_rtl:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/ahblite_v2_0/ahblite_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_7x_sideband_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_7x_sideband_v1_0/pcie3_7x_sideband_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:signal:clockenable_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/clockenable_v1_0/clockenable_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:onsg_fec_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/onsg_fec_v1_0/onsg_fec_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:ptp_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/ptp_v1_0/ptp_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:mcsio_bus_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/mcsio_bus_v1_0/mcsio_bus_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:aximm_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/aximm_v1_0/aximm_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:diff_clock_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/diff_clock_v1_0/diff_clock_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:fifo_write_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/fifo_v1_0/fifo_write_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:fifo_read_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/fifo_v1_0/fifo_read_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:mbinterrupt_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/mbinterrupt_v1_0/mbinterrupt_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_transmit_fc_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_transmit_fc_v1_0/pcie3_transmit_fc_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:iic_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/iic_v1_0/iic_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:dp_vid_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/dp_vid_v1_0/dp_vid_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:gmii_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/gmii_v1_0/gmii_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:sdio_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/sdio_v1_0/sdio_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:rgmii_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/rgmii_v1_0/rgmii_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie_cfg_fc_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie_cfg_fc_v1_0/pcie_cfg_fc_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:hdmi_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/hdmi_v1_0/hdmi_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:acemm_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/acemm_v1_0/acemm_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:lmb_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/lmb_v1_0/lmb_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:spi_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/spi_v1_0/spi_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_user_tph_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_user_tph_v1_0/pcie3_user_tph_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:axis_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/axis_v1_0/axis_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:signal:video_frame_ptr_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/video_frame_ptr_v1_0/video_frame_ptr_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie_qpll_drp_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie_qpll_drp_v1_0/pcie_qpll_drp_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_cfg_msg_received_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_msg_received_v1_0/pcie3_cfg_msg_received_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:bscan_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/bscan_v1_0/bscan_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:cpri_iq_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/cpri_iq_v1_0/cpri_iq_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:jtag_rtl:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/jtag_v2_0/jtag_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:sgmii_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/sgmii_v1_0/sgmii_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:rmii_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/rmii_v1_0/rmii_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie2_cfg_control_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie2_cfg_control_v1_0/pcie2_cfg_control_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:cpri_vendor_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/cpri_vendor_v1_0/cpri_vendor_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:dp_main_lnk_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/dp_main_lnk_v1_0/dp_main_lnk_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:sdi_native_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/sdi_native_v1_0/sdi_native_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:evntbus_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/evntbus_v1_0/evntbus_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:mbdebug_rtl:3.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/mbdebug_v3_0/mbdebug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:dp_aux_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/dp_aux_v1_0/dp_aux_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:acc_fifo_write_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/acc_fifo_v1_0/acc_fifo_write_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:acc_fifo_read_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/acc_fifo_v1_0/acc_fifo_read_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:signal:reset_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/reset_v1_0/reset_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_cfg_control_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_control_v1_0/pcie3_cfg_control_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie3_cfg_ext_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie3_cfg_ext_v1_0/pcie3_cfg_ext_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:dvi_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/dvi_v1_0/dvi_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:spdif_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/spdif_v1_0/spdif_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:pcie2_cfg_msg_rcvd_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/pcie2_cfg_msg_rcvd_v1_0/pcie2_cfg_msg_rcvd_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:mii_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/mii_v1_0/mii_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:cpri_hdlc_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/cpri_hdlc_v1_0/cpri_hdlc_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:vid_io_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/vid_io_v1_0/vid_io_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:interface:ddrx_rtl:1.0">
		</VLNV>
		<Description value="Common bus definition for DDR2/DDR3/LPDDR etc">
		</Description>
		<XMLFile value="interfaces/ddrx_v1_0/ddrx_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_startup_io:startup_io_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/axi_quad_spi_v3_2/startup_io_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_ten_gig_eth_pcs_pma:training_rtl:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/ten_gig_eth_pcs_pma_v6_0/interfaces/training_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_ten_gig_eth_pcs_pma:transceiver_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/ten_gig_eth_pcs_pma_v6_0/interfaces/transceiver_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_rxaui:transceiver_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/rxaui_v4_3/interfaces/transceiver_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:int_shared_logic_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_us_int_shared_logic_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:ext_shared_logic_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_us_ext_shared_logic_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:transceiver_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_us_transceiver_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_7x:pcie3_ext_pipe_ep_legacy_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_ext_pipe_ep_legacy_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_7x:pcie3_ext_pipe_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_ext_pipe_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_7x:transceiver_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_7x_transceiver_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_7x:pcie3_ext_pipe_ep_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/axi_pcie3_v1_1/interfaces/pcie3_ext_pipe_ep_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_interlaken:gt_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/gt_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_interlaken:shared_logic_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/shared_logic_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_interlaken:cntrl_status_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/cntrl_status_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_interlaken:drp_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/drp_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_interlaken:retransmission_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/retransmission_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_interlaken:bypass_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/bypass_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_interlaken:lbus_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/interlaken_v1_6/interfaces/lbus_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cmac:gt_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/gt_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cmac:shared_logic_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/shared_logic_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cmac:ieee_1588_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/ieee_1588_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cmac:drp_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/drp_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cmac:statistics_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/statistics_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cmac:flowctrl_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/flowctrl_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cmac:ctrl_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/ctrl_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cmac:lbus_ports:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cmac_v1_6/interfaces/lbus_ports.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:user:zynq_ftm_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/zynq_ultra_ps_e_v1_0/zynq_ftm_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:user:zynq_fifo_gem_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/zynq_ultra_ps_e_v1_0/zynq_fifo_gem_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_ten_gig_eth_mac:statistics_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/ten_gig_eth_mac_v15_0/interfaces/statistics_rtl_v1_0.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_ten_gig_eth_mac:statistics_rtl:2.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/ten_gig_eth_mac_v15_0/interfaces/statistics_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_jesd204:jesd204_phy_common_qpll_bus_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/jesd204_v6_1/jesd204_phy_common_qpll_bus_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/jesd204_v6_1/jesd204_rx_bus_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_jesd204:gt8_transceiver_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/jesd204_v6_1/gt8_transceiver_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/jesd204_v6_1/jesd204_tx_bus_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_jesd204:transceiver_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/jesd204_v6_1/transceiver_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_srio_gen2_side_band_io:srio_gen2_side_band_io_rtl:1.1">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/srio_gen2_v4_0/srio_side_band_io_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_srio_gen2_core_debug_io:srio_gen2_core_debug_io_rtl:1.1">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/srio_gen2_v4_0/srio_core_debug_io_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_srio_gen2_transceiver_debug_io:srio_gen2_transceiver_debug_io_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/srio_gen2_v4_0/srio_transceiver_debug_io_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_processing_system7:fixedio_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/processing_system7_v5_5/fixedio_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_processing_system7:hpstatusctrl_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/processing_system7_v5_5/hpstatusctrl_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_processing_system7:usbctrl_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/processing_system7_v5_5/usbctrl_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_aurora:QPLL_CONTROL_OUT_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/QPLL_CONTROL_OUT_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/GT_Serial_Transceiver_Pins_RX_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/GT_Serial_Transceiver_Pins_TX_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_aurora:core_status_out_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/core_status_out_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_aurora:transceiver_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/transceiver_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_aurora:SIDEBAND_Pins_RX_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/SIDEBAND_Pins_RX_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_aurora:SIDEBAND_Pins_TX_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/SIDEBAND_Pins_TX_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_aurora:QPLL_CONTROL_IN_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/QPLL_CONTROL_IN_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_aurora:core_control_in_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/aurora_8b10b_v11_0/interfaces/core_control_in_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_tri_mode_ethernet_mac:statistics_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/tri_mode_ethernet_mac_v9_0/interfaces/statistics_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_tri_mode_ethernet_mac:rgmii_status_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/tri_mode_ethernet_mac_v9_0/interfaces/rgmii_status_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_tri_mode_ethernet_mac:ptp_timers_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/tri_mode_ethernet_mac_v9_0/interfaces/ptp_timers_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_gig_ethernet_pcs_pma:gt_xcvr_debug_io_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/gig_ethernet_pcs_pma_v15_0/gt_xcvr_debug_io_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_axi_pcie:pcie2_ext_pipe_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/axi_pcie_v2_6/interfaces/pcie2_ext_pipe_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_axi_pcie:transceiver_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/axi_pcie_v2_6/interfaces/transceiver_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:pcie3_us_drp_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/pcie3_ultrascale_v4_0/interfaces/pcie3_us_drp_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:ext_pipe_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/pcie3_ultrascale_v4_0/interfaces/pcie3_us_ext_pipe_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:configure_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/pcie3_ultrascale_v4_0/interfaces/configure_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_ultrascale:pcie3_pl_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/pcie3_ultrascale_v4_0/interfaces/pcie3_pl_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cpri:configuration_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/configuration_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cpri:transceiver_monitor_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/transceiver_monitor_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cpri:management_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/management_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cpri:transceiver_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/transceiver_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cpri:control_and_status_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/control_and_status_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_cpri:alignment_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/cpri_v8_4/alignment_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_xaui:transceiver_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/xaui_v12_2/interfaces/transceiver_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_quadsgmii:gt_xcvr_debug_io_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/quadsgmii_v3_3/gt_xcvr_debug_io_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie_7x:pcie2_ext_pipe_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/pcie_7x_v3_1/interfaces/pcie2_ext_pipe_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie_7x:transceiver_debug_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/pcie_7x_v3_1/interfaces/transceiver_debug_rtl.xml">
		</XMLFile>
	</BUSABS>
	<BUSABS>
		<VLNV value="xilinx.com:display_pcie3_7x:pcie3_powerdown_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="xilinx/pcie3_7x_v4_0/interfaces/pcie3_powerdown_rtl.xml">
		</XMLFile>
	</BUSABS>
	<PARAMDEF>
		<VLNV value="xilinx.com:interface:aximm.param:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/aximm_v1_0/busdef/aximm/paramAbsDef.xml">
		</XMLFile>
	</PARAMDEF>
	<PARAMDEF>
		<VLNV value="xilinx.com:interface:axis.param:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="interfaces/axis_v1_0/busdef/axis/paramAbsDef.xml">
		</XMLFile>
	</PARAMDEF>
	<PARAMDEF>
		<VLNV value="xilinx.com:interface:ddrx_param:1.0">
		</VLNV>
		<Description value="Common bus definition for DDR2/DDR3/LPDDR etc">
		</Description>
		<XMLFile value="interfaces/ddrx_v1_0/ddrx_param.xml">
		</XMLFile>
	</PARAMDEF>
</Index>

