#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  2 14:55:00 2021
# Process ID: 19898
# Current directory: /home/dn/verilogggg
# Command line: vivado
# Log file: /home/dn/verilogggg/vivado.log
# Journal file: /home/dn/verilogggg/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/dn/project_1/project_1.xpr
update_compile_order -fileset sources_1
add_files -norecurse /home/dn/verilogggg/ip_sim/zynq_tb.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
generate_target Simulation [get_files /home/dn/project_1/project_1.srcs/sources_1/bd/zynq7000_preset/zynq7000_preset.bd]
export_ip_user_files -of_objects [get_files /home/dn/project_1/project_1.srcs/sources_1/bd/zynq7000_preset/zynq7000_preset.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/dn/project_1/project_1.srcs/sources_1/bd/zynq7000_preset/zynq7000_preset.bd] -directory /home/dn/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/dn/project_1/project_1.ip_user_files -ipstatic_source_dir /home/dn/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/dn/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/dn/project_1/project_1.cache/compile_simlib/questa} {ies=/home/dn/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/dn/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/dn/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/dn/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb.tcl
update_compile_order -fileset sources_1
run 10 us
close_sim
