David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]
Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]
Paul Bogdan , Radu Marculescu , Siddharth Jain , Rafael Tornero Gavila, An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.35-42, May 09-11, 2012[doi>10.1109/NOCS.2012.32]
Derek Chiou, Srinivas Devadas, Larry Rudolph, and Boon S. Ang. 2000. Dynamic cache partitioning via columnization. Tech rep., Massachusetts Institute of Technology. http://csg.csail.mit.edu/pubs/memos/Memo-430/memo-430.pdf.
Theofanis Constantinou , Yiannakis Sazeides , Pierre Michaud , Damien Fetis , Andre Seznec, Performance implications of single thread migration on a chip multi-core, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105745]
Pat Conway, Nathan Kalyanasundharam, Gregg Donley, Kevin Lepak, and Bill Hughes. 2009. Blade computing with the AMD Opteron processor (Magny-Cours). http://www.hotchips.org/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.100.ServerSystemsI-Epub/HC21.24.110Conway-AMD-Magny-Cours.pdf.
Ayse K. Coskun , Jose L. Ayala , David Atienza , Tajana Simunic Rosing , Yusuf Leblebici, Dynamic thermal management in 3D multicore architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Ayse K. Coskun , Richard Strong , Dean M. Tullsen , Tajana Simunic Rosing, Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors, Proceedings of the eleventh international joint conference on Measurement and modeling of computer systems, June 15-19, 2009, Seattle, WA, USA[doi>10.1145/1555349.1555369]
Reetuparna Das , Rachata Ausavarungnirun , Onur Mutlu , Akhilesh Kumar , Mani Azimi, Application-to-core mapping policies to reduce memory interference in multi-core systems, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370893]
Mohamed Gomaa , Michael D. Powell , T. N. Vijaykumar, Heat-and-run: leveraging SMT and CMP to manage power density through the operating system, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024424]
Fazal Hameed , Lars Bauer , JÃ¶rg Henkel, Dynamic cache management in multi-core architectures through run-time adaptation, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Houman Homayoun , Vasileios Kontorinis , Amirali Shayan , Ta-Wei Lin , Dean M. Tullsen, Dynamically heterogeneous cores through 3D resource pooling, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169037]
John Howard, Saurabh Dighe, Sriram Vangal, G. Ruhl, Shekhar Borkar, et al. 2010. A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. In Proceedings of the International Solid-State Circuits Conference (ISSCC'10). 108--109.
Engin Ipek , Meyrem Kirman , Nevin Kirman , Jose F. Martinez, Core fusion: accommodating software diversity in chip multiprocessors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250686]
Jongpil Jung , Kyungsu Kang , Chong-Min Kyung, Design and management of 3D-stacked NUCA cache for chip multiprocessors, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland[doi>10.1145/1973009.1973028]
Md Kamruzzaman , Steven Swanson , Dean M. Tullsen, Inter-core prefetching for multicore processors using migrating helper threads, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950411]
Rakesh Kumar , Victor Zyuban , Dean M. Tullsen, Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.408-419, June 04-08, 2005[doi>10.1109/ISCA.2005.34]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]
Gabriel H. Loh, Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669139]
Jose F. Martinez , Engin Ipek, Dynamic Multicore Resource Management: A Machine Learning Approach, IEEE Micro, v.29 n.5, p.8-17, September 2009[doi>10.1109/MM.2009.77]
Jie Meng , Katsutoshi Kawakami , Ayse K. Coskun, Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228477]
Jie Meng, Tiansheng Zhang, and Ayse K. Coskun. 2013. Dynamic cache pooling for improving energy efficiency in 3D stacked multicore processors. In Proceedings of the IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC'13). 210--215.
Dmitry Ponomarev , Gurhan Kucuk , Kanad Ghose, Dynamic Resizing of Superscalar Datapath Components for Energy Efficiency, IEEE Transactions on Computers, v.55 n.2, p.199-213, February 2006[doi>10.1109/TC.2006.23]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic. 2003. Digital Integrated Circuits: A Design Perspective, 2<sup>nd</sup> ed. Prentice Hall.
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]
Guangyu Sun, Xiangyu Dong, Yuan Xie, Jian Li, and Yiran Chen. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA'09). 239--249.
Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman P. Jouppi. 2008. CACTI 5.1. http://www.hpl.hp.com/techreports/2008/HPL-2008-20.pdf?jumpid&equals;reg_R1002_USEN.
Keshavan Varadarajan , S. K. Nandy , Vishal Sharda , Amrutur Bharadwaj , Ravi Iyer , Srihari Makineni , Donald Newell, Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.433-442, December 09-13, 2006[doi>10.1109/MICRO.2006.38]
Xin Zhao, Jacob Minz, and Sung-Kyu Lim. 2011. Low-power and reliable clock network design for through-silicon via (TSV) based 3D ICs. IEEE Trans. Components Packag. Manufact. Technol. 1, 2, 247--259.
Changyun Zhu , Zhenyu Gu , Li Shang , R. P. Dick , R. Joseph, Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.8, p.1479-1492, August 2008[doi>10.1109/TCAD.2008.925793]
Sergey Zhuravlev , Sergey Blagodurov , Alexandra Fedorova, Addressing shared resource contention in multicore processors via scheduling, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736036]
