Warning: node silly_inv<>::a has no pull-up nor pull-dn PRS fanin.
---- END CREATE WARNINGS ---

Persistent Object Manager text dump: 
	i	addr		type		arg	head	tail	size
	0	##ADDR##	________	0	#HEAD#	#TAIL#	0
	1	##ADDR##	module__	0	#HEAD#	#TAIL#	##SIZE##
	2	##ADDR##	namespc_	0	#HEAD#	#TAIL#	36
	3	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	4	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	5	##ADDR##	procplch	0	#HEAD#	#TAIL#	31
	6	##ADDR##	procdefn	0	#HEAD#	#TAIL#	122
	7	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	8	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	9	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	10	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	11	##ADDR##	portscop	0	#HEAD#	#TAIL#	20
	12	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	13	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	14	##ADDR##	datadefn	0	#HEAD#	#TAIL#	69
	15	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	16	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	17	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	18	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	19	##ADDR##	PRSrnest	0	#HEAD#	#TAIL#	28
	20	##ADDR##	PRSpuldn	0	#HEAD#	#TAIL#	21
	21	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	22	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	23	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	24	##ADDR##	PRSpulup	0	#HEAD#	#TAIL#	21
	25	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	26	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	27	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	28	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	29	##ADDR##	footprnt	0	#HEAD#	#TAIL#	435
	30	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	31	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	32	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	33	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	34	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	35	##ADDR##	footprnt	0	#HEAD#	#TAIL#	386
	36	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12

In module created from: ##FILE## (unrolled) (created)
In namespace "", we have: {
  0 parameter-collections
  3 instantiation-collections
  0 sub-namespaces
  1 definitions
  0 typedefs
  Definitions:
    silly_inv = process-definition (defined) silly_inv(
        bool<> !GND
        bool<> !Vdd
      )
      In definition "silly_inv", we have: {
      Instances:
        !GND = bool<> silly_inv::!GND
        !Vdd = bool<> silly_inv::!Vdd
        a = bool<> silly_inv::a
        b = bool<> silly_inv::b
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
        )
        bool<> a
        bool<> b
      prs:
        {
        a -> b-
        ~a -> b+
        }
      footprint: {
        !GND = bool^0 = silly_inv<>::!GND (1) 
        !Vdd = bool^0 = silly_inv<>::!Vdd (2) 
        a = bool^0 = silly_inv<>::a (3) 
        b = bool^0 = silly_inv<>::b (4) 
        Created state:
        bool instance pool: (2 ports, 2 local, 0 mapped)
        1	silly_inv<>::!GND	
        2	silly_inv<>::!Vdd	
        3	silly_inv<>::a	
        4	silly_inv<>::b	
        resolved prs:
        a -> b-
        ~a -> b+
        rule supply map: (rules, macros, @nodes : Vdd, GND)
        0..1 none none : 2, 1
      }
      }

  Instances:
    !GND = bool<> !GND
    !Vdd = bool<> !Vdd
    __inv__ = silly_inv<> __inv__
}

footprint: {
  !GND = bool^0 = !GND (1) 
  !Vdd = bool^0 = !Vdd (2) 
  __inv__ = process silly_inv<>^0 = __inv__ (1) (
    !GND = bool^0 = !GND (1) 
    !Vdd = bool^0 = !Vdd (2) 
  )
  Created state:
  process instance pool: (0 ports, 1 local, 0 mapped)
  1	__inv__	silly_inv<>
    bool: 1,2
  bool instance pool: (0 ports, 2 local, 2 mapped)
  1	!GND	
  2	!Vdd	
  private sub-bool index map:
    (1 -> 0)
    (2 -> 2)
}
