// Seed: 1629949593
module module_0 (
    output wor  id_0,
    input  tri0 id_1,
    output tri  id_2
);
  assign id_2 = -1 + id_1;
  assign id_0 = id_1;
  assign id_2 = id_1 + id_1;
  assign id_0 = |id_1;
  parameter id_4 = 1;
  assign id_0 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd14
) (
    output wor id_0,
    input supply1 _id_1,
    input supply1 id_2
);
  logic id_4, id_5;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
  logic [id_1 : -1] id_7;
endmodule
