> VHDL Coding Rules

## Header
every VHDL file starts with a standard header
## General
**缩进3空格** *Indentation is 3 spaces*
**一行最长78字符** *Maximum length of a line is 78 characteristics*
## Spacing
条件语句要写在括号里面
```vhdl
IF (rst_n = '0') THEN --括号外会有空格
(a, b)                --逗号后有空格
(a + b);              --运算符前后有空格
(a*b);                --*/符号,可省略两边的空格
```
## Aligning
```vhdl
entity test is
   port(
      portsss       : IN std_logic;
      porthdkjbkads : OUT std_logic
	   );
end test;
```
**冒号对齐** (组内对齐/同种信号的冒号*colons*对齐)
**entity port自成一行**
**赋值对齐** **<=** or **=>**
## Commenting
注释不嫌多 描述功能 在代码前添加注释（下面代码干什么的） 也要缩进
process前可能有大注释
```vhdl
-------------
--big comment
-------------
process_name : PROCESS (parameters)
BEGIN
   -- small comment
   ... 
END PROCESS process_name
```
## Naming
- General
	- **descriptive short** *8-16 characteristics*
	- noun_verb phrase e.g. processor_interrupt
	- **English**, not Pinyin
	- all name invented by us in **lowercase**
	- others **uppercase** e.g. VHDL reserved words, libraries
	- **No mixing 大小写**
	- **only数字字母下划线**
- Signal
	- recommended: active low reset signal **rst_n**
	- recommended: clock signal **clk**
- processes
	- **Label every process**
	- label written both **before and after** the process
	- may also include signal name e.g. SIGNALNAME_PROCESS
## Ordering
- Resets
- Clocks
- Signal Group A
	- Control Inputs
	- Data inputs
	- Outputs
- Signal Group B
- Signal Group C
......
#### Modes
**only use IN and OUT** in the port of sub-blocks
only use IN OUT INOUT in the port of top-layer entity
## Signal Types
**only use STD_LOGIC and STD_LOGIC_VECTOR**
