<stg><name>CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2</name>


<trans_list>

<trans id="705" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln65 = store i4 0, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln67 = store i8 0, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %loop_for_fc_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
loop_for_fc_2.i:0 %indvar_flatten34_load = load i11 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="indvar_flatten34_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_for_fc_2.i:1 %icmp_ln65 = icmp_eq  i11 %indvar_flatten34_load, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_for_fc_2.i:2 %add_ln65 = add i11 %indvar_flatten34_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_for_fc_2.i:3 %br_ln65 = br i1 %icmp_ln65, void %for.inc44.i90, void %for.body4.i96.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc44.i90:0 %y_load = load i8 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc44.i90:1 %n_load = load i4 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:4 %icmp_ln67 = icmp_eq  i8 %y_load, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc44.i90:5 %select_ln65 = select i1 %icmp_ln67, i8 0, i8 %y_load

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc44.i90:6 %add_ln65_1 = add i4 %n_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44.i90:7 %select_ln65_1 = select i1 %icmp_ln67, i4 %add_ln65_1, i4 %n_load

]]></Node>
<StgValue><ssdm name="select_ln65_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="4">
<![CDATA[
for.inc44.i90:9 %empty = trunc i4 %select_ln65_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc44.i90:10 %p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty, i4 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="7">
<![CDATA[
for.inc44.i90:11 %p_shl17_cast = zext i7 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc44.i90:12 %p_shl7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
for.inc44.i90:13 %p_shl18_cast = zext i5 %p_shl7

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:14 %empty_144 = add i8 %p_shl17_cast, i8 %p_shl18_cast

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:25 %zext_ln67_1 = zext i8 %select_ln65

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:29 %add_ln73 = add i8 %empty_144, i8 108

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:30 %zext_ln73 = zext i8 %add_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:31 %Weights_addr_28 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="Weights_addr_28"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:32 %Weights_load_28 = load i14 %Weights_addr_28

]]></Node>
<StgValue><ssdm name="Weights_load_28"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:34 %OutPadConv2_addr = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:35 %OutPadConv2_load = load i10 %OutPadConv2_addr

]]></Node>
<StgValue><ssdm name="OutPadConv2_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:38 %add_ln73_1 = add i8 %empty_144, i8 109

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:39 %zext_ln73_1 = zext i8 %add_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:40 %Weights_addr_29 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="Weights_addr_29"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:41 %Weights_load_29 = load i14 %Weights_addr_29

]]></Node>
<StgValue><ssdm name="Weights_load_29"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:43 %add_ln73_2 = add i8 %select_ln65, i8 1

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:44 %zext_ln73_2 = zext i8 %add_ln73_2

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:45 %OutPadConv2_addr_1 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:46 %OutPadConv2_load_1 = load i10 %OutPadConv2_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i90:263 %store_ln65 = store i11 %add_ln65, i11 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i90:264 %store_ln65 = store i4 %select_ln65_1, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i90:265 %store_ln67 = store i8 %add_ln73_2, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="136" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:32 %Weights_load_28 = load i14 %Weights_addr_28

]]></Node>
<StgValue><ssdm name="Weights_load_28"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:35 %OutPadConv2_load = load i10 %OutPadConv2_addr

]]></Node>
<StgValue><ssdm name="OutPadConv2_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:41 %Weights_load_29 = load i14 %Weights_addr_29

]]></Node>
<StgValue><ssdm name="Weights_load_29"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:46 %OutPadConv2_load_1 = load i10 %OutPadConv2_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:49 %add_ln73_3 = add i8 %empty_144, i8 110

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:50 %zext_ln73_3 = zext i8 %add_ln73_3

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:51 %Weights_addr_30 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="Weights_addr_30"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:52 %Weights_load_30 = load i14 %Weights_addr_30

]]></Node>
<StgValue><ssdm name="Weights_load_30"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:54 %add_ln73_4 = add i8 %select_ln65, i8 2

]]></Node>
<StgValue><ssdm name="add_ln73_4"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:55 %zext_ln73_4 = zext i8 %add_ln73_4

]]></Node>
<StgValue><ssdm name="zext_ln73_4"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:56 %OutPadConv2_addr_2 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:57 %OutPadConv2_load_2 = load i10 %OutPadConv2_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_2"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:60 %add_ln73_5 = add i8 %empty_144, i8 111

]]></Node>
<StgValue><ssdm name="add_ln73_5"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:61 %zext_ln73_5 = zext i8 %add_ln73_5

]]></Node>
<StgValue><ssdm name="zext_ln73_5"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:62 %Weights_addr_31 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_5

]]></Node>
<StgValue><ssdm name="Weights_addr_31"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:63 %Weights_load_31 = load i14 %Weights_addr_31

]]></Node>
<StgValue><ssdm name="Weights_load_31"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:65 %add_ln73_6 = add i8 %select_ln65, i8 3

]]></Node>
<StgValue><ssdm name="add_ln73_6"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:66 %zext_ln73_6 = zext i8 %add_ln73_6

]]></Node>
<StgValue><ssdm name="zext_ln73_6"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:67 %OutPadConv2_addr_3 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_6

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_3"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:68 %OutPadConv2_load_3 = load i10 %OutPadConv2_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i90:27 %zext_ln67_3 = zext i8 %select_ln65

]]></Node>
<StgValue><ssdm name="zext_ln67_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:33 %bitcast_ln73 = bitcast i32 %Weights_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln73"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:36 %mul21_i2 = fmul i32 %bitcast_ln73, i32 %OutPadConv2_load

]]></Node>
<StgValue><ssdm name="mul21_i2"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:42 %bitcast_ln73_1 = bitcast i32 %Weights_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln73_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:47 %mul21_i70_s = fmul i32 %bitcast_ln73_1, i32 %OutPadConv2_load_1

]]></Node>
<StgValue><ssdm name="mul21_i70_s"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:52 %Weights_load_30 = load i14 %Weights_addr_30

]]></Node>
<StgValue><ssdm name="Weights_load_30"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:57 %OutPadConv2_load_2 = load i10 %OutPadConv2_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_2"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:63 %Weights_load_31 = load i14 %Weights_addr_31

]]></Node>
<StgValue><ssdm name="Weights_load_31"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:68 %OutPadConv2_load_3 = load i10 %OutPadConv2_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_3"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:71 %add_ln73_7 = add i8 %empty_144, i8 112

]]></Node>
<StgValue><ssdm name="add_ln73_7"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:72 %zext_ln73_7 = zext i8 %add_ln73_7

]]></Node>
<StgValue><ssdm name="zext_ln73_7"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:73 %Weights_addr_32 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_7

]]></Node>
<StgValue><ssdm name="Weights_addr_32"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:74 %Weights_load_32 = load i14 %Weights_addr_32

]]></Node>
<StgValue><ssdm name="Weights_load_32"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:76 %add_ln73_8 = add i8 %select_ln65, i8 4

]]></Node>
<StgValue><ssdm name="add_ln73_8"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:77 %zext_ln73_8 = zext i8 %add_ln73_8

]]></Node>
<StgValue><ssdm name="zext_ln73_8"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:78 %OutPadConv2_addr_4 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_8

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_4"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:79 %OutPadConv2_load_4 = load i10 %OutPadConv2_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_4"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:82 %add_ln73_9 = add i8 %empty_144, i8 113

]]></Node>
<StgValue><ssdm name="add_ln73_9"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:83 %zext_ln73_9 = zext i8 %add_ln73_9

]]></Node>
<StgValue><ssdm name="zext_ln73_9"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:84 %Weights_addr_33 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_9

]]></Node>
<StgValue><ssdm name="Weights_addr_33"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:85 %Weights_load_33 = load i14 %Weights_addr_33

]]></Node>
<StgValue><ssdm name="Weights_load_33"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:87 %add_ln73_10 = add i9 %zext_ln67_3, i9 164

]]></Node>
<StgValue><ssdm name="add_ln73_10"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:88 %zext_ln73_10 = zext i9 %add_ln73_10

]]></Node>
<StgValue><ssdm name="zext_ln73_10"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:89 %OutPadConv2_addr_5 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_10

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_5"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:90 %OutPadConv2_load_5 = load i10 %OutPadConv2_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="181" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:36 %mul21_i2 = fmul i32 %bitcast_ln73, i32 %OutPadConv2_load

]]></Node>
<StgValue><ssdm name="mul21_i2"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:47 %mul21_i70_s = fmul i32 %bitcast_ln73_1, i32 %OutPadConv2_load_1

]]></Node>
<StgValue><ssdm name="mul21_i70_s"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:53 %bitcast_ln73_2 = bitcast i32 %Weights_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln73_2"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:58 %mul21_i70_5 = fmul i32 %bitcast_ln73_2, i32 %OutPadConv2_load_2

]]></Node>
<StgValue><ssdm name="mul21_i70_5"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:64 %bitcast_ln73_3 = bitcast i32 %Weights_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln73_3"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:69 %mul21_i70_6 = fmul i32 %bitcast_ln73_3, i32 %OutPadConv2_load_3

]]></Node>
<StgValue><ssdm name="mul21_i70_6"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:74 %Weights_load_32 = load i14 %Weights_addr_32

]]></Node>
<StgValue><ssdm name="Weights_load_32"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:79 %OutPadConv2_load_4 = load i10 %OutPadConv2_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_4"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:85 %Weights_load_33 = load i14 %Weights_addr_33

]]></Node>
<StgValue><ssdm name="Weights_load_33"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:90 %OutPadConv2_load_5 = load i10 %OutPadConv2_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_5"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:93 %add_ln73_11 = add i8 %empty_144, i8 114

]]></Node>
<StgValue><ssdm name="add_ln73_11"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:94 %zext_ln73_11 = zext i8 %add_ln73_11

]]></Node>
<StgValue><ssdm name="zext_ln73_11"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:95 %Weights_addr_34 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_11

]]></Node>
<StgValue><ssdm name="Weights_addr_34"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:96 %Weights_load_34 = load i14 %Weights_addr_34

]]></Node>
<StgValue><ssdm name="Weights_load_34"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:98 %add_ln73_12 = add i9 %zext_ln67_3, i9 165

]]></Node>
<StgValue><ssdm name="add_ln73_12"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:99 %zext_ln73_12 = zext i9 %add_ln73_12

]]></Node>
<StgValue><ssdm name="zext_ln73_12"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:100 %OutPadConv2_addr_6 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_12

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_6"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:101 %OutPadConv2_load_6 = load i10 %OutPadConv2_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_6"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:104 %add_ln73_13 = add i8 %empty_144, i8 115

]]></Node>
<StgValue><ssdm name="add_ln73_13"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i90:105 %zext_ln73_13 = zext i8 %add_ln73_13

]]></Node>
<StgValue><ssdm name="zext_ln73_13"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:106 %Weights_addr_35 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_13

]]></Node>
<StgValue><ssdm name="Weights_addr_35"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:107 %Weights_load_35 = load i14 %Weights_addr_35

]]></Node>
<StgValue><ssdm name="Weights_load_35"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:109 %add_ln73_14 = add i9 %zext_ln67_3, i9 166

]]></Node>
<StgValue><ssdm name="add_ln73_14"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:110 %zext_ln73_14 = zext i9 %add_ln73_14

]]></Node>
<StgValue><ssdm name="zext_ln73_14"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:111 %OutPadConv2_addr_7 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_14

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_7"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:112 %OutPadConv2_load_7 = load i10 %OutPadConv2_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i90:15 %p_cast69 = zext i8 %empty_144

]]></Node>
<StgValue><ssdm name="p_cast69"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:36 %mul21_i2 = fmul i32 %bitcast_ln73, i32 %OutPadConv2_load

]]></Node>
<StgValue><ssdm name="mul21_i2"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:47 %mul21_i70_s = fmul i32 %bitcast_ln73_1, i32 %OutPadConv2_load_1

]]></Node>
<StgValue><ssdm name="mul21_i70_s"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:58 %mul21_i70_5 = fmul i32 %bitcast_ln73_2, i32 %OutPadConv2_load_2

]]></Node>
<StgValue><ssdm name="mul21_i70_5"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:69 %mul21_i70_6 = fmul i32 %bitcast_ln73_3, i32 %OutPadConv2_load_3

]]></Node>
<StgValue><ssdm name="mul21_i70_6"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:75 %bitcast_ln73_4 = bitcast i32 %Weights_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln73_4"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:80 %mul21_i70_4 = fmul i32 %bitcast_ln73_4, i32 %OutPadConv2_load_4

]]></Node>
<StgValue><ssdm name="mul21_i70_4"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:86 %bitcast_ln73_5 = bitcast i32 %Weights_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln73_5"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:91 %mul21_i70_1 = fmul i32 %bitcast_ln73_5, i32 %OutPadConv2_load_5

]]></Node>
<StgValue><ssdm name="mul21_i70_1"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:96 %Weights_load_34 = load i14 %Weights_addr_34

]]></Node>
<StgValue><ssdm name="Weights_load_34"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:101 %OutPadConv2_load_6 = load i10 %OutPadConv2_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_6"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:107 %Weights_load_35 = load i14 %Weights_addr_35

]]></Node>
<StgValue><ssdm name="Weights_load_35"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:112 %OutPadConv2_load_7 = load i10 %OutPadConv2_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_7"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:115 %add_ln73_15 = add i9 %p_cast69, i9 116

]]></Node>
<StgValue><ssdm name="add_ln73_15"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:116 %zext_ln73_15 = zext i9 %add_ln73_15

]]></Node>
<StgValue><ssdm name="zext_ln73_15"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:117 %Weights_addr_36 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_15

]]></Node>
<StgValue><ssdm name="Weights_addr_36"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:118 %Weights_load_36 = load i14 %Weights_addr_36

]]></Node>
<StgValue><ssdm name="Weights_load_36"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:120 %add_ln73_16 = add i9 %zext_ln67_3, i9 167

]]></Node>
<StgValue><ssdm name="add_ln73_16"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:121 %zext_ln73_16 = zext i9 %add_ln73_16

]]></Node>
<StgValue><ssdm name="zext_ln73_16"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:122 %OutPadConv2_addr_8 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_16

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_8"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:123 %OutPadConv2_load_8 = load i10 %OutPadConv2_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_8"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:126 %add_ln73_17 = add i9 %p_cast69, i9 117

]]></Node>
<StgValue><ssdm name="add_ln73_17"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:127 %zext_ln73_17 = zext i9 %add_ln73_17

]]></Node>
<StgValue><ssdm name="zext_ln73_17"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:128 %Weights_addr_37 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_17

]]></Node>
<StgValue><ssdm name="Weights_addr_37"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:129 %Weights_load_37 = load i14 %Weights_addr_37

]]></Node>
<StgValue><ssdm name="Weights_load_37"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:131 %add_ln73_18 = add i9 %zext_ln67_3, i9 168

]]></Node>
<StgValue><ssdm name="add_ln73_18"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:132 %zext_ln73_18 = zext i9 %add_ln73_18

]]></Node>
<StgValue><ssdm name="zext_ln73_18"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:133 %OutPadConv2_addr_9 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_18

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_9"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:134 %OutPadConv2_load_9 = load i10 %OutPadConv2_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="236" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:37 %s = fadd i32 %mul21_i2, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:58 %mul21_i70_5 = fmul i32 %bitcast_ln73_2, i32 %OutPadConv2_load_2

]]></Node>
<StgValue><ssdm name="mul21_i70_5"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:69 %mul21_i70_6 = fmul i32 %bitcast_ln73_3, i32 %OutPadConv2_load_3

]]></Node>
<StgValue><ssdm name="mul21_i70_6"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:80 %mul21_i70_4 = fmul i32 %bitcast_ln73_4, i32 %OutPadConv2_load_4

]]></Node>
<StgValue><ssdm name="mul21_i70_4"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:91 %mul21_i70_1 = fmul i32 %bitcast_ln73_5, i32 %OutPadConv2_load_5

]]></Node>
<StgValue><ssdm name="mul21_i70_1"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:97 %bitcast_ln73_6 = bitcast i32 %Weights_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln73_6"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:102 %mul21_i70_1_1 = fmul i32 %bitcast_ln73_6, i32 %OutPadConv2_load_6

]]></Node>
<StgValue><ssdm name="mul21_i70_1_1"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:108 %bitcast_ln73_7 = bitcast i32 %Weights_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln73_7"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:113 %mul21_i70_1_2 = fmul i32 %bitcast_ln73_7, i32 %OutPadConv2_load_7

]]></Node>
<StgValue><ssdm name="mul21_i70_1_2"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:118 %Weights_load_36 = load i14 %Weights_addr_36

]]></Node>
<StgValue><ssdm name="Weights_load_36"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:123 %OutPadConv2_load_8 = load i10 %OutPadConv2_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_8"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:129 %Weights_load_37 = load i14 %Weights_addr_37

]]></Node>
<StgValue><ssdm name="Weights_load_37"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:134 %OutPadConv2_load_9 = load i10 %OutPadConv2_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_9"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:137 %add_ln73_19 = add i9 %p_cast69, i9 118

]]></Node>
<StgValue><ssdm name="add_ln73_19"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:138 %zext_ln73_19 = zext i9 %add_ln73_19

]]></Node>
<StgValue><ssdm name="zext_ln73_19"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:139 %Weights_addr_38 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_19

]]></Node>
<StgValue><ssdm name="Weights_addr_38"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:140 %Weights_load_38 = load i14 %Weights_addr_38

]]></Node>
<StgValue><ssdm name="Weights_load_38"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:142 %add_ln73_20 = add i9 %zext_ln67_3, i9 328

]]></Node>
<StgValue><ssdm name="add_ln73_20"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:143 %zext_ln73_20 = zext i9 %add_ln73_20

]]></Node>
<StgValue><ssdm name="zext_ln73_20"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:144 %OutPadConv2_addr_10 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_20

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_10"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:145 %OutPadConv2_load_10 = load i10 %OutPadConv2_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_10"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:148 %add_ln73_21 = add i9 %p_cast69, i9 119

]]></Node>
<StgValue><ssdm name="add_ln73_21"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:149 %zext_ln73_21 = zext i9 %add_ln73_21

]]></Node>
<StgValue><ssdm name="zext_ln73_21"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:150 %Weights_addr_39 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_21

]]></Node>
<StgValue><ssdm name="Weights_addr_39"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:151 %Weights_load_39 = load i14 %Weights_addr_39

]]></Node>
<StgValue><ssdm name="Weights_load_39"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:153 %add_ln73_22 = add i9 %zext_ln67_3, i9 329

]]></Node>
<StgValue><ssdm name="add_ln73_22"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:154 %zext_ln73_22 = zext i9 %add_ln73_22

]]></Node>
<StgValue><ssdm name="zext_ln73_22"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:155 %OutPadConv2_addr_11 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_22

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_11"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:156 %OutPadConv2_load_11 = load i10 %OutPadConv2_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="265" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:37 %s = fadd i32 %mul21_i2, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:80 %mul21_i70_4 = fmul i32 %bitcast_ln73_4, i32 %OutPadConv2_load_4

]]></Node>
<StgValue><ssdm name="mul21_i70_4"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:91 %mul21_i70_1 = fmul i32 %bitcast_ln73_5, i32 %OutPadConv2_load_5

]]></Node>
<StgValue><ssdm name="mul21_i70_1"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:102 %mul21_i70_1_1 = fmul i32 %bitcast_ln73_6, i32 %OutPadConv2_load_6

]]></Node>
<StgValue><ssdm name="mul21_i70_1_1"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:113 %mul21_i70_1_2 = fmul i32 %bitcast_ln73_7, i32 %OutPadConv2_load_7

]]></Node>
<StgValue><ssdm name="mul21_i70_1_2"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:119 %bitcast_ln73_8 = bitcast i32 %Weights_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln73_8"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:124 %mul21_i70_1_3 = fmul i32 %bitcast_ln73_8, i32 %OutPadConv2_load_8

]]></Node>
<StgValue><ssdm name="mul21_i70_1_3"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:130 %bitcast_ln73_9 = bitcast i32 %Weights_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln73_9"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:135 %mul21_i70_1_4 = fmul i32 %bitcast_ln73_9, i32 %OutPadConv2_load_9

]]></Node>
<StgValue><ssdm name="mul21_i70_1_4"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:140 %Weights_load_38 = load i14 %Weights_addr_38

]]></Node>
<StgValue><ssdm name="Weights_load_38"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:145 %OutPadConv2_load_10 = load i10 %OutPadConv2_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_10"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:151 %Weights_load_39 = load i14 %Weights_addr_39

]]></Node>
<StgValue><ssdm name="Weights_load_39"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:156 %OutPadConv2_load_11 = load i10 %OutPadConv2_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_11"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:159 %add_ln73_23 = add i9 %p_cast69, i9 120

]]></Node>
<StgValue><ssdm name="add_ln73_23"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:160 %zext_ln73_23 = zext i9 %add_ln73_23

]]></Node>
<StgValue><ssdm name="zext_ln73_23"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:161 %Weights_addr_40 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_23

]]></Node>
<StgValue><ssdm name="Weights_addr_40"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:162 %Weights_load_40 = load i14 %Weights_addr_40

]]></Node>
<StgValue><ssdm name="Weights_load_40"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:164 %add_ln73_24 = add i9 %zext_ln67_3, i9 330

]]></Node>
<StgValue><ssdm name="add_ln73_24"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:165 %zext_ln73_24 = zext i9 %add_ln73_24

]]></Node>
<StgValue><ssdm name="zext_ln73_24"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:166 %OutPadConv2_addr_12 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_24

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_12"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:167 %OutPadConv2_load_12 = load i10 %OutPadConv2_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_12"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:170 %add_ln73_25 = add i9 %p_cast69, i9 121

]]></Node>
<StgValue><ssdm name="add_ln73_25"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:171 %zext_ln73_25 = zext i9 %add_ln73_25

]]></Node>
<StgValue><ssdm name="zext_ln73_25"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:172 %Weights_addr_41 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_25

]]></Node>
<StgValue><ssdm name="Weights_addr_41"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:173 %Weights_load_41 = load i14 %Weights_addr_41

]]></Node>
<StgValue><ssdm name="Weights_load_41"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:175 %add_ln73_26 = add i9 %zext_ln67_3, i9 331

]]></Node>
<StgValue><ssdm name="add_ln73_26"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:176 %zext_ln73_26 = zext i9 %add_ln73_26

]]></Node>
<StgValue><ssdm name="zext_ln73_26"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:177 %OutPadConv2_addr_13 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_26

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_13"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:178 %OutPadConv2_load_13 = load i10 %OutPadConv2_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc44.i90:21 %p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %empty, i7 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="10">
<![CDATA[
for.inc44.i90:22 %p_shl15_cast = zext i10 %p_shl8

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
for.inc44.i90:23 %p_shl10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty, i5 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i90:24 %zext_ln67 = zext i8 %p_shl10

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="8">
<![CDATA[
for.inc44.i90:26 %zext_ln67_2 = zext i8 %select_ln65

]]></Node>
<StgValue><ssdm name="zext_ln67_2"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:37 %s = fadd i32 %mul21_i2, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:102 %mul21_i70_1_1 = fmul i32 %bitcast_ln73_6, i32 %OutPadConv2_load_6

]]></Node>
<StgValue><ssdm name="mul21_i70_1_1"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:113 %mul21_i70_1_2 = fmul i32 %bitcast_ln73_7, i32 %OutPadConv2_load_7

]]></Node>
<StgValue><ssdm name="mul21_i70_1_2"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:124 %mul21_i70_1_3 = fmul i32 %bitcast_ln73_8, i32 %OutPadConv2_load_8

]]></Node>
<StgValue><ssdm name="mul21_i70_1_3"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:135 %mul21_i70_1_4 = fmul i32 %bitcast_ln73_9, i32 %OutPadConv2_load_9

]]></Node>
<StgValue><ssdm name="mul21_i70_1_4"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:141 %bitcast_ln73_10 = bitcast i32 %Weights_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln73_10"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:146 %mul21_i70_2 = fmul i32 %bitcast_ln73_10, i32 %OutPadConv2_load_10

]]></Node>
<StgValue><ssdm name="mul21_i70_2"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:152 %bitcast_ln73_11 = bitcast i32 %Weights_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln73_11"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:157 %mul21_i70_2_1 = fmul i32 %bitcast_ln73_11, i32 %OutPadConv2_load_11

]]></Node>
<StgValue><ssdm name="mul21_i70_2_1"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:162 %Weights_load_40 = load i14 %Weights_addr_40

]]></Node>
<StgValue><ssdm name="Weights_load_40"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:167 %OutPadConv2_load_12 = load i10 %OutPadConv2_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_12"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:173 %Weights_load_41 = load i14 %Weights_addr_41

]]></Node>
<StgValue><ssdm name="Weights_load_41"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:178 %OutPadConv2_load_13 = load i10 %OutPadConv2_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_13"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:181 %add_ln73_27 = add i9 %p_cast69, i9 122

]]></Node>
<StgValue><ssdm name="add_ln73_27"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:182 %zext_ln73_27 = zext i9 %add_ln73_27

]]></Node>
<StgValue><ssdm name="zext_ln73_27"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:183 %Weights_addr_42 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_27

]]></Node>
<StgValue><ssdm name="Weights_addr_42"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:184 %Weights_load_42 = load i14 %Weights_addr_42

]]></Node>
<StgValue><ssdm name="Weights_load_42"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:186 %add_ln73_28 = add i9 %zext_ln67_3, i9 332

]]></Node>
<StgValue><ssdm name="add_ln73_28"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:187 %zext_ln73_28 = zext i9 %add_ln73_28

]]></Node>
<StgValue><ssdm name="zext_ln73_28"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:188 %OutPadConv2_addr_14 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_28

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_14"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:189 %OutPadConv2_load_14 = load i10 %OutPadConv2_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_14"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:192 %add_ln73_29 = add i9 %p_cast69, i9 123

]]></Node>
<StgValue><ssdm name="add_ln73_29"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:193 %zext_ln73_29 = zext i9 %add_ln73_29

]]></Node>
<StgValue><ssdm name="zext_ln73_29"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:194 %Weights_addr_43 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_29

]]></Node>
<StgValue><ssdm name="Weights_addr_43"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:195 %Weights_load_43 = load i14 %Weights_addr_43

]]></Node>
<StgValue><ssdm name="Weights_load_43"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i90:197 %add_ln73_30 = add i10 %zext_ln67_2, i10 492

]]></Node>
<StgValue><ssdm name="add_ln73_30"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i90:198 %zext_ln73_30 = zext i10 %add_ln73_30

]]></Node>
<StgValue><ssdm name="zext_ln73_30"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:199 %OutPadConv2_addr_15 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_30

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_15"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:200 %OutPadConv2_load_15 = load i10 %OutPadConv2_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_15"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:256 %add_ln75_1 = add i9 %zext_ln67, i9 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="9">
<![CDATA[
for.inc44.i90:257 %zext_ln75 = zext i9 %add_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i90:258 %add_ln75 = add i11 %zext_ln75, i11 %p_shl15_cast

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="331" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:37 %s = fadd i32 %mul21_i2, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:124 %mul21_i70_1_3 = fmul i32 %bitcast_ln73_8, i32 %OutPadConv2_load_8

]]></Node>
<StgValue><ssdm name="mul21_i70_1_3"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:135 %mul21_i70_1_4 = fmul i32 %bitcast_ln73_9, i32 %OutPadConv2_load_9

]]></Node>
<StgValue><ssdm name="mul21_i70_1_4"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:146 %mul21_i70_2 = fmul i32 %bitcast_ln73_10, i32 %OutPadConv2_load_10

]]></Node>
<StgValue><ssdm name="mul21_i70_2"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:157 %mul21_i70_2_1 = fmul i32 %bitcast_ln73_11, i32 %OutPadConv2_load_11

]]></Node>
<StgValue><ssdm name="mul21_i70_2_1"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:163 %bitcast_ln73_12 = bitcast i32 %Weights_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln73_12"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:168 %mul21_i70_2_2 = fmul i32 %bitcast_ln73_12, i32 %OutPadConv2_load_12

]]></Node>
<StgValue><ssdm name="mul21_i70_2_2"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:174 %bitcast_ln73_13 = bitcast i32 %Weights_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln73_13"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:179 %mul21_i70_2_3 = fmul i32 %bitcast_ln73_13, i32 %OutPadConv2_load_13

]]></Node>
<StgValue><ssdm name="mul21_i70_2_3"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:184 %Weights_load_42 = load i14 %Weights_addr_42

]]></Node>
<StgValue><ssdm name="Weights_load_42"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:189 %OutPadConv2_load_14 = load i10 %OutPadConv2_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_14"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:195 %Weights_load_43 = load i14 %Weights_addr_43

]]></Node>
<StgValue><ssdm name="Weights_load_43"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:200 %OutPadConv2_load_15 = load i10 %OutPadConv2_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_15"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:203 %add_ln73_31 = add i9 %p_cast69, i9 124

]]></Node>
<StgValue><ssdm name="add_ln73_31"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:204 %zext_ln73_31 = zext i9 %add_ln73_31

]]></Node>
<StgValue><ssdm name="zext_ln73_31"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:205 %Weights_addr_44 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_31

]]></Node>
<StgValue><ssdm name="Weights_addr_44"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:206 %Weights_load_44 = load i14 %Weights_addr_44

]]></Node>
<StgValue><ssdm name="Weights_load_44"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i90:208 %add_ln73_32 = add i10 %zext_ln67_2, i10 493

]]></Node>
<StgValue><ssdm name="add_ln73_32"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i90:209 %zext_ln73_32 = zext i10 %add_ln73_32

]]></Node>
<StgValue><ssdm name="zext_ln73_32"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:210 %OutPadConv2_addr_16 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_32

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_16"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:211 %OutPadConv2_load_16 = load i10 %OutPadConv2_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_16"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:214 %add_ln73_33 = add i9 %p_cast69, i9 125

]]></Node>
<StgValue><ssdm name="add_ln73_33"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:215 %zext_ln73_33 = zext i9 %add_ln73_33

]]></Node>
<StgValue><ssdm name="zext_ln73_33"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:216 %Weights_addr_45 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_33

]]></Node>
<StgValue><ssdm name="Weights_addr_45"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:217 %Weights_load_45 = load i14 %Weights_addr_45

]]></Node>
<StgValue><ssdm name="Weights_load_45"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i90:219 %add_ln73_34 = add i10 %zext_ln67_2, i10 494

]]></Node>
<StgValue><ssdm name="add_ln73_34"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i90:220 %zext_ln73_34 = zext i10 %add_ln73_34

]]></Node>
<StgValue><ssdm name="zext_ln73_34"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:221 %OutPadConv2_addr_17 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_34

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_17"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:222 %OutPadConv2_load_17 = load i10 %OutPadConv2_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="360" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:48 %s_124 = fadd i32 %s, i32 %mul21_i70_s

]]></Node>
<StgValue><ssdm name="s_124"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:146 %mul21_i70_2 = fmul i32 %bitcast_ln73_10, i32 %OutPadConv2_load_10

]]></Node>
<StgValue><ssdm name="mul21_i70_2"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:157 %mul21_i70_2_1 = fmul i32 %bitcast_ln73_11, i32 %OutPadConv2_load_11

]]></Node>
<StgValue><ssdm name="mul21_i70_2_1"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:168 %mul21_i70_2_2 = fmul i32 %bitcast_ln73_12, i32 %OutPadConv2_load_12

]]></Node>
<StgValue><ssdm name="mul21_i70_2_2"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:179 %mul21_i70_2_3 = fmul i32 %bitcast_ln73_13, i32 %OutPadConv2_load_13

]]></Node>
<StgValue><ssdm name="mul21_i70_2_3"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:185 %bitcast_ln73_14 = bitcast i32 %Weights_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln73_14"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:190 %mul21_i70_2_4 = fmul i32 %bitcast_ln73_14, i32 %OutPadConv2_load_14

]]></Node>
<StgValue><ssdm name="mul21_i70_2_4"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:196 %bitcast_ln73_15 = bitcast i32 %Weights_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln73_15"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:201 %mul21_i70_3 = fmul i32 %bitcast_ln73_15, i32 %OutPadConv2_load_15

]]></Node>
<StgValue><ssdm name="mul21_i70_3"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:206 %Weights_load_44 = load i14 %Weights_addr_44

]]></Node>
<StgValue><ssdm name="Weights_load_44"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:211 %OutPadConv2_load_16 = load i10 %OutPadConv2_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_16"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:217 %Weights_load_45 = load i14 %Weights_addr_45

]]></Node>
<StgValue><ssdm name="Weights_load_45"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:222 %OutPadConv2_load_17 = load i10 %OutPadConv2_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_17"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:225 %add_ln73_35 = add i9 %p_cast69, i9 126

]]></Node>
<StgValue><ssdm name="add_ln73_35"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:226 %zext_ln73_35 = zext i9 %add_ln73_35

]]></Node>
<StgValue><ssdm name="zext_ln73_35"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:227 %Weights_addr_46 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_35

]]></Node>
<StgValue><ssdm name="Weights_addr_46"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:228 %Weights_load_46 = load i14 %Weights_addr_46

]]></Node>
<StgValue><ssdm name="Weights_load_46"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i90:230 %add_ln73_36 = add i10 %zext_ln67_2, i10 495

]]></Node>
<StgValue><ssdm name="add_ln73_36"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i90:231 %zext_ln73_36 = zext i10 %add_ln73_36

]]></Node>
<StgValue><ssdm name="zext_ln73_36"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:232 %OutPadConv2_addr_18 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_36

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_18"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:233 %OutPadConv2_load_18 = load i10 %OutPadConv2_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_18"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:236 %add_ln73_37 = add i9 %p_cast69, i9 127

]]></Node>
<StgValue><ssdm name="add_ln73_37"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:237 %zext_ln73_37 = zext i9 %add_ln73_37

]]></Node>
<StgValue><ssdm name="zext_ln73_37"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:238 %Weights_addr_47 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_37

]]></Node>
<StgValue><ssdm name="Weights_addr_47"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:239 %Weights_load_47 = load i14 %Weights_addr_47

]]></Node>
<StgValue><ssdm name="Weights_load_47"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i90:241 %add_ln73_38 = add i10 %zext_ln67_2, i10 496

]]></Node>
<StgValue><ssdm name="add_ln73_38"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i90:242 %zext_ln73_38 = zext i10 %add_ln73_38

]]></Node>
<StgValue><ssdm name="zext_ln73_38"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:243 %OutPadConv2_addr_19 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_38

]]></Node>
<StgValue><ssdm name="OutPadConv2_addr_19"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:244 %OutPadConv2_load_19 = load i10 %OutPadConv2_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="389" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:48 %s_124 = fadd i32 %s, i32 %mul21_i70_s

]]></Node>
<StgValue><ssdm name="s_124"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:168 %mul21_i70_2_2 = fmul i32 %bitcast_ln73_12, i32 %OutPadConv2_load_12

]]></Node>
<StgValue><ssdm name="mul21_i70_2_2"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:179 %mul21_i70_2_3 = fmul i32 %bitcast_ln73_13, i32 %OutPadConv2_load_13

]]></Node>
<StgValue><ssdm name="mul21_i70_2_3"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:190 %mul21_i70_2_4 = fmul i32 %bitcast_ln73_14, i32 %OutPadConv2_load_14

]]></Node>
<StgValue><ssdm name="mul21_i70_2_4"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:201 %mul21_i70_3 = fmul i32 %bitcast_ln73_15, i32 %OutPadConv2_load_15

]]></Node>
<StgValue><ssdm name="mul21_i70_3"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:207 %bitcast_ln73_16 = bitcast i32 %Weights_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln73_16"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:212 %mul21_i70_3_1 = fmul i32 %bitcast_ln73_16, i32 %OutPadConv2_load_16

]]></Node>
<StgValue><ssdm name="mul21_i70_3_1"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:218 %bitcast_ln73_17 = bitcast i32 %Weights_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln73_17"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:223 %mul21_i70_3_2 = fmul i32 %bitcast_ln73_17, i32 %OutPadConv2_load_17

]]></Node>
<StgValue><ssdm name="mul21_i70_3_2"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:228 %Weights_load_46 = load i14 %Weights_addr_46

]]></Node>
<StgValue><ssdm name="Weights_load_46"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:233 %OutPadConv2_load_18 = load i10 %OutPadConv2_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_18"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:239 %Weights_load_47 = load i14 %Weights_addr_47

]]></Node>
<StgValue><ssdm name="Weights_load_47"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i90:244 %OutPadConv2_load_19 = load i10 %OutPadConv2_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv2_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="402" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:48 %s_124 = fadd i32 %s, i32 %mul21_i70_s

]]></Node>
<StgValue><ssdm name="s_124"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:190 %mul21_i70_2_4 = fmul i32 %bitcast_ln73_14, i32 %OutPadConv2_load_14

]]></Node>
<StgValue><ssdm name="mul21_i70_2_4"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:201 %mul21_i70_3 = fmul i32 %bitcast_ln73_15, i32 %OutPadConv2_load_15

]]></Node>
<StgValue><ssdm name="mul21_i70_3"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:212 %mul21_i70_3_1 = fmul i32 %bitcast_ln73_16, i32 %OutPadConv2_load_16

]]></Node>
<StgValue><ssdm name="mul21_i70_3_1"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:223 %mul21_i70_3_2 = fmul i32 %bitcast_ln73_17, i32 %OutPadConv2_load_17

]]></Node>
<StgValue><ssdm name="mul21_i70_3_2"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:229 %bitcast_ln73_18 = bitcast i32 %Weights_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln73_18"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:234 %mul21_i70_3_3 = fmul i32 %bitcast_ln73_18, i32 %OutPadConv2_load_18

]]></Node>
<StgValue><ssdm name="mul21_i70_3_3"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:240 %bitcast_ln73_19 = bitcast i32 %Weights_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln73_19"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:245 %mul21_i70_3_4 = fmul i32 %bitcast_ln73_19, i32 %OutPadConv2_load_19

]]></Node>
<StgValue><ssdm name="mul21_i70_3_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="411" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:48 %s_124 = fadd i32 %s, i32 %mul21_i70_s

]]></Node>
<StgValue><ssdm name="s_124"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:212 %mul21_i70_3_1 = fmul i32 %bitcast_ln73_16, i32 %OutPadConv2_load_16

]]></Node>
<StgValue><ssdm name="mul21_i70_3_1"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:223 %mul21_i70_3_2 = fmul i32 %bitcast_ln73_17, i32 %OutPadConv2_load_17

]]></Node>
<StgValue><ssdm name="mul21_i70_3_2"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:234 %mul21_i70_3_3 = fmul i32 %bitcast_ln73_18, i32 %OutPadConv2_load_18

]]></Node>
<StgValue><ssdm name="mul21_i70_3_3"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:245 %mul21_i70_3_4 = fmul i32 %bitcast_ln73_19, i32 %OutPadConv2_load_19

]]></Node>
<StgValue><ssdm name="mul21_i70_3_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="416" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:59 %s_125 = fadd i32 %s_124, i32 %mul21_i70_5

]]></Node>
<StgValue><ssdm name="s_125"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:234 %mul21_i70_3_3 = fmul i32 %bitcast_ln73_18, i32 %OutPadConv2_load_18

]]></Node>
<StgValue><ssdm name="mul21_i70_3_3"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:245 %mul21_i70_3_4 = fmul i32 %bitcast_ln73_19, i32 %OutPadConv2_load_19

]]></Node>
<StgValue><ssdm name="mul21_i70_3_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="419" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:59 %s_125 = fadd i32 %s_124, i32 %mul21_i70_5

]]></Node>
<StgValue><ssdm name="s_125"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="420" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:59 %s_125 = fadd i32 %s_124, i32 %mul21_i70_5

]]></Node>
<StgValue><ssdm name="s_125"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="421" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:59 %s_125 = fadd i32 %s_124, i32 %mul21_i70_5

]]></Node>
<StgValue><ssdm name="s_125"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="422" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:70 %s_126 = fadd i32 %s_125, i32 %mul21_i70_6

]]></Node>
<StgValue><ssdm name="s_126"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="423" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:70 %s_126 = fadd i32 %s_125, i32 %mul21_i70_6

]]></Node>
<StgValue><ssdm name="s_126"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="424" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:70 %s_126 = fadd i32 %s_125, i32 %mul21_i70_6

]]></Node>
<StgValue><ssdm name="s_126"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="425" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:70 %s_126 = fadd i32 %s_125, i32 %mul21_i70_6

]]></Node>
<StgValue><ssdm name="s_126"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="426" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:81 %s_127 = fadd i32 %s_126, i32 %mul21_i70_4

]]></Node>
<StgValue><ssdm name="s_127"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="427" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:81 %s_127 = fadd i32 %s_126, i32 %mul21_i70_4

]]></Node>
<StgValue><ssdm name="s_127"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="428" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:81 %s_127 = fadd i32 %s_126, i32 %mul21_i70_4

]]></Node>
<StgValue><ssdm name="s_127"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="429" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:81 %s_127 = fadd i32 %s_126, i32 %mul21_i70_4

]]></Node>
<StgValue><ssdm name="s_127"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="430" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:92 %s_128 = fadd i32 %s_127, i32 %mul21_i70_1

]]></Node>
<StgValue><ssdm name="s_128"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="431" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:92 %s_128 = fadd i32 %s_127, i32 %mul21_i70_1

]]></Node>
<StgValue><ssdm name="s_128"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="432" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:92 %s_128 = fadd i32 %s_127, i32 %mul21_i70_1

]]></Node>
<StgValue><ssdm name="s_128"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="433" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:92 %s_128 = fadd i32 %s_127, i32 %mul21_i70_1

]]></Node>
<StgValue><ssdm name="s_128"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="434" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:103 %s_129 = fadd i32 %s_128, i32 %mul21_i70_1_1

]]></Node>
<StgValue><ssdm name="s_129"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="435" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:103 %s_129 = fadd i32 %s_128, i32 %mul21_i70_1_1

]]></Node>
<StgValue><ssdm name="s_129"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="436" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:103 %s_129 = fadd i32 %s_128, i32 %mul21_i70_1_1

]]></Node>
<StgValue><ssdm name="s_129"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="437" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:103 %s_129 = fadd i32 %s_128, i32 %mul21_i70_1_1

]]></Node>
<StgValue><ssdm name="s_129"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="438" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:114 %s_130 = fadd i32 %s_129, i32 %mul21_i70_1_2

]]></Node>
<StgValue><ssdm name="s_130"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="439" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:114 %s_130 = fadd i32 %s_129, i32 %mul21_i70_1_2

]]></Node>
<StgValue><ssdm name="s_130"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="440" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:114 %s_130 = fadd i32 %s_129, i32 %mul21_i70_1_2

]]></Node>
<StgValue><ssdm name="s_130"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="441" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:114 %s_130 = fadd i32 %s_129, i32 %mul21_i70_1_2

]]></Node>
<StgValue><ssdm name="s_130"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="442" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:125 %s_131 = fadd i32 %s_130, i32 %mul21_i70_1_3

]]></Node>
<StgValue><ssdm name="s_131"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="443" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:125 %s_131 = fadd i32 %s_130, i32 %mul21_i70_1_3

]]></Node>
<StgValue><ssdm name="s_131"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="444" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:125 %s_131 = fadd i32 %s_130, i32 %mul21_i70_1_3

]]></Node>
<StgValue><ssdm name="s_131"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="445" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:125 %s_131 = fadd i32 %s_130, i32 %mul21_i70_1_3

]]></Node>
<StgValue><ssdm name="s_131"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="446" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:136 %s_132 = fadd i32 %s_131, i32 %mul21_i70_1_4

]]></Node>
<StgValue><ssdm name="s_132"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="447" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:136 %s_132 = fadd i32 %s_131, i32 %mul21_i70_1_4

]]></Node>
<StgValue><ssdm name="s_132"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="448" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:136 %s_132 = fadd i32 %s_131, i32 %mul21_i70_1_4

]]></Node>
<StgValue><ssdm name="s_132"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="449" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:136 %s_132 = fadd i32 %s_131, i32 %mul21_i70_1_4

]]></Node>
<StgValue><ssdm name="s_132"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="450" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:147 %s_133 = fadd i32 %s_132, i32 %mul21_i70_2

]]></Node>
<StgValue><ssdm name="s_133"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="451" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:147 %s_133 = fadd i32 %s_132, i32 %mul21_i70_2

]]></Node>
<StgValue><ssdm name="s_133"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="452" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:147 %s_133 = fadd i32 %s_132, i32 %mul21_i70_2

]]></Node>
<StgValue><ssdm name="s_133"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="453" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:147 %s_133 = fadd i32 %s_132, i32 %mul21_i70_2

]]></Node>
<StgValue><ssdm name="s_133"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="454" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:158 %s_134 = fadd i32 %s_133, i32 %mul21_i70_2_1

]]></Node>
<StgValue><ssdm name="s_134"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="455" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:158 %s_134 = fadd i32 %s_133, i32 %mul21_i70_2_1

]]></Node>
<StgValue><ssdm name="s_134"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="456" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:158 %s_134 = fadd i32 %s_133, i32 %mul21_i70_2_1

]]></Node>
<StgValue><ssdm name="s_134"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="457" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:158 %s_134 = fadd i32 %s_133, i32 %mul21_i70_2_1

]]></Node>
<StgValue><ssdm name="s_134"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="458" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:169 %s_135 = fadd i32 %s_134, i32 %mul21_i70_2_2

]]></Node>
<StgValue><ssdm name="s_135"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="459" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:169 %s_135 = fadd i32 %s_134, i32 %mul21_i70_2_2

]]></Node>
<StgValue><ssdm name="s_135"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="460" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:169 %s_135 = fadd i32 %s_134, i32 %mul21_i70_2_2

]]></Node>
<StgValue><ssdm name="s_135"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="461" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:169 %s_135 = fadd i32 %s_134, i32 %mul21_i70_2_2

]]></Node>
<StgValue><ssdm name="s_135"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="462" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:180 %s_136 = fadd i32 %s_135, i32 %mul21_i70_2_3

]]></Node>
<StgValue><ssdm name="s_136"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="463" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:180 %s_136 = fadd i32 %s_135, i32 %mul21_i70_2_3

]]></Node>
<StgValue><ssdm name="s_136"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="464" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:180 %s_136 = fadd i32 %s_135, i32 %mul21_i70_2_3

]]></Node>
<StgValue><ssdm name="s_136"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="465" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:180 %s_136 = fadd i32 %s_135, i32 %mul21_i70_2_3

]]></Node>
<StgValue><ssdm name="s_136"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="466" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:191 %s_137 = fadd i32 %s_136, i32 %mul21_i70_2_4

]]></Node>
<StgValue><ssdm name="s_137"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="467" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:191 %s_137 = fadd i32 %s_136, i32 %mul21_i70_2_4

]]></Node>
<StgValue><ssdm name="s_137"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="468" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:191 %s_137 = fadd i32 %s_136, i32 %mul21_i70_2_4

]]></Node>
<StgValue><ssdm name="s_137"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="469" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:191 %s_137 = fadd i32 %s_136, i32 %mul21_i70_2_4

]]></Node>
<StgValue><ssdm name="s_137"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="470" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:202 %s_138 = fadd i32 %s_137, i32 %mul21_i70_3

]]></Node>
<StgValue><ssdm name="s_138"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="471" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:202 %s_138 = fadd i32 %s_137, i32 %mul21_i70_3

]]></Node>
<StgValue><ssdm name="s_138"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="472" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:202 %s_138 = fadd i32 %s_137, i32 %mul21_i70_3

]]></Node>
<StgValue><ssdm name="s_138"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="473" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:202 %s_138 = fadd i32 %s_137, i32 %mul21_i70_3

]]></Node>
<StgValue><ssdm name="s_138"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="474" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:213 %s_139 = fadd i32 %s_138, i32 %mul21_i70_3_1

]]></Node>
<StgValue><ssdm name="s_139"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="475" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:213 %s_139 = fadd i32 %s_138, i32 %mul21_i70_3_1

]]></Node>
<StgValue><ssdm name="s_139"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="476" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:213 %s_139 = fadd i32 %s_138, i32 %mul21_i70_3_1

]]></Node>
<StgValue><ssdm name="s_139"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="477" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:213 %s_139 = fadd i32 %s_138, i32 %mul21_i70_3_1

]]></Node>
<StgValue><ssdm name="s_139"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="478" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:224 %s_140 = fadd i32 %s_139, i32 %mul21_i70_3_2

]]></Node>
<StgValue><ssdm name="s_140"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="479" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:224 %s_140 = fadd i32 %s_139, i32 %mul21_i70_3_2

]]></Node>
<StgValue><ssdm name="s_140"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="480" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:224 %s_140 = fadd i32 %s_139, i32 %mul21_i70_3_2

]]></Node>
<StgValue><ssdm name="s_140"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="481" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="4">
<![CDATA[
for.inc44.i90:8 %zext_ln65 = zext i4 %select_ln65_1

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="482" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i90:16 %arrayidx17_sum = add i9 %zext_ln65, i9 268

]]></Node>
<StgValue><ssdm name="arrayidx17_sum"/></StgValue>
</operation>

<operation id="483" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i90:17 %arrayidx17_sum_cast = zext i9 %arrayidx17_sum

]]></Node>
<StgValue><ssdm name="arrayidx17_sum_cast"/></StgValue>
</operation>

<operation id="484" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:18 %Weights_addr_27 = getelementptr i32 %Weights, i64 0, i64 %arrayidx17_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_27"/></StgValue>
</operation>

<operation id="485" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:19 %Weights_load_27 = load i14 %Weights_addr_27

]]></Node>
<StgValue><ssdm name="Weights_load_27"/></StgValue>
</operation>

<operation id="486" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:224 %s_140 = fadd i32 %s_139, i32 %mul21_i70_3_2

]]></Node>
<StgValue><ssdm name="s_140"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="487" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i90:19 %Weights_load_27 = load i14 %Weights_addr_27

]]></Node>
<StgValue><ssdm name="Weights_load_27"/></StgValue>
</operation>

<operation id="488" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:235 %s_141 = fadd i32 %s_140, i32 %mul21_i70_3_3

]]></Node>
<StgValue><ssdm name="s_141"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="489" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:235 %s_141 = fadd i32 %s_140, i32 %mul21_i70_3_3

]]></Node>
<StgValue><ssdm name="s_141"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="490" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:235 %s_141 = fadd i32 %s_140, i32 %mul21_i70_3_3

]]></Node>
<StgValue><ssdm name="s_141"/></StgValue>
</operation>

<operation id="518" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0">
<![CDATA[
for.body4.i96.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="491" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:235 %s_141 = fadd i32 %s_140, i32 %mul21_i70_3_3

]]></Node>
<StgValue><ssdm name="s_141"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="492" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:246 %s_142 = fadd i32 %s_141, i32 %mul21_i70_3_4

]]></Node>
<StgValue><ssdm name="s_142"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="493" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:246 %s_142 = fadd i32 %s_141, i32 %mul21_i70_3_4

]]></Node>
<StgValue><ssdm name="s_142"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="494" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:246 %s_142 = fadd i32 %s_141, i32 %mul21_i70_3_4

]]></Node>
<StgValue><ssdm name="s_142"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="495" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:246 %s_142 = fadd i32 %s_141, i32 %mul21_i70_3_4

]]></Node>
<StgValue><ssdm name="s_142"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="496" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:20 %empty_145 = bitcast i32 %Weights_load_27

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="497" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:247 %add28_i2 = fadd i32 %s_142, i32 %empty_145

]]></Node>
<StgValue><ssdm name="add28_i2"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="498" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:247 %add28_i2 = fadd i32 %s_142, i32 %empty_145

]]></Node>
<StgValue><ssdm name="add28_i2"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="499" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:247 %add28_i2 = fadd i32 %s_142, i32 %empty_145

]]></Node>
<StgValue><ssdm name="add28_i2"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="500" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:247 %add28_i2 = fadd i32 %s_142, i32 %empty_145

]]></Node>
<StgValue><ssdm name="add28_i2"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="501" st_id="90" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:254 %tmp_15 = fcmp_olt  i32 %add28_i2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="502" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i90:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_65_1_loop_for_ap_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="503" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44.i90:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="504" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc44.i90:28 %specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln67"/></StgValue>
</operation>

<operation id="505" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i90:248 %bitcast_ln75 = bitcast i32 %add28_i2

]]></Node>
<StgValue><ssdm name="bitcast_ln75"/></StgValue>
</operation>

<operation id="506" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc44.i90:249 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln75, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="507" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="32">
<![CDATA[
for.inc44.i90:250 %trunc_ln75 = trunc i32 %bitcast_ln75

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="508" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i90:251 %icmp_ln75 = icmp_ne  i8 %tmp_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="509" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc44.i90:252 %icmp_ln75_1 = icmp_eq  i23 %trunc_ln75, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_1"/></StgValue>
</operation>

<operation id="510" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44.i90:253 %or_ln75 = or i1 %icmp_ln75_1, i1 %icmp_ln75

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="511" st_id="91" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i90:254 %tmp_15 = fcmp_olt  i32 %add28_i2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="512" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44.i90:255 %and_ln75 = and i1 %or_ln75, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln75"/></StgValue>
</operation>

<operation id="513" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i90:259 %zext_ln75_1 = zext i11 %add_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="514" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i90:260 %OutConv2_addr = getelementptr i32 %OutConv2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="OutConv2_addr"/></StgValue>
</operation>

<operation id="515" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc44.i90:261 %select_ln75 = select i1 %and_ln75, i32 0, i32 %add28_i2

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="516" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc44.i90:262 %store_ln75 = store i32 %select_ln75, i11 %OutConv2_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="517" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
for.inc44.i90:266 %br_ln67 = br void %loop_for_fc_2.i

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
