
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036027                       # Number of seconds simulated
sim_ticks                                 36027011487                       # Number of ticks simulated
final_tick                               562993374672                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64486                       # Simulator instruction rate (inst/s)
host_op_rate                                    81367                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1055938                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887260                       # Number of bytes of host memory used
host_seconds                                 34118.50                       # Real time elapsed on the host
sim_insts                                  2200155969                       # Number of instructions simulated
sim_ops                                    2776126334                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2945920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1243520                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4193152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1175424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1175424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23015                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9715                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32759                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9183                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9183                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81769758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53293                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34516324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               116389115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49740                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53293                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             103034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32626187                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32626187                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32626187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81769758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53293                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34516324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149015302                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86395712                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31079030                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25256482                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121580                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13181753                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12139400                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3286228                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90075                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31216261                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172379132                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31079030                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15425628                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37925247                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11388458                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6377683                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15291623                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       915363                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84738894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.513557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.305291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46813647     55.24%     55.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3333374      3.93%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2691006      3.18%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6549873      7.73%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1770890      2.09%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2289839      2.70%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1649773      1.95%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924257      1.09%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18716235     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84738894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359729                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.995228                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32658892                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6186640                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36469114                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246484                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9177762                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310290                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42266                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206113336                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82342                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9177762                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35048904                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1396612                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1263850                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34267628                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3584136                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198824929                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        35136                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1486428                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112212                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2102                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278382353                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928254397                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928254397                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107686804                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40263                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22496                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9812474                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18545779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9431597                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148865                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3275865                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188042229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38761                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149420863                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286155                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64930996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198282383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5693                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84738894                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763309                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885306                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29329069     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18233061     21.52%     56.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12066603     14.24%     70.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8852787     10.45%     80.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7585768      8.95%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3949948      4.66%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3367545      3.97%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634751      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       719362      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84738894                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875374     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178043     14.48%     85.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176356     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124504848     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127455      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14842737      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7929289      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149420863                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729494                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229781                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385096555                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253012643                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145616232                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150650644                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       562520                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7311811                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2876                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          659                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2405821                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9177762                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         539638                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80269                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188080990                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       413525                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18545779                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9431597                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22227                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72110                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          659                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1272301                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1188984                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461285                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147045055                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917794                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375807                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21643169                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20741984                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7725375                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701995                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145713526                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145616232                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94907456                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267962276                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685457                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354182                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65272419                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126408                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75561132                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625299                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29334704     38.82%     38.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20951788     27.73%     66.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8526669     11.28%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4786160      6.33%     84.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3925522      5.20%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1597903      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1900944      2.52%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       950974      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3586468      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75561132                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3586468                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260056518                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385347291                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1656818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863957                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863957                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.157465                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.157465                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661531844                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201284463                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190165823                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86395712                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31810737                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25949378                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2121471                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13397021                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12430820                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3427247                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94169                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31808046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174755572                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31810737                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15858067                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38808767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11280972                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5510732                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15685804                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1010286                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85260862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.539315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46452095     54.48%     54.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2569639      3.01%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4795790      5.62%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4785268      5.61%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2968411      3.48%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2358687      2.77%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1475367      1.73%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1376944      1.61%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18478661     21.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85260862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368198                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.022734                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33158043                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5452821                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37288337                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228583                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9133074                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5368940                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209646396                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1416                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9133074                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35556933                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1008186                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1148757                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35071825                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3342083                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202197804                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1390296                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1022354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283939149                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    943342209                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    943342209                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175590634                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108348502                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35998                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17290                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9300878                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18697371                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9556556                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119502                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3448805                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190580962                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151811448                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299612                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64424778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    197125585                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85260862                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780553                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896506                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29205888     34.25%     34.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18489974     21.69%     55.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12333674     14.47%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8008291      9.39%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8431668      9.89%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4082271      4.79%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3223654      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       734234      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       751208      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85260862                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         947588     72.60%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179461     13.75%     86.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178141     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126984139     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2039616      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17290      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14695778      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8074625      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151811448                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.757164                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1305190                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008597                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390488560                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    255040656                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148340991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153116638                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       474679                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7250495                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1975                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2304943                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9133074                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         520822                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91101                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190615542                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       447489                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18697371                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9556556                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17290                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71638                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1326550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2505653                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149812196                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14024111                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1999252                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21915294                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21242645                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7891183                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734024                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148387694                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148340991                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94568332                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271360238                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716995                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348497                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102263306                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125916483                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64699531                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34580                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2147163                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76127788                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654015                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148784                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28876875     37.93%     37.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21325245     28.01%     65.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8856716     11.63%     77.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4422527      5.81%     83.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4412014      5.80%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1787913      2.35%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1795128      2.36%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       959124      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3692246      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76127788                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102263306                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125916483                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18698489                       # Number of memory references committed
system.switch_cpus1.commit.loads             11446876                       # Number of loads committed
system.switch_cpus1.commit.membars              17290                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18174640                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113441259                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2597114                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3692246                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           263051556                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          390370975                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1134850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102263306                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125916483                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102263306                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844836                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844836                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183662                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183662                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672984800                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206077790                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192605698                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34580                       # number of misc regfile writes
system.l2.replacements                          32766                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           660239                       # Total number of references to valid blocks.
system.l2.sampled_refs                          40958                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.119903                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            63.944006                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.928513                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3182.667084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.032513                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2210.180535                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1574.712754                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1154.534595                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000357                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.388509                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000370                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.269797                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.192226                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.140934                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        49457                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29898                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   79355                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23403                       # number of Writeback hits
system.l2.Writeback_hits::total                 23403                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        49457                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29898                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79355                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        49457                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29898                       # number of overall hits
system.l2.overall_hits::total                   79355                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        23015                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9715                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32759                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        23015                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9715                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32759                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        23015                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9715                       # number of overall misses
system.l2.overall_misses::total                 32759                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       606558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1187278599                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       624982                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    541861096                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1730371235                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       606558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1187278599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       624982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    541861096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1730371235                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       606558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1187278599                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       624982                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    541861096                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1730371235                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72472                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112114                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23403                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23403                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72472                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39613                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112114                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72472                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39613                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112114                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.317571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.245248                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.292194                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.317571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.245248                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292194                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.317571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.245248                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292194                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43325.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51587.164849                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41665.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55775.717550                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52821.247138                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43325.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51587.164849                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41665.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55775.717550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52821.247138                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43325.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51587.164849                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41665.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55775.717550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52821.247138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9183                       # number of writebacks
system.l2.writebacks::total                      9183                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        23015                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9715                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32759                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        23015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32759                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        23015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32759                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       524222                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1054196133                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       537649                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    485704943                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1540962947                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       524222                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1054196133                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       537649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    485704943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1540962947                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       524222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1054196133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       537649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    485704943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1540962947                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.317571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.245248                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.292194                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.317571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.245248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.292194                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.317571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.245248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292194                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37444.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45804.741821                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35843.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49995.362120                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47039.376874                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37444.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45804.741821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35843.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49995.362120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47039.376874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37444.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45804.741821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35843.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49995.362120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47039.376874                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995313                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015299223                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042855.579477                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995313                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15291606                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15291606                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15291606                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15291606                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15291606                       # number of overall hits
system.cpu0.icache.overall_hits::total       15291606                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       821454                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       821454                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       821454                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       821454                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       821454                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       821454                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15291623                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15291623                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15291623                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15291623                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15291623                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15291623                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48320.823529                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48320.823529                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48320.823529                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48320.823529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48320.823529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48320.823529                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       629228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       629228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       629228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       629228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       629228                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       629228                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44944.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44944.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44944.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44944.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44944.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44944.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72472                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180565012                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72728                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2482.744088                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511980                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488020                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900437                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099563                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10573459                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10573459                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21830                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21830                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17566164                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17566164                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17566164                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17566164                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152876                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152876                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152876                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152876                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152876                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152876                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5258636458                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5258636458                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5258636458                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5258636458                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5258636458                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5258636458                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10726335                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10726335                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17719040                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17719040                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17719040                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17719040                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014252                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014252                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008628                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008628                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008628                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008628                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34398.051087                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34398.051087                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34398.051087                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34398.051087                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34398.051087                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34398.051087                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13810                       # number of writebacks
system.cpu0.dcache.writebacks::total            13810                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80404                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80404                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        80404                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        80404                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        80404                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        80404                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72472                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72472                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72472                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72472                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72472                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72472                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1597375137                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1597375137                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1597375137                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1597375137                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1597375137                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1597375137                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006756                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006756                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004090                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004090                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004090                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004090                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22041.273002                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22041.273002                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22041.273002                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22041.273002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22041.273002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22041.273002                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997015                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013586095                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184452.790948                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997015                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15685786                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15685786                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15685786                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15685786                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15685786                       # number of overall hits
system.cpu1.icache.overall_hits::total       15685786                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       806316                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       806316                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       806316                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       806316                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       806316                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       806316                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15685804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15685804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15685804                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15685804                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15685804                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15685804                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44795.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44795.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44795.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44795.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44795.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44795.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       640652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       640652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       640652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       640652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       640652                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       640652                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42710.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42710.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42710.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42710.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42710.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42710.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39613                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169282328                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39869                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4245.963731                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.762901                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.237099                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905324                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094676                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10702459                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10702459                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7217591                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7217591                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17290                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17290                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17290                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17920050                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17920050                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17920050                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17920050                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103113                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103113                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103113                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103113                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103113                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103113                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3702767584                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3702767584                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3702767584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3702767584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3702767584                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3702767584                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10805572                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10805572                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7217591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7217591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18023163                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18023163                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18023163                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18023163                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009543                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009543                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005721                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005721                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005721                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005721                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35909.803652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35909.803652                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35909.803652                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35909.803652                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35909.803652                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35909.803652                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9593                       # number of writebacks
system.cpu1.dcache.writebacks::total             9593                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63500                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63500                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63500                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63500                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63500                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63500                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39613                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39613                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39613                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39613                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39613                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39613                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    756172620                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    756172620                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    756172620                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    756172620                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    756172620                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    756172620                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002198                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002198                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002198                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002198                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19089.001590                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19089.001590                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19089.001590                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19089.001590                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19089.001590                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19089.001590                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
