Info: Starting: Create simulation model
Info: qsys-generate C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw\simulation --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading tcp-ip/final_tcp_hw.qsys
Progress: Reading input file
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 17.1]
Progress: Parameterizing module led
Progress: Adding main_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module main_memory
Progress: Adding nios2 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2
Progress: Adding sgdma_rx [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_tx
Progress: Adding switch [altera_avalon_pio 17.1]
Progress: Parameterizing module switch
Progress: Adding sys_clk [clock_source 17.1]
Progress: Parameterizing module sys_clk
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding tse [altera_eth_tse 17.1]
Progress: Parameterizing module tse
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_tcp_hw.tse.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit.
Info: final_tcp_hw: Generating final_tcp_hw "final_tcp_hw" for SIM_VERILOG
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: descriptor_memory: Starting RTL generation for module 'final_tcp_hw_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_descriptor_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen//final_tcp_hw_descriptor_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen/  ]
Info: descriptor_memory: Done RTL generation for module 'final_tcp_hw_descriptor_memory'
Info: descriptor_memory: "final_tcp_hw" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: jtag_uart: Starting RTL generation for module 'final_tcp_hw_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_tcp_hw_jtag_uart --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen//final_tcp_hw_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'final_tcp_hw_jtag_uart'
Info: jtag_uart: "final_tcp_hw" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'final_tcp_hw_led'
Info: led:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_led --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen//final_tcp_hw_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen/  ]
Info: led: Done RTL generation for module 'final_tcp_hw_led'
Info: led: "final_tcp_hw" instantiated altera_avalon_pio "led"
Info: main_memory: Starting RTL generation for module 'final_tcp_hw_main_memory'
Info: main_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_main_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen//final_tcp_hw_main_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen/  ]
Info: main_memory: Done RTL generation for module 'final_tcp_hw_main_memory'
Info: main_memory: "final_tcp_hw" instantiated altera_avalon_onchip_memory2 "main_memory"
Info: nios2: "final_tcp_hw" instantiated altera_nios2_gen2 "nios2"
Info: sgdma_rx: Starting RTL generation for module 'final_tcp_hw_sgdma_rx'
Info: sgdma_rx:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_rx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen//final_tcp_hw_sgdma_rx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen/  ]
Info: sgdma_rx: Done RTL generation for module 'final_tcp_hw_sgdma_rx'
Info: sgdma_rx: "final_tcp_hw" instantiated altera_avalon_sgdma "sgdma_rx"
Info: sgdma_tx: Starting RTL generation for module 'final_tcp_hw_sgdma_tx'
Info: sgdma_tx:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_tx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen//final_tcp_hw_sgdma_tx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen/  ]
Info: sgdma_tx: Done RTL generation for module 'final_tcp_hw_sgdma_tx'
Info: sgdma_tx: "final_tcp_hw" instantiated altera_avalon_sgdma "sgdma_tx"
Info: switch: Starting RTL generation for module 'final_tcp_hw_switch'
Info: switch:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_switch --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen//final_tcp_hw_switch_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen/  ]
Info: switch: Done RTL generation for module 'final_tcp_hw_switch'
Info: switch: "final_tcp_hw" instantiated altera_avalon_pio "switch"
Info: timer: Starting RTL generation for module 'final_tcp_hw_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_tcp_hw_timer --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen//final_tcp_hw_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen/  ]
Info: timer: Done RTL generation for module 'final_tcp_hw_timer'
Info: timer: "final_tcp_hw" instantiated altera_avalon_timer "timer"
Info: tse: "final_tcp_hw" instantiated altera_eth_tse "tse"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "final_tcp_hw" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "final_tcp_hw" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "final_tcp_hw" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "final_tcp_hw" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'final_tcp_hw_nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_tcp_hw_nios2_cpu --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen//final_tcp_hw_nios2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen/  ]
Info: cpu: # 2020.04.23 13:30:08 (*) Starting Nios II generation
Info: cpu: # 2020.04.23 13:30:09 (*)   Checking for plaintext license.
Info: cpu: # 2020.04.23 13:30:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2020.04.23 13:30:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.04.23 13:30:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.04.23 13:30:09 (*)   Plaintext license not found.
Info: cpu: # 2020.04.23 13:30:09 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.04.23 13:30:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2020.04.23 13:30:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.04.23 13:30:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.04.23 13:30:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.04.23 13:30:09 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.04.23 13:30:09 (*)   Creating all objects for CPU
Info: cpu: # 2020.04.23 13:30:09 (*)     Testbench
Info: cpu: # 2020.04.23 13:30:10 (*)     Instruction decoding
Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction fields
Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction decodes
Info: cpu: # 2020.04.23 13:30:10 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction controls
Info: cpu: # 2020.04.23 13:30:10 (*)     Pipeline frontend
Info: cpu: # 2020.04.23 13:30:10 (*)     Pipeline backend
Info: cpu: # 2020.04.23 13:30:12 (*)   Creating 'C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen//final_tcp_hw_nios2_cpu_nios2_waves.do'
Info: cpu: # 2020.04.23 13:30:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.04.23 13:30:13 (*)   Creating encrypted RTL
Info: cpu: # 2020.04.23 13:30:13 (*)   Creating IP functional simulation model
Info: cpu: # 2020.04.23 13:30:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'final_tcp_hw_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: i_tse_mac: "tse" instantiated altera_eth_tse_mac "i_tse_mac"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: final_tcp_hw: Done "final_tcp_hw" with 47 modules, 305 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw\final_tcp_hw.spd --output-directory=C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw\final_tcp_hw.spd --output-directory=C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	45 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw.qsys --block-symbol-file --output-directory=C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading tcp-ip/final_tcp_hw.qsys
Progress: Reading input file
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 17.1]
Progress: Parameterizing module led
Progress: Adding main_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module main_memory
Progress: Adding nios2 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2
Progress: Adding sgdma_rx [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_tx
Progress: Adding switch [altera_avalon_pio 17.1]
Progress: Parameterizing module switch
Progress: Adding sys_clk [clock_source 17.1]
Progress: Parameterizing module sys_clk
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding tse [altera_eth_tse 17.1]
Progress: Parameterizing module tse
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_tcp_hw.tse.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw.qsys --synthesis=VERILOG --output-directory=C:\Users\tucke\Documents\GitHub\tcp-ip\final_tcp_hw\synthesis --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading tcp-ip/final_tcp_hw.qsys
Progress: Reading input file
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 17.1]
Progress: Parameterizing module led
Progress: Adding main_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module main_memory
Progress: Adding nios2 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2
Progress: Adding sgdma_rx [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_tx
Progress: Adding switch [altera_avalon_pio 17.1]
Progress: Parameterizing module switch
Progress: Adding sys_clk [clock_source 17.1]
Progress: Parameterizing module sys_clk
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding tse [altera_eth_tse 17.1]
Progress: Parameterizing module tse
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_tcp_hw.tse.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit.
Info: final_tcp_hw: Generating final_tcp_hw "final_tcp_hw" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: descriptor_memory: Starting RTL generation for module 'final_tcp_hw_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_descriptor_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0044_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0044_descriptor_memory_gen//final_tcp_hw_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory: Done RTL generation for module 'final_tcp_hw_descriptor_memory'
Info: descriptor_memory: "final_tcp_hw" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: jtag_uart: Starting RTL generation for module 'final_tcp_hw_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_tcp_hw_jtag_uart --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0045_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0045_jtag_uart_gen//final_tcp_hw_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'final_tcp_hw_jtag_uart'
Info: jtag_uart: "final_tcp_hw" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'final_tcp_hw_led'
Info: led:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_led --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0046_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0046_led_gen//final_tcp_hw_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'final_tcp_hw_led'
Info: led: "final_tcp_hw" instantiated altera_avalon_pio "led"
Info: main_memory: Starting RTL generation for module 'final_tcp_hw_main_memory'
Info: main_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_main_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0047_main_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0047_main_memory_gen//final_tcp_hw_main_memory_component_configuration.pl  --do_build_sim=0  ]
Info: main_memory: Done RTL generation for module 'final_tcp_hw_main_memory'
Info: main_memory: "final_tcp_hw" instantiated altera_avalon_onchip_memory2 "main_memory"
Info: nios2: "final_tcp_hw" instantiated altera_nios2_gen2 "nios2"
Info: sgdma_rx: Starting RTL generation for module 'final_tcp_hw_sgdma_rx'
Info: sgdma_rx:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_rx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0048_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0048_sgdma_rx_gen//final_tcp_hw_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_rx: Done RTL generation for module 'final_tcp_hw_sgdma_rx'
Info: sgdma_rx: "final_tcp_hw" instantiated altera_avalon_sgdma "sgdma_rx"
Info: sgdma_tx: Starting RTL generation for module 'final_tcp_hw_sgdma_tx'
Info: sgdma_tx:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_tx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0049_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0049_sgdma_tx_gen//final_tcp_hw_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_tx: Done RTL generation for module 'final_tcp_hw_sgdma_tx'
Info: sgdma_tx: "final_tcp_hw" instantiated altera_avalon_sgdma "sgdma_tx"
Info: switch: Starting RTL generation for module 'final_tcp_hw_switch'
Info: switch:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_switch --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0050_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0050_switch_gen//final_tcp_hw_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'final_tcp_hw_switch'
Info: switch: "final_tcp_hw" instantiated altera_avalon_pio "switch"
Info: timer: Starting RTL generation for module 'final_tcp_hw_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_tcp_hw_timer --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0051_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0051_timer_gen//final_tcp_hw_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'final_tcp_hw_timer'
Info: timer: "final_tcp_hw" instantiated altera_avalon_timer "timer"
Info: tse: "final_tcp_hw" instantiated altera_eth_tse "tse"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "final_tcp_hw" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "final_tcp_hw" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "final_tcp_hw" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "final_tcp_hw" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'final_tcp_hw_nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_tcp_hw_nios2_cpu --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0054_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0054_cpu_gen//final_tcp_hw_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.04.23 13:31:33 (*) Starting Nios II generation
Info: cpu: # 2020.04.23 13:31:33 (*)   Checking for plaintext license.
Info: cpu: # 2020.04.23 13:31:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2020.04.23 13:31:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.04.23 13:31:33 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.04.23 13:31:33 (*)   Plaintext license not found.
Info: cpu: # 2020.04.23 13:31:33 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.04.23 13:31:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2020.04.23 13:31:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.04.23 13:31:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.04.23 13:31:34 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.04.23 13:31:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.04.23 13:31:34 (*)   Creating all objects for CPU
Info: cpu: # 2020.04.23 13:31:34 (*)     Testbench
Info: cpu: # 2020.04.23 13:31:34 (*)     Instruction decoding
Info: cpu: # 2020.04.23 13:31:34 (*)       Instruction fields
Info: cpu: # 2020.04.23 13:31:34 (*)       Instruction decodes
Info: cpu: # 2020.04.23 13:31:35 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.04.23 13:31:35 (*)       Instruction controls
Info: cpu: # 2020.04.23 13:31:35 (*)     Pipeline frontend
Info: cpu: # 2020.04.23 13:31:35 (*)     Pipeline backend
Info: cpu: # 2020.04.23 13:31:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.04.23 13:31:38 (*)   Creating encrypted RTL
Info: cpu: # 2020.04.23 13:31:39 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'final_tcp_hw_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: i_tse_mac: "tse" instantiated altera_eth_tse_mac "i_tse_mac"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: final_tcp_hw: Done "final_tcp_hw" with 47 modules, 184 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
