
*** Running vivado
    with args -log mux1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mux1.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mux1.tcl -notrace
Command: link_design -top mux1 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 608.543 ; gain = 296.867
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.767 . Memory (MB): peak = 628.012 ; gain = 19.469
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c80692fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1168.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c80692fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.417 . Memory (MB): peak = 1168.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c80692fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.500 . Memory (MB): peak = 1168.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c80692fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.530 . Memory (MB): peak = 1168.125 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c80692fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.547 . Memory (MB): peak = 1168.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c80692fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.549 . Memory (MB): peak = 1168.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1168.125 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c80692fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.564 . Memory (MB): peak = 1168.125 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c80692fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1168.125 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1168.125 ; gain = 559.582
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/amrut/Documents/vivado/mux8x1/mux8x1.runs/impl_1/mux1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mux1_drc_opted.rpt -pb mux1_drc_opted.pb -rpx mux1_drc_opted.rpx
Command: report_drc -file mux1_drc_opted.rpt -pb mux1_drc_opted.pb -rpx mux1_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/amrut/Documents/vivado/mux8x1/mux8x1.runs/impl_1/mux1_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.125 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1168.125 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 01768a2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.797 . Memory (MB): peak = 1168.125 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1168.125 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3379abd9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 49c9b2d5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 49c9b2d5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1183.020 ; gain = 14.895
Phase 1 Placer Initialization | Checksum: 49c9b2d5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 66a84a19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 66a84a19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c0cee713

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1303110f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1303110f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 6d9cd6be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 6d9cd6be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 6d9cd6be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.020 ; gain = 14.895
Phase 3 Detail Placement | Checksum: 6d9cd6be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 6d9cd6be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 6d9cd6be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 6d9cd6be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.020 ; gain = 14.895

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 6d9cd6be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.020 ; gain = 14.895
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6d9cd6be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.020 ; gain = 14.895
Ending Placer Task | Checksum: 34ce39a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.020 ; gain = 14.895
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.020 ; gain = 14.895
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1186.570 ; gain = 3.551
INFO: [Common 17-1381] The checkpoint 'C:/Users/amrut/Documents/vivado/mux8x1/mux8x1.runs/impl_1/mux1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mux1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1189.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mux1_utilization_placed.rpt -pb mux1_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1189.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mux1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1189.578 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3357af7e ConstDB: 0 ShapeSum: 1768a2b RouteDB: 0

Phase 1 Build RT Design
Error: Exception Thrown during nodegraph building
Phase 1 Build RT Design | Checksum: 34ce39a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1276.402 ; gain = 86.824
ERROR: [Route 35-302] Router has run out of memory. Please close other programs if practical and refer to the Device/OS/Memory Recommendations available here: http://www.xilinx.com/design-tools/vivado/memory.htm
INFO: [Route 35-17] Router encountered errors. Please check the log file for details

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1276.402 ; gain = 86.824
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
route_design failed
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1276.402 ; gain = 86.824
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1276.402 ; gain = 0.000
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'C:/Users/amrut/Documents/vivado/mux8x1/mux8x1.runs/impl_1/hs_err_pid15756.log' for details
