{"Source Block": ["oh/mio/hdl/mio_regs.v@101:115@HdlStmProcess", "   \n   //################################\n   //# CONFIG\n   //################################ \n\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       config_reg[15:0] <= 'b0;   \n     else if(config_write)\n       config_reg[15:0] <= data_in[15:0];\n\n   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n"], "Clone Blocks": [["oh/mio/hdl/mio_regs.v@107:117", "     if(!nreset)\n       config_reg[15:0] <= 'b0;   \n     else if(config_write)\n       config_reg[15:0] <= data_in[15:0];\n\n   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n"], ["oh/spi/hdl/spi_master_regs.v@110:124", "\n   //####################################\n   //# CONFIG\n   //####################################\n   \n   always @ (posedge clk or negedge nreset)\n     if (~nreset)\n       config_reg[7:0] <= 'b0;   \n     else if(config_write)\n       config_reg[7:0] <= data_in[7:0];\n   \n   assign spi_en       = ~config_reg[0]; // disable spi (on by default)\n   assign irq_en       = config_reg[1];  // enable interrupt\n   assign cpol         = config_reg[2];  // cpol\n   assign cpha         = config_reg[3];  // cpha\n"]], "Diff Content": {"Delete": [[108, "       config_reg[15:0] <= 'b0;   \n"], [110, "       config_reg[15:0] <= data_in[15:0];\n"]], "Add": [[108, "       begin\n"], [108, "\t  config_reg[0]    <= DEF_EN;\n"], [108, "\t  config_reg[1]    <= DEF_EN;\n"], [108, "\t  config_reg[3:2]  <= DEF_MODE;   \n"], [108, "\t  config_reg[11:4] <= DEF_SIZE;\n"], [108, "\t  config_reg[12]   <= DEF_DDR;\n"], [108, "\t  config_reg[13]   <= DEF_MSB;   \n"], [108, "\t  config_reg[18:14]<= 'b0;\n"], [108, "       end\n"], [110, "       config_reg[18:0] <= data_in[18:0];\n"]]}}