// Seed: 283563026
macromodule module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    input wor id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    input uwire id_17,
    input wire id_18,
    input tri0 id_19,
    input supply0 id_20,
    input tri1 id_21,
    output wand id_22,
    input uwire id_23,
    input tri0 id_24,
    input wor id_25,
    output supply1 id_26,
    input wire id_27,
    input wor id_28,
    input supply0 id_29,
    output supply0 id_30,
    output supply1 id_31
);
  assign id_22 = 1;
  wire id_33;
endmodule
module module_1 (
    input wor id_0
);
  tri id_2, id_3;
  wire id_4;
  assign id_2 = id_0;
  wire id_5;
  module_0(
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_2,
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_0,
      id_3,
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3
  );
endmodule
