
                                   VC Static 

                  Version U-2023.03 for linux64 - Mar 02, 2023

                    Copyright (c) 2010 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.


















vcf> vcf> global env
set TEST_NAME $env(TESTCASE)
testcases/force_misc_svi_assign_wire.sv
read_file -format sverilog -top top ${TEST_NAME}
Warning-[TFIPC] Too few instance port connections
testcases/force_misc_svi_assign_wire.sv, 44
top, "M u_M1(u_I);"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
testcases/force_misc_svi_assign_wire.sv, 48
top, "M u_M2(u_I);"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Info: Invoking Simon...
Info: Simon VCS Start

Warning-[SM_NYI_SKIP] Construct not yet implemented
testcases/force_misc_svi_assign_wire.sv, 12
  Construct 'force statement' is not yet implemented. No logic will be 
  generated for it.

=======================================================
VCS CPU Time(s)     :0.06
SIMON CPU Time(s)   :0.01
SIMON Total Time(s) :0.05
Peak Memory(MB)     :433
=======================================================
Info: Simon VCS Finished
Info: Simon call complete 
Info: Exiting after Simon Analysis 
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[Info] DB_COPT045: Vcs analyzer task has finished.
# Gate Counts 
Number of Flat Instances = 27
Number of Operator = 27
Number of Libcells = 0
Number of Black-Box Instances = 0

1
check_fv_setup
[Info] AUTO_SIM_SAVE_RESET: Saving the reset states.
	Either the command 'sim_save_reset' has not been run or the reset states need to be saved again.
[Warning] SIM_RESET_GENERATED: The initial reset state will be generated without simulation having been run.
	To get reset simulation trace, please run sim_run prior to sim_save_reset.
[Info] FORMAL_I_CREATE: Create Formal Model:top.
[Info] FORMAL_I_RUN: Starting formal verification for check_fv_setup
	  Id: 0  Goals: 1  Constraints: 0  Block Mode: true
[Info] APP_LIC_CHKOUT: Checkout 1 app license(s).
[Info] BITLEVEL_MODEL_STATS: Generated model with 1 gates, 1 inputs, 1 registers, 0 initial constraints, 0 constraints.
[Info] BITLEVEL_MODEL_STATS: Generated model with 1 gates, 1 inputs, 1 registers, 0 initial constraints, 0 constraints.
[Info] FDC_FVS: 1 setup issues found in the formal model.
	The results can be viewed again by using the report_fv_setup command.

  Design/Setup analysis results
  -----------------------------

  Reset violations                 :    0
  Clock violations                 :    1
  Glitch violations                :    0
  Oscillating pure comb. loops     :    0
  Oscillating latch/ff comb. loops :    0
  Combinational loops              :    0
  Multidriven nets                 :    0

  > Model is incorrect due to design/setup issues
    Please fix issues before continuing.

1
report_fv_setup -list

  Design/Setup analysis results
  -----------------------------

  > Clock violations (grouped by clock expressions)

      Clock inputs of these flip-flop groups switch on input changes:

      [   0]    i_srst
                counter

  Summary
  -------

  Reset violations                 :    0
  Clock violations                 :    1
  Glitch violations                :    0
  Oscillating pure comb. loops     :    0
  Oscillating latch/ff comb. loops :    0
  Combinational loops              :    0
  Multidriven nets                 :    0

  > Model is incorrect due to design/setup issues
    Please fix issues before continuing.

0
quit
=======================================================
Total Time(S)  :13.26
CPU Time(S)    :3.36
Peak Memory(MB):1659
========================Formal=========================
Engine Wall Time(S)    :6.68
Engine Peak Memory(MB) :303
=======================================================
