--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                                                                                                                                                     Xilinx XPower Analyzer                                                                                                                                                                                                                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Release                | 14.7 - P.20131013 (nt64)                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Command Line           | C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\xpwr.exe D:\GitHub\Handwriting_recognition_using_neural_nets_on_FPGA\Xilinx_projects\Multistages\smartxplorer_results\run7\Multistages.ncd D:\GitHub\Handwriting_recognition_using_neural_nets_on_FPGA\Xilinx_projects\Multistages\smartxplorer_results\run7\Multistages.pcf -l 10 -o D:\GitHub\Handwriting_recognition_using_neural_nets_on_FPGA\Xilinx_projects\Multistages\smartxplorer_results\run7\Multistages.pwr  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

--------------------------------
|      Table of Contents       |
--------------------------------
| 1.  Settings                 |
| 1.1.  Project                |
| 1.2.  Device                 |
| 1.3.  Environment            |
| 1.4.  Default Activity Rates |
| 2.  Summary                  |
| 2.1.  On-Chip Power Summary  |
| 2.2.  Thermal Summary        |
| 2.3.  Power Supply Summary   |
| 2.4.  Confidence Level       |
| 3.  Detailed Reports         |
| 3.1.  By Hierarchy           |
| 3.2.  By Clock Domain        |
| 3.3.  By Resource Type       |
| 3.3.1.  Core Dynamic         |
| 3.3.1.1.  Logic              |
| 3.3.1.2.  Signals            |
| 3.3.2.  IO                   |
| 4.  Warnings                 |
--------------------------------

1.  Settings
1.1.  Project
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                            Project                                                                            |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design File               | D:\GitHub\Handwriting_recognition_using_neural_nets_on_FPGA\Xilinx_projects\Multistages\smartxplorer_results\run7\Multistages.ncd |
| Settings File             | NA                                                                                                                                |
| Physical Constraints File | D:\GitHub\Handwriting_recognition_using_neural_nets_on_FPGA\Xilinx_projects\Multistages\smartxplorer_results\run7\Multistages.pcf |
| Simulation Activity File  | NA                                                                                                                                |
| Design Nets Matched       | NA                                                                                                                                |
| Simulation Nets Matched   | NA                                                                                                                                |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

1.2.  Device
-----------------------------------------------
|                   Device                    |
-----------------------------------------------
| Family           | Spartan3e                |
| Part             | xc3s100e                 |
| Package          | cp132                    |
| Temp Grade       | Commercial               |
| Process          | Typical                  |
| Speed Grade      | -4                       |
| Characterization | PRODUCTION,v1.2,06-23-09 |
-----------------------------------------------

1.3.  Environment
---------------------------
|       Environment       |
---------------------------
| Ambient Temp (C) | 25.0 |
| Use custom TJA?  | No   |
| Custom TJA (C/W) | NA   |
| Airflow (LFM)    | 0    |
---------------------------

1.4.  Default Activity Rates
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 50.0  |
----------------------------------

2.  Summary
2.1.  On-Chip Power Summary
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |       0.00 |      0 |    ---    |       ---       |
| Logic                 |       0.00 |      7 |      1920 |               0 |
| Signals               |       0.00 |     15 |    ---    |       ---       |
| IOs                   |       0.00 |     13 |        83 |              16 |
| Static Power          |      33.66 |        |           |                 |
| Total                 |      33.66 |        |           |                 |
-----------------------------------------------------------------------------

2.2.  Thermal Summary
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 62.1 |
| Max Ambient (C)     | 82.9 |
| Junction Temp (C)   | 27.1 |
------------------------------

2.3.  Power Supply Summary
---------------------------------------------------------
|                 Power Supply Summary                  |
---------------------------------------------------------
|                      | Total | Dynamic | Static Power |
---------------------------------------------------------
| Supply Power (mW)    | 33.66 | 0.00    | 33.66        |
---------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |          1.200 |               8.26 |                 0.00 |                   8.26 |
| Vccaux                |          2.500 |               8.00 |                 0.00 |                   8.00 |
| Vcco25                |          2.500 |               1.50 |                 0.00 |                   1.50 |
---------------------------------------------------------------------------------------------------------------

2.4.  Confidence Level
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                    Confidence Level                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       User Input Data       | Confidence |                        Details                         |                                                       Action                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.  By Hierarchy
-----------------------------------------------------------------------------------------
|  By Hierarchy   | Power (mW) | Logic Power (mW) | Signal Power (mW) |     # LUTs      |
-----------------------------------------------------------------------------------------
| Hierarchy total |   0.00     |   0.00           |   0.00            |      7          |
|   Multistages   |   0.00     |   0.00           |   0.00            |      1 /      7 |
|     s3          |   0.00     |   0.00           |   0.00            |      2          |
|     s2          |   0.00     |   0.00           |   0.00            |      2          |
|     s1          |   0.00     |   0.00           |   0.00            |      2          |
-----------------------------------------------------------------------------------------

3.3.  By Resource Type
3.3.1.  Core Dynamic
3.3.1.1.  Logic
---------------------------------------------------------------------------------------
|      Logic       | Power (mW) |    Type    | Clock (MHz) | Clock Name | Signal Rate |
---------------------------------------------------------------------------------------
| s0/Mxor_s_xo<0>1 |       0.00 | G (SLICEL) |       Async | Async      |         0.0 |
| s1/Mxor_s_xo<0>1 |       0.00 | G (SLICEL) |       Async | Async      |         0.0 |
| s1/cout1         |       0.00 | G (SLICEL) |       Async | Async      |         0.0 |
| s2/Mxor_s_xo<0>1 |       0.00 | F (SLICEL) |       Async | Async      |         0.0 |
| s2/cout1         |       0.00 | G (SLICEL) |       Async | Async      |         0.0 |
| s3/Mxor_s_xo<0>1 |       0.00 | G (SLICEL) |       Async | Async      |         0.0 |
| s3/cout1         |       0.00 | F (SLICEL) |       Async | Async      |         0.0 |
|                  |            |            |             |            |             |
| Total            |       0.00 |            |             |            |             |
---------------------------------------------------------------------------------------

3.3.1.2.  Signals
-----------------------------------------------------------------------------------------------
|  Signals   | Power (mW) | Signal Rate | % High | Fanout | Slice Fanout | Clock | Logic Type |
-----------------------------------------------------------------------------------------------
| a_0_IBUF   |       0.00 |        0.00 |   50.0 |      3 |            3 | Async | NA         |
| a_1_IBUF   |       0.00 |        0.00 |   50.0 |      2 |            2 | Async | NA         |
| a_2_IBUF   |       0.00 |        0.00 |   50.0 |      2 |            2 | Async | NA         |
| a_3_IBUF   |       0.00 |        0.00 |   50.0 |      2 |            2 | Async | NA         |
| b_0_IBUF   |       0.00 |        0.00 |   50.0 |      3 |            3 | Async | NA         |
| b_1_IBUF   |       0.00 |        0.00 |   50.0 |      2 |            2 | Async | NA         |
| b_2_IBUF   |       0.00 |        0.00 |   50.0 |      2 |            2 | Async | NA         |
| b_3_IBUF   |       0.00 |        0.00 |   50.0 |      2 |            2 | Async | NA         |
| carry_OBUF |       0.00 |        0.00 |   46.9 |      1 |            1 | Async | NA         |
| ripple1    |       0.00 |        0.00 |   37.5 |      2 |            2 | Async | NA         |
|            |            |             |        |        |              |       |            |
| Total      |       0.00 |             |        |        |              |       |            |
-----------------------------------------------------------------------------------------------

3.3.2.  IO
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|         IO         | Power (mW) |   I/O Standard   | Signal Rate | % High | Clock (MHz) | Clock Name | Input Pins | Output Pins | Bidir Pins | Output Enable (%) | Output Load (pF) | Data Rate | IO LOGIC SERDES | IO DELAY | IBUF LOW PWR | Vccint (mW) | Vccaux (mW) | Vcco On-Chip Termal (mW)  | Vcco Supply Current (mA) |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| a<0>               |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| a<1>               |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| a<2>               |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| a<3>               |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| b<0>               |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| b<1>               |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| b<2>               |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| b<3>               |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| carry              |       0.00 | LVCMOS25_12_SLOW |        0.00 |   46.9 |       Async | Async      |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| sum<0>             |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |       Async | Async      |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
|                    |            |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
| Internal VREFs (0) |       0.00 |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
|                    |            |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
| Total              |       0.00 |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


4.  Warnings
--------------------------------------------------------------------------------
WARNING:PowerEstimator:270 - Power estimate is considered inaccurate. To see details, generate an advanced report with the "-v" switch.
--------------------------------------------------------------------------------

Analysis completed: Fri Oct 30 18:52:19 2015
----------------------------------------------------------------
