Mnemonic Description

Arithmetic operations
(addc?|subb|inc|dec|mul|div|da|clr|cpl|r[lr]c?|swap)
ADD A,Rn
ADD A,direct
ADD A,@Ri
ADD A,#data
ADDC A,Rn
ADDC A,direct
ADDC A,@Ri
ADDC A,#data
SUBB A,Rn
SUBB A,direct
SUBB A,@Ri
SUBB A,#data
INC A
INC Rn
INC direct
INC @Ri
DEC A
DEC Rn
DEC direct
DEC @Ri
INC DPTR
MUL AB
DIV AB
DA A
CLR A
CPL A
RL A
RLC A
RR A
RRC A
SWAP A

Logic operations
((an|or|xr)l)
ANL A,Rn
ANL A,direct
ANL A,@Ri
ANL A,#data
ANL direct,A
ANL direct,#data
ORL A,Rn
ORL A,direct
ORL A,@Ri
ORL A,#data
ORL direct,A
ORL direct,#data
XRL A,Rn
XRL A,direct
XRL A,@Ri
XRL A,#data
XRL direct,A
XRL direct,#data

Boolean variable manipulation
(clr|setb|cpl|anl|orl|mov)
CLR C
CLR bit
SETB C
SETB bit
CPL C
CPL bit
ANL C,bit
ANL C,/bit
ORL C,bit
ORL C,/bit
MOV C,bit
MOV bit,C

Program and machine control
([al]call|reti?|[als]?jmp|j(n?z|n?c|n?b|bc)|cjne|djnz|nop)
ACALL addr11
LCALL addr16
RET Return
RETI Return
AJMP addr11
LJMP addr16
SJMP rel
JMP @A+DPTR
JZ rel
JNZ rel
JC rel
JNC rel
JB bit,rel
JNB bit,rel
JBC bit,rel
CJNE A,direct,rel
CJNE A,#data,rel
CJNE Rn,#data,rel
CJNE @Rn,#data,rel
DJNZ Rn,rel
DJNZ direct,rel
NOP No

Data transfer
(mov[cx]?|push|pop|xchd?)
MOV A,Rn
MOV A,@Ri
MOV A,#data
MOV Rn,A
MOV Rn,direct
MOV Rn,#data
MOV direct,A
MOV direct,Rn
MOV direct,direct
MOV direct,@Ri
MOV direct,#data
MOV @Ri,A
MOV @Ri,direct
MOV @Ri,#data
MOV DPTR,#data16
MOVC A,@A+DPTR
MOVC A,@A+PC
MOVX A,@Ri
MOVX A,@DPTR
MOVX @Ri,A
MOVX @DPTR,A
PUSH direct
POP direct
XCH A,Rn
XCH A,direct
XCH A,@Ri
XCHD A,@Ri


SFRs
(p[0-3]|[pt]con|tmod|t[lh][01]|dp([lh]|tr)|scon|sbuf|i[ep]|sp|psw|a(cc)?|b|c|ar[0-7])

P0 (Port 0, Address 80h, Bit-Addressable)
P1 (Port 1, Address 90h, Bit-Addressable)
P2 (Port 2, Address A0h, Bit-Addressable)
P3 (Port 3, Address B0h, Bit-Addressable)

PCON (Power Control, Addresses 87h)
TCON (Timer Control, Addresses 88h, Bit-Addressable)
TMOD (Timer Mode, Addresses 89h)

DPL/DPH (Data Pointer Low/High, Addresses 82h/83h)
TL0/TH0 (Timer 0 Low/High, Addresses 8Ah/8Ch)
TL1/TH1 (Timer 1 Low/High, Addresses 8Bh/8Dh)

SCON (Serial Control, Addresses 98h, Bit-Addressable)
SBUF (Serial Control, Addresses 99h)

IE (Interrupt Enable, Addresses A8h)
IP (Interrupt Priority, Addresses B8h, Bit-Addressable)

SP (Stack Pointer, Address 81h)
PSW (Program Status Word, Addresses D0h, Bit-Addressable)
ACC (Accumulator, Addresses E0h, Bit-Addressable)
B (B Register, Addresses F0h, Bit-Addressable)