Fitter report for de0_lite
Mon Dec  2 08:58:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. Bidir Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. PLL Summary
 14. PLL Usage
 15. I/O Assignment Warnings
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. I/O Rules Summary
 21. I/O Rules Details
 22. I/O Rules Matrix
 23. Fitter Device Options
 24. Operating Settings and Conditions
 25. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Mon Dec  2 08:58:38 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; de0_lite                                    ;
; Top-level Entity Name              ; de0_lite                                    ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 52 / 49,760 ( < 1 % )                       ;
;     Total combinational functions  ; 47 / 49,760 ( < 1 % )                       ;
;     Dedicated logic registers      ; 27 / 49,760 ( < 1 % )                       ;
; Total registers                    ; 27                                          ;
; Total pins                         ; 185 / 360 ( 51 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                   ;
+---------------------+------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]    ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+------------------+----------------------------+--------------------------+
; Placement (by node) ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;                     ;                  ;                            ;                          ;
; Routing (by net)    ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 52 / 49,760 ( < 1 % ) ;
;     -- Combinational with no register       ; 25                    ;
;     -- Register only                        ; 5                     ;
;     -- Combinational with a register        ; 22                    ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 15                    ;
;     -- 3 input functions                    ; 11                    ;
;     -- <=2 input functions                  ; 21                    ;
;     -- Register only                        ; 5                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 37                    ;
;     -- arithmetic mode                      ; 10                    ;
;                                             ;                       ;
; Total registers*                            ; 27 / 51,509 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 27 / 49,760 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )     ;
;                                             ;                       ;
; Total LABs                                  ; Not available         ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 185 / 360 ( 51 % )    ;
;     -- Clock pins                           ; 0 / 8 ( 0 % )         ;
;     -- Dedicated input pins                 ; 0 / 1 ( 0 % )         ;
;                                             ;                       ;
; M9Ks                                        ; 0 / 182 ( 0 % )       ;
; UFM blocks                                  ; 0 / 1 ( 0 % )         ;
; ADC blocks                                  ; 0 / 2 ( 0 % )         ;
; Total block memory bits                     ; 0 / 1,677,312 ( 0 % ) ;
; Total block memory implementation bits      ; 0 / 1,677,312 ( 0 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )       ;
; PLLs                                        ; 1 / 4 ( 25 % )        ;
; Global signals                              ; 0                     ;
;     -- Global clocks                        ; 0 / 20 ( 0 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )         ;
; Remote update blocks                        ; 0 / 1 ( 0 % )         ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )         ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )         ;
; Maximum fan-out                             ; 28                    ;
; Highest non-global fan-out                  ; 27                    ;
; Total fan-out                               ; 455                   ;
; Average fan-out                             ; 0.92                  ;
+---------------------------------------------+-----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                       ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name           ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; ADC_CLK_10     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; GSENSOR_INT[1] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; GSENSOR_INT[2] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; KEY[0]         ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; KEY[1]         ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; MAX10_CLK1_50  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MAX10_CLK2_50  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[0]          ; Unassigned ; --       ; 27                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[1]          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[2]          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[3]          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[4]          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[5]          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[6]          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[7]          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[8]          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[9]          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[10]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[11]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[12]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[13]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[14]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[15]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[16]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[17]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[18]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[19]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[20]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[21]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[22]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[23]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[24]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[25]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[26]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[27]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[28]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[29]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[2]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[30]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[31]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[32]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[33]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[34]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[35]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[3]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[4]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[5]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[6]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[7]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[8]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[9]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GSENSOR_CS_N  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GSENSOR_SCLK  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[7]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[7]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[7]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[7]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[7]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[7]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; ARDUINO_IO[0]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[10]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[11]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[12]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[13]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[14]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[15]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[1]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[2]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[3]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[4]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[5]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[6]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[7]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[8]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[9]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_RESET_N ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[0]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[10]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[11]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[12]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[13]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[14]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[15]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[1]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[2]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[3]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[4]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[5]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[6]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[7]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[8]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[9]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GSENSOR_SDI     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GSENSOR_SDO     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; Default          ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+-----------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ;
; 1B       ; 0 / 24 ( 0 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 36 ( 0 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 48 ( 0 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 48 ( 0 % ) ; 3.3V          ; --           ;
; 5        ; 0 / 40 ( 0 % ) ; 3.3V          ; --           ;
; 6        ; 0 / 60 ( 0 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 52 ( 0 % ) ; 3.3V          ; --           ;
; 8        ; 0 / 36 ( 0 % ) ; 2.5V          ; --           ;
; Unknown  ; 193            ; --            ;              ;
+----------+----------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                             ;
+----------+------------+----------+---------------------------------+-------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.  ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+-------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                              ;       ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                              ;       ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ; 8        ; VCCIO8                          ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                          ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                          ;       ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                       ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ;            ; 8        ; VCCIO8                          ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                          ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                       ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                          ;       ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                        ;       ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                        ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                           ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                           ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                          ;       ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                          ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                         ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                             ;       ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                         ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                         ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                             ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                             ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ;            ; 1B       ; VCCIO1B                         ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                             ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                           ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                       ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                           ; power ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                          ; power ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                       ; power ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                             ; gnd   ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+-------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------------+
; Name                          ; PLL_100KHz:PLL_100KHz_inst|altpll:altpll_component|PLL_100KHz_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------------+
; SDC pin name                  ; PLL_100KHz_inst|altpll_component|auto_generated|pll1                                     ;
; PLL mode                      ; Normal                                                                                   ;
; Compensate clock              ; clock0                                                                                   ;
; Compensated input/output pins ; --                                                                                       ;
; Switchover type               ; --                                                                                       ;
; Input frequency 0             ; 10.0 MHz                                                                                 ;
; Input frequency 1             ; --                                                                                       ;
; Nominal PFD frequency         ; 10.0 MHz                                                                                 ;
; Nominal VCO frequency         ; 400.0 MHz                                                                                ;
; VCO post scale K counter      ; 2                                                                                        ;
; VCO frequency control         ; Auto                                                                                     ;
; VCO phase shift step          ; 312 ps                                                                                   ;
; VCO multiply                  ; --                                                                                       ;
; VCO divide                    ; --                                                                                       ;
; Freq min lock                 ; 7.5 MHz                                                                                  ;
; Freq max lock                 ; 16.25 MHz                                                                                ;
; M VCO Tap                     ; 0                                                                                        ;
; M Initial                     ; 1                                                                                        ;
; M value                       ; 40                                                                                       ;
; N value                       ; 1                                                                                        ;
; Charge pump current           ; setting 1                                                                                ;
; Loop filter resistance        ; setting 20                                                                               ;
; Loop filter capacitance       ; setting 0                                                                                ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                                       ;
; Bandwidth type                ; Medium                                                                                   ;
; Real time reconfigurable      ; Off                                                                                      ;
; Scan chain MIF file           ; --                                                                                       ;
; Preserve PLL counter order    ; Off                                                                                      ;
; PLL location                  ; Unassigned                                                                               ;
; Inclk0 signal                 ; ADC_CLK_10                                                                               ;
; Inclk1 signal                 ; --                                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                                            ;
; Inclk1 signal type            ; --                                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+
; Name                                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                ;
+-----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+
; PLL_100KHz:PLL_100KHz_inst|altpll:altpll_component|PLL_100KHz_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 1    ; 100 ; 0.1 MHz          ; 0 (0 ps)    ; 0.09 (312 ps)    ; 50/50      ; C1      ; 500           ; 250/250 Even ; C0            ; 1       ; 0       ; PLL_100KHz_inst|altpll_component|auto_generated|pll1|clk[0] ;
; PLL_100KHz:PLL_100KHz_inst|altpll:altpll_component|PLL_100KHz_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --  ; --               ; --          ; --               ; --         ; C0      ; 8             ; 4/4 Even     ; --            ; 1       ; 0       ;                                                             ;
+-----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+-----------------+-------------------------------+
; Pin Name        ; Reason                        ;
+-----------------+-------------------------------+
; DRAM_ADDR[0]    ; Missing drive strength        ;
; DRAM_ADDR[1]    ; Missing drive strength        ;
; DRAM_ADDR[2]    ; Missing drive strength        ;
; DRAM_ADDR[3]    ; Missing drive strength        ;
; DRAM_ADDR[4]    ; Missing drive strength        ;
; DRAM_ADDR[5]    ; Missing drive strength        ;
; DRAM_ADDR[6]    ; Missing drive strength        ;
; DRAM_ADDR[7]    ; Missing drive strength        ;
; DRAM_ADDR[8]    ; Missing drive strength        ;
; DRAM_ADDR[9]    ; Missing drive strength        ;
; DRAM_ADDR[10]   ; Missing drive strength        ;
; DRAM_ADDR[11]   ; Missing drive strength        ;
; DRAM_ADDR[12]   ; Missing drive strength        ;
; DRAM_BA[0]      ; Missing drive strength        ;
; DRAM_BA[1]      ; Missing drive strength        ;
; DRAM_CAS_N      ; Missing drive strength        ;
; DRAM_CKE        ; Missing drive strength        ;
; DRAM_CLK        ; Missing drive strength        ;
; DRAM_CS_N       ; Missing drive strength        ;
; DRAM_LDQM       ; Missing drive strength        ;
; DRAM_RAS_N      ; Missing drive strength        ;
; DRAM_UDQM       ; Missing drive strength        ;
; DRAM_WE_N       ; Missing drive strength        ;
; HEX0[0]         ; Missing drive strength        ;
; HEX0[1]         ; Missing drive strength        ;
; HEX0[2]         ; Missing drive strength        ;
; HEX0[3]         ; Missing drive strength        ;
; HEX0[4]         ; Missing drive strength        ;
; HEX0[5]         ; Missing drive strength        ;
; HEX0[6]         ; Missing drive strength        ;
; HEX0[7]         ; Missing drive strength        ;
; HEX1[0]         ; Missing drive strength        ;
; HEX1[1]         ; Missing drive strength        ;
; HEX1[2]         ; Missing drive strength        ;
; HEX1[3]         ; Missing drive strength        ;
; HEX1[4]         ; Missing drive strength        ;
; HEX1[5]         ; Missing drive strength        ;
; HEX1[6]         ; Missing drive strength        ;
; HEX1[7]         ; Missing drive strength        ;
; HEX2[0]         ; Missing drive strength        ;
; HEX2[1]         ; Missing drive strength        ;
; HEX2[2]         ; Missing drive strength        ;
; HEX2[3]         ; Missing drive strength        ;
; HEX2[4]         ; Missing drive strength        ;
; HEX2[5]         ; Missing drive strength        ;
; HEX2[6]         ; Missing drive strength        ;
; HEX2[7]         ; Missing drive strength        ;
; HEX3[0]         ; Missing drive strength        ;
; HEX3[1]         ; Missing drive strength        ;
; HEX3[2]         ; Missing drive strength        ;
; HEX3[3]         ; Missing drive strength        ;
; HEX3[4]         ; Missing drive strength        ;
; HEX3[5]         ; Missing drive strength        ;
; HEX3[6]         ; Missing drive strength        ;
; HEX3[7]         ; Missing drive strength        ;
; HEX4[0]         ; Missing drive strength        ;
; HEX4[1]         ; Missing drive strength        ;
; HEX4[2]         ; Missing drive strength        ;
; HEX4[3]         ; Missing drive strength        ;
; HEX4[4]         ; Missing drive strength        ;
; HEX4[5]         ; Missing drive strength        ;
; HEX4[6]         ; Missing drive strength        ;
; HEX4[7]         ; Missing drive strength        ;
; HEX5[0]         ; Missing drive strength        ;
; HEX5[1]         ; Missing drive strength        ;
; HEX5[2]         ; Missing drive strength        ;
; HEX5[3]         ; Missing drive strength        ;
; HEX5[4]         ; Missing drive strength        ;
; HEX5[5]         ; Missing drive strength        ;
; HEX5[6]         ; Missing drive strength        ;
; HEX5[7]         ; Missing drive strength        ;
; LEDR[0]         ; Missing drive strength        ;
; LEDR[1]         ; Missing drive strength        ;
; LEDR[2]         ; Missing drive strength        ;
; LEDR[3]         ; Missing drive strength        ;
; LEDR[4]         ; Missing drive strength        ;
; LEDR[5]         ; Missing drive strength        ;
; LEDR[6]         ; Missing drive strength        ;
; LEDR[7]         ; Missing drive strength        ;
; LEDR[8]         ; Missing drive strength        ;
; LEDR[9]         ; Missing drive strength        ;
; VGA_B[0]        ; Missing drive strength        ;
; VGA_B[1]        ; Missing drive strength        ;
; VGA_B[2]        ; Missing drive strength        ;
; VGA_B[3]        ; Missing drive strength        ;
; VGA_G[0]        ; Missing drive strength        ;
; VGA_G[1]        ; Missing drive strength        ;
; VGA_G[2]        ; Missing drive strength        ;
; VGA_G[3]        ; Missing drive strength        ;
; VGA_HS          ; Missing drive strength        ;
; VGA_R[0]        ; Missing drive strength        ;
; VGA_R[1]        ; Missing drive strength        ;
; VGA_R[2]        ; Missing drive strength        ;
; VGA_R[3]        ; Missing drive strength        ;
; VGA_VS          ; Missing drive strength        ;
; GSENSOR_CS_N    ; Missing drive strength        ;
; GSENSOR_SCLK    ; Missing drive strength        ;
; GPIO[0]         ; Incomplete set of assignments ;
; GPIO[1]         ; Incomplete set of assignments ;
; GPIO[2]         ; Incomplete set of assignments ;
; GPIO[3]         ; Incomplete set of assignments ;
; GPIO[4]         ; Incomplete set of assignments ;
; GPIO[5]         ; Incomplete set of assignments ;
; GPIO[6]         ; Incomplete set of assignments ;
; GPIO[7]         ; Incomplete set of assignments ;
; GPIO[8]         ; Incomplete set of assignments ;
; GPIO[9]         ; Incomplete set of assignments ;
; GPIO[10]        ; Incomplete set of assignments ;
; GPIO[11]        ; Incomplete set of assignments ;
; GPIO[12]        ; Incomplete set of assignments ;
; GPIO[13]        ; Incomplete set of assignments ;
; GPIO[14]        ; Incomplete set of assignments ;
; GPIO[15]        ; Incomplete set of assignments ;
; GPIO[16]        ; Incomplete set of assignments ;
; GPIO[17]        ; Incomplete set of assignments ;
; GPIO[18]        ; Incomplete set of assignments ;
; GPIO[19]        ; Incomplete set of assignments ;
; GPIO[20]        ; Incomplete set of assignments ;
; GPIO[21]        ; Incomplete set of assignments ;
; GPIO[22]        ; Incomplete set of assignments ;
; GPIO[23]        ; Incomplete set of assignments ;
; GPIO[24]        ; Incomplete set of assignments ;
; GPIO[25]        ; Incomplete set of assignments ;
; GPIO[26]        ; Incomplete set of assignments ;
; GPIO[27]        ; Incomplete set of assignments ;
; GPIO[28]        ; Incomplete set of assignments ;
; GPIO[29]        ; Incomplete set of assignments ;
; GPIO[30]        ; Incomplete set of assignments ;
; GPIO[31]        ; Incomplete set of assignments ;
; GPIO[32]        ; Incomplete set of assignments ;
; GPIO[33]        ; Incomplete set of assignments ;
; GPIO[34]        ; Incomplete set of assignments ;
; GPIO[35]        ; Incomplete set of assignments ;
; DRAM_DQ[0]      ; Missing drive strength        ;
; DRAM_DQ[1]      ; Missing drive strength        ;
; DRAM_DQ[2]      ; Missing drive strength        ;
; DRAM_DQ[3]      ; Missing drive strength        ;
; DRAM_DQ[4]      ; Missing drive strength        ;
; DRAM_DQ[5]      ; Missing drive strength        ;
; DRAM_DQ[6]      ; Missing drive strength        ;
; DRAM_DQ[7]      ; Missing drive strength        ;
; DRAM_DQ[8]      ; Missing drive strength        ;
; DRAM_DQ[9]      ; Missing drive strength        ;
; DRAM_DQ[10]     ; Missing drive strength        ;
; DRAM_DQ[11]     ; Missing drive strength        ;
; DRAM_DQ[12]     ; Missing drive strength        ;
; DRAM_DQ[13]     ; Missing drive strength        ;
; DRAM_DQ[14]     ; Missing drive strength        ;
; DRAM_DQ[15]     ; Missing drive strength        ;
; GSENSOR_SDI     ; Missing drive strength        ;
; GSENSOR_SDO     ; Missing drive strength        ;
; ARDUINO_IO[0]   ; Missing drive strength        ;
; ARDUINO_IO[1]   ; Missing drive strength        ;
; ARDUINO_IO[2]   ; Missing drive strength        ;
; ARDUINO_IO[3]   ; Missing drive strength        ;
; ARDUINO_IO[4]   ; Missing drive strength        ;
; ARDUINO_IO[5]   ; Missing drive strength        ;
; ARDUINO_IO[14]  ; Missing drive strength        ;
; ARDUINO_IO[15]  ; Missing drive strength        ;
; ARDUINO_RESET_N ; Missing drive strength        ;
; ARDUINO_IO[6]   ; Missing drive strength        ;
; ARDUINO_IO[7]   ; Missing drive strength        ;
; ARDUINO_IO[8]   ; Missing drive strength        ;
; ARDUINO_IO[9]   ; Missing drive strength        ;
; ARDUINO_IO[10]  ; Missing drive strength        ;
; ARDUINO_IO[11]  ; Missing drive strength        ;
; ARDUINO_IO[12]  ; Missing drive strength        ;
; ARDUINO_IO[13]  ; Missing drive strength        ;
+-----------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                           ; Entity Name       ; Library Name ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------+-------------------+--------------+
; |de0_lite                                   ; 0 (0)       ; 27 (0)                    ; 0 (0)         ; 0           ; 1          ; 0            ; 0       ; 0         ; 185  ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |de0_lite                                                                                     ; de0_lite          ; work         ;
;    |PLL_100KHz:PLL_100KHz_inst|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |de0_lite|PLL_100KHz:PLL_100KHz_inst                                                          ; PLL_100KHz        ; work         ;
;       |altpll:altpll_component|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |de0_lite|PLL_100KHz:PLL_100KHz_inst|altpll:altpll_component                                  ; altpll            ; work         ;
;          |PLL_100KHz_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |de0_lite|PLL_100KHz:PLL_100KHz_inst|altpll:altpll_component|PLL_100KHz_altpll:auto_generated ; PLL_100KHz_altpll ; work         ;
;    |tft_controller:tft_controller_inst|     ; 0 (0)       ; 27 (0)                    ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |de0_lite|tft_controller:tft_controller_inst                                                  ; tft_controller    ; work         ;
;       |fsm:fsm_inst|                        ; 0 (0)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |de0_lite|tft_controller:tft_controller_inst|fsm:fsm_inst                                     ; fsm               ; work         ;
;       |ring_buffer:ring_buffer_init|        ; 0 (0)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |de0_lite|tft_controller:tft_controller_inst|ring_buffer:ring_buffer_init                     ; ring_buffer       ; work         ;
;       |write_cdmdata:write_cdmdata_inst|    ; 0 (0)       ; 17 (17)                   ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst                 ; write_cdmdata     ; work         ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; MAX10_CLK1_50   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_CLK2_50   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CAS_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CKE        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CS_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_LDQM       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_RAS_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_UDQM       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_WE_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[1]          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[9]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_CS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_INT[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_INT[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_SCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[10]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[11]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[12]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[13]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[14]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[15]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[16]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[17]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[18]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[19]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[20]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[21]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[22]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[23]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[24]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[25]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[26]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[27]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[28]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[29]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[30]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[31]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[32]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[33]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[34]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[35]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_SDI     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_SDO     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[0]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[1]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[2]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[3]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[4]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[5]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[14]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[15]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_RESET_N ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[6]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[7]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[8]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[9]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[10]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[11]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[12]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[13]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]           ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; ADC_CLK_10      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; MAX10_CLK1_50       ;                   ;         ;
; MAX10_CLK2_50       ;                   ;         ;
; KEY[0]              ;                   ;         ;
; KEY[1]              ;                   ;         ;
; SW[1]               ;                   ;         ;
; SW[2]               ;                   ;         ;
; SW[3]               ;                   ;         ;
; SW[4]               ;                   ;         ;
; SW[5]               ;                   ;         ;
; SW[6]               ;                   ;         ;
; SW[7]               ;                   ;         ;
; SW[8]               ;                   ;         ;
; SW[9]               ;                   ;         ;
; GSENSOR_INT[1]      ;                   ;         ;
; GSENSOR_INT[2]      ;                   ;         ;
; DRAM_DQ[0]          ;                   ;         ;
; DRAM_DQ[1]          ;                   ;         ;
; DRAM_DQ[2]          ;                   ;         ;
; DRAM_DQ[3]          ;                   ;         ;
; DRAM_DQ[4]          ;                   ;         ;
; DRAM_DQ[5]          ;                   ;         ;
; DRAM_DQ[6]          ;                   ;         ;
; DRAM_DQ[7]          ;                   ;         ;
; DRAM_DQ[8]          ;                   ;         ;
; DRAM_DQ[9]          ;                   ;         ;
; DRAM_DQ[10]         ;                   ;         ;
; DRAM_DQ[11]         ;                   ;         ;
; DRAM_DQ[12]         ;                   ;         ;
; DRAM_DQ[13]         ;                   ;         ;
; DRAM_DQ[14]         ;                   ;         ;
; DRAM_DQ[15]         ;                   ;         ;
; GSENSOR_SDI         ;                   ;         ;
; GSENSOR_SDO         ;                   ;         ;
; ARDUINO_IO[0]       ;                   ;         ;
; ARDUINO_IO[1]       ;                   ;         ;
; ARDUINO_IO[2]       ;                   ;         ;
; ARDUINO_IO[3]       ;                   ;         ;
; ARDUINO_IO[4]       ;                   ;         ;
; ARDUINO_IO[5]       ;                   ;         ;
; ARDUINO_IO[14]      ;                   ;         ;
; ARDUINO_IO[15]      ;                   ;         ;
; ARDUINO_RESET_N     ;                   ;         ;
; ARDUINO_IO[6]       ;                   ;         ;
; ARDUINO_IO[7]       ;                   ;         ;
; ARDUINO_IO[8]       ;                   ;         ;
; ARDUINO_IO[9]       ;                   ;         ;
; ARDUINO_IO[10]      ;                   ;         ;
; ARDUINO_IO[11]      ;                   ;         ;
; ARDUINO_IO[12]      ;                   ;         ;
; ARDUINO_IO[13]      ;                   ;         ;
; SW[0]               ;                   ;         ;
; ADC_CLK_10          ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                 ; Location   ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ADC_CLK_10                                                                                           ; Unassigned ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; PLL_100KHz:PLL_100KHz_inst|altpll:altpll_component|PLL_100KHz_altpll:auto_generated|wire_pll1_clk[0] ; Unassigned ; 27      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SW[0]                                                                                                ; Unassigned ; 27      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; tft_controller:tft_controller_inst|fsm:fsm_inst|state.READ                                           ; Unassigned ; 5       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; tft_controller:tft_controller_inst|ring_buffer:ring_buffer_init|tail[0]~11                           ; Unassigned ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tft_controller:tft_controller_inst|ring_buffer:ring_buffer_init|tail[0]~9                            ; Unassigned ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst|Selector18~0                     ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst|WideOr16~0                       ; Unassigned ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst|WideOr17~0                       ; Unassigned ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst|WideOr18~0                       ; Unassigned ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst|WideOr19~0                       ; Unassigned ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 1     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+------------------------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                                    ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                                    ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                                    ;
; Fail         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 36 such failures found.                                                  ; I/O                 ; Output VCCIO level is incompatible ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                                    ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                    ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                    ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                    ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                    ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                                    ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                    ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                    ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                    ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                    ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                    ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                    ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                    ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                                    ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                                    ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 185       ; 185       ; 0            ; 0            ; 149       ; 185       ; 0            ; 0            ; 0            ; 0            ; 35           ; 36           ; 0            ; 0            ; 0            ; 0            ; 52           ; 36           ; 0            ; 52           ; 0            ; 0            ; 36           ; 0            ; 185       ; 185       ; 185       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 185          ; 0         ; 0         ; 185          ; 185          ; 0         ; 0         ; 185          ; 185          ; 185          ; 185          ; 150          ; 149          ; 185          ; 185          ; 185          ; 185          ; 133          ; 149          ; 185          ; 133          ; 185          ; 185          ; 149          ; 185          ; 0         ; 0         ; 0         ; 185          ; 185          ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 36        ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; MAX10_CLK1_50      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK2_50      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[7]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[7]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[7]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[7]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[7]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[7]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_CS_N       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_INT[1]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_INT[2]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_SCLK       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[0]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[1]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[2]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[3]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[4]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[5]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[6]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[7]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[8]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[9]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[10]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[11]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[12]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[13]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[14]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[15]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[16]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[17]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[18]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[19]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[20]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[21]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[22]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[23]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[24]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[25]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[26]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[27]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[28]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[29]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[30]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[31]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[32]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[33]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[34]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[35]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Fail      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_SDI        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_SDO        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[0]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[1]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[2]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[3]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[4]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[5]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[14]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[15]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_RESET_N    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[6]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[7]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[8]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[9]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[10]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[11]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[12]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[13]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CLK_10         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "de0_lite"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PLL_100KHz:PLL_100KHz_inst|altpll:altpll_component|PLL_100KHz_altpll:auto_generated|pll1" as MAX 10 PLL type File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/db/PLL_100KHz_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 100, and phase shift of 0 degrees (0 ps) for PLL_100KHz:PLL_100KHz_inst|altpll:altpll_component|PLL_100KHz_altpll:auto_generated|wire_pll1_clk[0] port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/db/PLL_100KHz_altpll.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Error (169026): Pin GPIO[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[4] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[5] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[6] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[7] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[8] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[9] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[10] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[11] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 57
    Info (169073): Pin GSENSOR_INT[1] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_INT[2] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 59
Error (169026): Pin GPIO[12] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 57
    Info (169073): Pin GSENSOR_INT[1] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_INT[2] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 59
Error (169026): Pin GPIO[13] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 57
    Info (169073): Pin GSENSOR_INT[1] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_INT[2] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 59
Error (169026): Pin GPIO[14] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 57
    Info (169073): Pin GSENSOR_INT[1] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_INT[2] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 59
Error (169026): Pin GPIO[15] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 57
    Info (169073): Pin GSENSOR_INT[1] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_INT[2] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 59
Error (169026): Pin GPIO[16] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 57
    Info (169073): Pin GSENSOR_INT[1] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_INT[2] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 59
Error (169026): Pin GPIO[17] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 57
    Info (169073): Pin GSENSOR_INT[1] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_INT[2] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 59
Error (169026): Pin GPIO[18] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 57
    Info (169073): Pin GSENSOR_INT[1] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_INT[2] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 59
Error (169026): Pin GPIO[19] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 57
    Info (169073): Pin GSENSOR_INT[1] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_INT[2] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 59
Error (169026): Pin GPIO[20] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 57
    Info (169073): Pin GSENSOR_INT[1] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_INT[2] in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169073): Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 59
Error (169026): Pin GPIO[21] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[22] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[23] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[24] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[25] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[26] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[27] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[28] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[29] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[30] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[31] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[32] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[33] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[34] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Error (169026): Pin GPIO[35] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169073): Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169073): Pin VGA_R[0] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[2] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
    Info (169073): Pin VGA_R[3] in I/O bank 3 uses VCCIO 3.3V File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 53
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Error (171000): Can't fit design in device
Warning (169177): 52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 16
    Info (169178): Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 17
    Info (169178): Pin KEY[0] uses I/O standard 3.3 V Schmitt Trigger at B8 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 41
    Info (169178): Pin KEY[1] uses I/O standard 3.3 V Schmitt Trigger at A7 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 41
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at C11 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 47
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at D12 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 47
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at C12 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 47
    Info (169178): Pin SW[4] uses I/O standard 3.3-V LVTTL at A12 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 47
    Info (169178): Pin SW[5] uses I/O standard 3.3-V LVTTL at B12 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 47
    Info (169178): Pin SW[6] uses I/O standard 3.3-V LVTTL at A13 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 47
    Info (169178): Pin SW[7] uses I/O standard 3.3-V LVTTL at A14 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 47
    Info (169178): Pin SW[8] uses I/O standard 3.3-V LVTTL at B14 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 47
    Info (169178): Pin SW[9] uses I/O standard 3.3-V LVTTL at F15 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 47
    Info (169178): Pin GSENSOR_INT[1] uses I/O standard 3.3-V LVTTL at Y14 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169178): Pin GSENSOR_INT[2] uses I/O standard 3.3-V LVTTL at Y13 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 58
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at Y21 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at Y20 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AA22 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AA21 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at Y22 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at W22 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at W20 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at V21 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at P21 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at J22 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at H21 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at H22 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at G22 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at G20 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at G19 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at F22 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169178): Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 60
    Info (169178): Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 61
    Info (169178): Pin ARDUINO_IO[0] uses I/O standard 3.3-V LVTTL at AB5 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[1] uses I/O standard 3.3-V LVTTL at AB6 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[2] uses I/O standard 3.3-V LVTTL at AB7 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[3] uses I/O standard 3.3-V LVTTL at AB8 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[4] uses I/O standard 3.3-V LVTTL at AB9 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[5] uses I/O standard 3.3-V LVTTL at Y10 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[14] uses I/O standard 3.3-V LVTTL at AB21 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[15] uses I/O standard 3.3-V LVTTL at AA20 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 65
    Info (169178): Pin ARDUINO_IO[6] uses I/O standard 3.3-V LVTTL at AA11 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[7] uses I/O standard 3.3-V LVTTL at AA12 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[8] uses I/O standard 3.3-V LVTTL at AB17 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[9] uses I/O standard 3.3-V LVTTL at AA17 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[10] uses I/O standard 3.3-V LVTTL at AB19 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[11] uses I/O standard 3.3-V LVTTL at AA19 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[12] uses I/O standard 3.3-V LVTTL at Y19 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin ARDUINO_IO[13] uses I/O standard 3.3-V LVTTL at AB20 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at C10 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 47
    Info (169178): Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5 File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 15
Warning (169064): Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 26
    Info (169065): Pin GSENSOR_SDI has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 60
    Info (169065): Pin GSENSOR_SDO has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 61
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 65
    Info (169065): Pin ARDUINO_IO[6] has a permanently enabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[7] has a permanently enabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[8] has a permanently enabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[9] has a permanently enabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[10] has a permanently enabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[11] has a permanently enabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[12] has a permanently enabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
    Info (169065): Pin ARDUINO_IO[13] has a permanently enabled output enable File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 64
Warning (169069): Following 33 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin GPIO[0] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[1] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[2] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[3] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[4] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[5] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[6] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[7] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[8] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[9] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[10] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[11] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[12] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[13] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[14] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[15] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[16] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[17] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[18] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[19] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[20] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[21] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[22] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[23] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[24] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[25] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[26] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[27] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[28] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[29] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[30] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[31] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
    Info (169070): Pin GPIO[32] has GND driving its datain port File: /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd Line: 67
Error: Quartus Prime Fitter was unsuccessful. 37 errors, 6 warnings
    Error: Peak virtual memory: 950 megabytes
    Error: Processing ended: Mon Dec  2 08:58:38 2019
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


