$date
	Tue Feb 10 06:57:06 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_signal_monitor $end
$var wire 3 ! status_leds [2:0] $end
$var wire 4 " control_out [3:0] $end
$var reg 1 # clk $end
$var reg 2 $ mode_select [1:0] $end
$var reg 1 % reset $end
$var reg 4 & signal_a [3:0] $end
$var reg 4 ' signal_b [3:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 2 ( mode_select [1:0] $end
$var wire 1 % reset $end
$var wire 4 ) signal_a [3:0] $end
$var wire 4 * signal_b [3:0] $end
$var reg 4 + control_out [3:0] $end
$var reg 4 , next_control [3:0] $end
$var reg 3 - status_leds [2:0] $end
$var reg 2 . test_cnt [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b1 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
1%
b0 $
0#
b0 "
b1 !
$end
#5
1#
#10
0#
#15
1#
#20
b1010 ,
b1 !
b1 -
0#
b11 '
b11 *
b111 &
b111 )
0%
#25
b1010 "
b1010 +
1#
#30
0#
#35
1#
#40
b111 ,
b100 !
b100 -
0#
b101 '
b101 *
b1100 &
b1100 )
b1 $
b1 (
#45
b111 "
b111 +
1#
#50
0#
#55
1#
#60
b110 ,
b10 !
b10 -
0#
b1001 '
b1001 *
b11 &
b11 )
#65
b110 "
b110 +
1#
#70
0#
#75
1#
#80
b0 ,
b111 !
b111 -
0#
b110 '
b110 *
b1010 &
b1010 )
b11 $
b11 (
#85
b0 "
b0 +
1#
#90
0#
#95
1#
#100
b111 !
b111 -
0#
b10 $
b10 (
#105
b101 ,
b111 !
b111 -
b1 .
1#
#110
0#
#115
b1010 ,
b111 !
b111 -
b10 .
b101 "
b101 +
1#
#120
0#
#125
b1111 ,
b111 !
b111 -
b11 .
b1010 "
b1010 +
1#
#130
0#
#135
b0 ,
b111 !
b111 -
b0 .
b1111 "
b1111 +
1#
#140
0#
#145
b101 ,
b111 !
b111 -
b1 .
b0 "
b0 +
1#
#150
0#
#155
b1010 ,
b111 !
b111 -
b10 .
b101 "
b101 +
1#
#160
0#
#165
b1111 ,
b111 !
b111 -
b11 .
b1010 "
b1010 +
1#
#170
0#
#175
b0 ,
b111 !
b111 -
b0 .
b1111 "
b1111 +
1#
#180
0#
