# Makefile for a simple C project with multiple source files

# Set compiler and compiler flags
CC = gcc
CFLAGS = -Wall -g

# Define target executable and its dependencies
TARGET = program
SRCS = main.c util.c helper.c

# Define object files
OBJS = $(SRCS:.c=.o)

# Default make rule, will compile all source files
all: $(OBJS)
	$(CC) $(CFLAGS) $(OBJS) -o $(TARGET)

# Compile each source file into an object file
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Clean all compiled files
clean:
	rm -f $(TARGET) $(OBJS)