#ifndef __SOC_INTERRUPTS_APP_H
#define __SOC_INTERRUPTS_APP_H 
#ifdef __cplusplus
extern "C" {
#endif
#include "soc_interrupts_comm.h"
#define INT_LVL_IPCM2APP0 32
#define INT_LVL_IPCM2APP1 33
#define INT_LVL_APP_COMMRX 34
#define INT_LVL_APP_COMMTX 35
#define INT_LVL_RTC 36
#define INT_LVL_WDT_SOC 37
#define INT_LVL_EDMA_MDM0 42
#define INT_LVL_IPF0 44
#define INT_LVL_IPF1 45
#define INT_LVL_SOCP0 46
#define INT_LVL_LTESIO_RX 48
#define INT_LVL_LTESIO_SIO 49
#define INT_LVL_LTESIO_TX 50
#define INT_LVL_HDLC_FRM 56
#define INT_LVL_HDLC_DEF 57
#define INT_LVL_CS_ETR_0_FULL 58
#define INT_LVL_TSENSOR 59
#define INT_LVL_SCI0 93
#define INT_LVL_SCI1 94
#define INT_LVL_SPI0 95
#define INT_LVL_SPI1 96
#define INT_LVL_USB3_PME 99
#define INT_LVL_HSUART 101
#define INT_LVL_UART0 102
#define INT_LVL_UART1 103
#define INT_LVL_UART2 104
#define INT_LVL_UART_MDM 105
#define INT_LVL_NANDC 106
#define INT_LVL_MMC0 107
#define INT_LVL_MMC1 108
#define INT_LVL_SDCC 110
#define INT_LVL_I2C0 111
#define INT_LVL_I2C1 116
#define INT_LVL_AMON 121
#define INT_LVL_APP_PMU 123
#define INT_LVL_MDM_PMU 124
#define INT_LVL_USB3_OTG 128
#define INT_LVL_ZSI 129
#define INT_LVL_SYSCONCTRL0 132
#define INT_LVL_SYSCONCTRL1 133
#define INT_LVL_MDM_EVENT0 142
#define INT_LVL_SDCC_HCLK_WKUP 148
#define INT_LVL_USBOTG_PHY 154
#define INT_LVL_APP_L2CC 155
#define INT_LVL_MDMA9_L2CC 156
#define INT_LVL_SDCC_PULL 157
#define INT_LVL_USB3 158
#define INT_LVL_APP_SRST_REQ 160
#define INT_LVL_MDM_SRST_REQ 161
#define INT_LVL_GPIO_AO_M0_0 162
#define INT_LVL_GPIO_AO_M0_1 163
#define INT_LVL_GPIO_AO_M0_2 164
#define INT_LVL_GPIO_AO_M0_3 165
#define INT_LVL_GPIO_AO_M0_4 166
#define INT_LVL_GPIO_AO_M0_5 167
#define INT_LVL_GPIO_AO_M0_6 168
#define INT_LVL_GPIO_AO_M0_7 169
#define INT_LVL_GPIO_AO_M0_8 170
#define INT_LVL_GPIO_AO_M0_9 171
#define INT_LVL_GPIO_AO_M0_10 172
#define INT_LVL_GPIO_AO_M0_11 173
#define INT_LVL_GPIO_AO_M0_12 174
#define INT_LVL_EDMAC_SOC_0 182
#define INT_LVL_RSA 185
#define INT_LVL_MERGE0 186
#define INT_LVL_MERGE1 187
#define INT_LVL_MERGE2 188
#define INT_LVL_MERGE3 189
#define INT_LVL_PCIE0_LINK_DOWN 192
#define INT_LVL_PCIE0_EDMA 193
#define INT_LVL_PCIE0_PM 194
#define INT_LVL_PCIE0_RADM_A 195
#define INT_LVL_PCIE0_RADM_B 196
#define INT_LVL_PCIE0_RADM_C 197
#define INT_LVL_PCIE0_RADM_D 198
#define INT_LVL_PCIE1_LINK_DOWN 199
#define INT_LVL_PCIE1_EDMA 200
#define INT_LVL_PCIE1_PM 201
#define INT_LVL_PCIE1_RADM_A 202
#define INT_LVL_PCIE1_RADM_B 203
#define INT_LVL_PCIE1_RADM_C 204
#define INT_LVL_PCIE1_RADM_D 205
#define INT_LVL_GMAC_SBD 206
#define INT_LVL_GMAC_PMT 207
#define INT_LVL_ACPU_DEFLAGS 208
#define INT_LVL_GMAC_LPI_INT 209
#define INT_LVL_USB3_INT1 210
#define INT_LVL_CM3_EVENT0 212
#define INT_LVL_PSAM0 213
#define INT_LVL_PSAM1 214
#define INT_LVL_SPE 215
#define INT_LVL_RSR 216
#define INT_LVL_HKADC_FINISH 217
#define INT_LVL_WDT_MDM_RESET 219
#define INT_LVL_WDT_MDM 220
#define INT_LVL_ACPU_DBG_WAKE 221
#define INT_LVL_TIMER0 77
#define INT_LVL_TIMER1 78
#define INT_LVL_TIMER2 79
#define INT_LVL_TIMER3 80
#define INT_LVL_TIMER4 81
#define INT_LVL_TIMER5 82
#define INT_LVL_TIMER6 83
#define INT_LVL_TIMER7 84
#define INT_LVL_TIMER8 85
#define INT_LVL_TIMER9 86
#define INT_LVL_TIMER10 87
#define INT_LVL_TIMER11 88
#define INT_LVL_TIMER12 89
#define INT_LVL_TIMER13 90
#define INT_LVL_TIMER14 91
#define INT_LVL_TIMER15 92
#define INT_LVL_TIMER16 134
#define INT_LVL_TIMER17 135
#define INT_LVL_TIMER18 136
#define INT_LVL_TIMER19 137
#define INT_LVL_TIMER20 138
#define INT_LVL_TIMER21 139
#define INT_LVL_PAD_IN 218
#define INT_LVL_TIMER22 0XFFFFFFFF
#define INT_LVL_TIMER23 0XFFFFFFFF
#define INT_LVL_GU_HDLC_FRM INT_LVL_HDLC_FRM
#define INT_LVL_GU_HDLC_DEF INT_LVL_HDLC_DEF
#define INT_LVL_GBBP_DSP 100000
#define INT_LVL_GBBP_GSML_NODRX_INTR 100000
#define INT_LVL_GBBP_AWAKE_DSP 100000
#define INT_LVL_GBBP_GSML_RESERVED_INTR 100000
#define INT_LVL_GBBP 100000
#define INT_LVL_GBBP_AWAKE 100000
#define INT_LVL_GBBP1_DSP 100000
#define INT_LVL_GBBP1_AWAKE_DSP 100000
#define INT_LVL_GBBP1 100000
#define INT_LVL_GBBP1_AWAKE 100000
#define INT_LVL_WBBP_0MS 100000
#define INT_LVL_WBBP_AWAKE 100000
#define INT_LVL_WBBP_SWITCH 100000
#define INT_LVL_WBBP1_0MS 100000
#define INT_LVL_WBBP_CARD2_0MS_INTR 100000
#define INT_LVL_WBBP_SEARCH 100000
#define INT_LVL_WBBP_SEARCH_INTR 100000
#define INT_LVL_WBBP_RAKE 100000
#define INT_LVL_WBBP_RAKE_INTR 100000
#define INT_LVL_WBBP_DECODE 100000
#define INT_LVL_WBBP_DECODE_INTR 100000
#define INT_LVL_WBBP_TIME 100000
#define INT_LVL_WBBP_CARD1_TIME_INTR 100000
#define INT_LVL_WBBP1_TIME 100000
#define INT_LVL_WBBP_CARD2_TIME_INTR 100000
#define INT_LVL_WBBP_MULTI_SEARCH 100000
#define INT_LVL_WBBP_MULTI_SEARCH_INTR 100000
#define INT_LVL_WBBP_BBPMST 100000
#define INT_LVL_BBPMASTER 100000
#define INT_LVL_CTU_INT_G 100000
#define INT_LVL_CTU_INT_W 100000
#define INT_LVL_INT12_G2 100000
#define INT_LVL_GU_UPACC_DSP 100000
#define INT_LVL_UPACC_INTR 100000
#define INT_LVL_CICOM_DL 100000
#define INT_LVL_CICOM_UL 100000
#define INT_LVL_GU_CICOM1_DL 100000
#define INT_LVL_GU_CICOM1_UL 100000
#define INT_LVL_LTE_ARM_WAKEUP_INT 100000
#define INT_LVL_TDS_DRX_ARM_WAKEUP_INT 100000
#ifdef __cplusplus
}
#endif
#endif
