From c27d08a4d8b464b8e88e748b512646f87c64e8b3 Mon Sep 17 00:00:00 2001
From: Jianqun Xu <jay.xu@rock-chips.com>
Date: Mon, 17 Sep 2018 17:30:51 +0800
Subject: [PATCH] ARM64: dts: rockchip: add clk for dmac node on RK1808 SoCs

Change-Id: Ia06485f3f0995f5f1cb83f36f59c4a78a4273bc2
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk1808.dtsi | 23 ++++++++---------------
 1 file changed, 8 insertions(+), 15 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk1808.dtsi b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
index 56d7baafc74c..07a7c927dc8e 100644
--- a/arch/arm64/boot/dts/rockchip/rk1808.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
@@ -479,21 +479,14 @@
 		status = "disabled";
 	};
 
-	amba {
-		compatible = "simple-bus";
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
-
-		dmac: dmac@ff4e0000 {
-			compatible = "arm,pl330", "arm,primecell";
-			reg = <0x0 0xff4e0000 0x0 0x4000>;
-			interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
-			//clocks = <&cru ACLK_DMAC>;
-			//clock-names = "apb_pclk";
-			#dma-cells = <1>;
-			peripherals-req-type-burst;
-		};
+	dmac: dmac@ff4e0000 {
+		compatible = "arm,pl330", "arm,primecell";
+		reg = <0x0 0xff4e0000 0x0 0x4000>;
+		interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cru ACLK_DMAC>;
+		clock-names = "apb_pclk";
+		#dma-cells = <1>;
+		peripherals-req-type-burst;
 	};
 
 	uart0: serial@ff430000 {
-- 
2.35.3

