/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x04u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x10u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x10u

/* Buzzer */
#define Buzzer__0__INTTYPE CYREG_PICU5_INTTYPE3
#define Buzzer__0__MASK 0x08u
#define Buzzer__0__PC CYREG_PRT5_PC3
#define Buzzer__0__PORT 5u
#define Buzzer__0__SHIFT 3u
#define Buzzer__AG CYREG_PRT5_AG
#define Buzzer__AMUX CYREG_PRT5_AMUX
#define Buzzer__BIE CYREG_PRT5_BIE
#define Buzzer__BIT_MASK CYREG_PRT5_BIT_MASK
#define Buzzer__BYP CYREG_PRT5_BYP
#define Buzzer__CTL CYREG_PRT5_CTL
#define Buzzer__DM0 CYREG_PRT5_DM0
#define Buzzer__DM1 CYREG_PRT5_DM1
#define Buzzer__DM2 CYREG_PRT5_DM2
#define Buzzer__DR CYREG_PRT5_DR
#define Buzzer__INP_DIS CYREG_PRT5_INP_DIS
#define Buzzer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Buzzer__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Buzzer__LCD_EN CYREG_PRT5_LCD_EN
#define Buzzer__MASK 0x08u
#define Buzzer__PORT 5u
#define Buzzer__PRT CYREG_PRT5_PRT
#define Buzzer__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Buzzer__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Buzzer__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Buzzer__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Buzzer__PS CYREG_PRT5_PS
#define Buzzer__SHIFT 3u
#define Buzzer__SLW CYREG_PRT5_SLW

/* I2C */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define I2C_SCL__0__INTTYPE CYREG_PICU2_INTTYPE2
#define I2C_SCL__0__MASK 0x04u
#define I2C_SCL__0__PC CYREG_PRT2_PC2
#define I2C_SCL__0__PORT 2u
#define I2C_SCL__0__SHIFT 2u
#define I2C_SCL__AG CYREG_PRT2_AG
#define I2C_SCL__AMUX CYREG_PRT2_AMUX
#define I2C_SCL__BIE CYREG_PRT2_BIE
#define I2C_SCL__BIT_MASK CYREG_PRT2_BIT_MASK
#define I2C_SCL__BYP CYREG_PRT2_BYP
#define I2C_SCL__CTL CYREG_PRT2_CTL
#define I2C_SCL__DM0 CYREG_PRT2_DM0
#define I2C_SCL__DM1 CYREG_PRT2_DM1
#define I2C_SCL__DM2 CYREG_PRT2_DM2
#define I2C_SCL__DR CYREG_PRT2_DR
#define I2C_SCL__INP_DIS CYREG_PRT2_INP_DIS
#define I2C_SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define I2C_SCL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define I2C_SCL__LCD_EN CYREG_PRT2_LCD_EN
#define I2C_SCL__MASK 0x04u
#define I2C_SCL__PORT 2u
#define I2C_SCL__PRT CYREG_PRT2_PRT
#define I2C_SCL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define I2C_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define I2C_SCL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define I2C_SCL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define I2C_SCL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define I2C_SCL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define I2C_SCL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define I2C_SCL__PS CYREG_PRT2_PS
#define I2C_SCL__SHIFT 2u
#define I2C_SCL__SLW CYREG_PRT2_SLW
#define I2C_SDA__0__INTTYPE CYREG_PICU12_INTTYPE5
#define I2C_SDA__0__MASK 0x20u
#define I2C_SDA__0__PC CYREG_PRT12_PC5
#define I2C_SDA__0__PORT 12u
#define I2C_SDA__0__SHIFT 5u
#define I2C_SDA__AG CYREG_PRT12_AG
#define I2C_SDA__BIE CYREG_PRT12_BIE
#define I2C_SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define I2C_SDA__BYP CYREG_PRT12_BYP
#define I2C_SDA__DM0 CYREG_PRT12_DM0
#define I2C_SDA__DM1 CYREG_PRT12_DM1
#define I2C_SDA__DM2 CYREG_PRT12_DM2
#define I2C_SDA__DR CYREG_PRT12_DR
#define I2C_SDA__INP_DIS CYREG_PRT12_INP_DIS
#define I2C_SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define I2C_SDA__MASK 0x20u
#define I2C_SDA__PORT 12u
#define I2C_SDA__PRT CYREG_PRT12_PRT
#define I2C_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define I2C_SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define I2C_SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define I2C_SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define I2C_SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define I2C_SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define I2C_SDA__PS CYREG_PRT12_PS
#define I2C_SDA__SHIFT 5u
#define I2C_SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define I2C_SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define I2C_SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define I2C_SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define I2C_SDA__SLW CYREG_PRT12_SLW

/* PWM */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1

/* RTC */
#define RTC_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RTC_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RTC_isr__INTC_MASK 0x4000u
#define RTC_isr__INTC_NUMBER 14u
#define RTC_isr__INTC_PRIOR_NUM 7u
#define RTC_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_14
#define RTC_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RTC_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* R_CS */
#define R_CS__0__INTTYPE CYREG_PICU12_INTTYPE4
#define R_CS__0__MASK 0x10u
#define R_CS__0__PC CYREG_PRT12_PC4
#define R_CS__0__PORT 12u
#define R_CS__0__SHIFT 4u
#define R_CS__AG CYREG_PRT12_AG
#define R_CS__BIE CYREG_PRT12_BIE
#define R_CS__BIT_MASK CYREG_PRT12_BIT_MASK
#define R_CS__BYP CYREG_PRT12_BYP
#define R_CS__DM0 CYREG_PRT12_DM0
#define R_CS__DM1 CYREG_PRT12_DM1
#define R_CS__DM2 CYREG_PRT12_DM2
#define R_CS__DR CYREG_PRT12_DR
#define R_CS__INP_DIS CYREG_PRT12_INP_DIS
#define R_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define R_CS__MASK 0x10u
#define R_CS__PORT 12u
#define R_CS__PRT CYREG_PRT12_PRT
#define R_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define R_CS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define R_CS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define R_CS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define R_CS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define R_CS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define R_CS__PS CYREG_PRT12_PS
#define R_CS__SHIFT 4u
#define R_CS__SIO_CFG CYREG_PRT12_SIO_CFG
#define R_CS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define R_CS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define R_CS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define R_CS__SLW CYREG_PRT12_SLW

/* R_MISO */
#define R_MISO__0__INTTYPE CYREG_PICU2_INTTYPE7
#define R_MISO__0__MASK 0x80u
#define R_MISO__0__PC CYREG_PRT2_PC7
#define R_MISO__0__PORT 2u
#define R_MISO__0__SHIFT 7u
#define R_MISO__AG CYREG_PRT2_AG
#define R_MISO__AMUX CYREG_PRT2_AMUX
#define R_MISO__BIE CYREG_PRT2_BIE
#define R_MISO__BIT_MASK CYREG_PRT2_BIT_MASK
#define R_MISO__BYP CYREG_PRT2_BYP
#define R_MISO__CTL CYREG_PRT2_CTL
#define R_MISO__DM0 CYREG_PRT2_DM0
#define R_MISO__DM1 CYREG_PRT2_DM1
#define R_MISO__DM2 CYREG_PRT2_DM2
#define R_MISO__DR CYREG_PRT2_DR
#define R_MISO__INP_DIS CYREG_PRT2_INP_DIS
#define R_MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define R_MISO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define R_MISO__LCD_EN CYREG_PRT2_LCD_EN
#define R_MISO__MASK 0x80u
#define R_MISO__PORT 2u
#define R_MISO__PRT CYREG_PRT2_PRT
#define R_MISO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define R_MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define R_MISO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define R_MISO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define R_MISO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define R_MISO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define R_MISO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define R_MISO__PS CYREG_PRT2_PS
#define R_MISO__SHIFT 7u
#define R_MISO__SLW CYREG_PRT2_SLW

/* R_MOSI */
#define R_MOSI__0__INTTYPE CYREG_PICU2_INTTYPE6
#define R_MOSI__0__MASK 0x40u
#define R_MOSI__0__PC CYREG_PRT2_PC6
#define R_MOSI__0__PORT 2u
#define R_MOSI__0__SHIFT 6u
#define R_MOSI__AG CYREG_PRT2_AG
#define R_MOSI__AMUX CYREG_PRT2_AMUX
#define R_MOSI__BIE CYREG_PRT2_BIE
#define R_MOSI__BIT_MASK CYREG_PRT2_BIT_MASK
#define R_MOSI__BYP CYREG_PRT2_BYP
#define R_MOSI__CTL CYREG_PRT2_CTL
#define R_MOSI__DM0 CYREG_PRT2_DM0
#define R_MOSI__DM1 CYREG_PRT2_DM1
#define R_MOSI__DM2 CYREG_PRT2_DM2
#define R_MOSI__DR CYREG_PRT2_DR
#define R_MOSI__INP_DIS CYREG_PRT2_INP_DIS
#define R_MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define R_MOSI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define R_MOSI__LCD_EN CYREG_PRT2_LCD_EN
#define R_MOSI__MASK 0x40u
#define R_MOSI__PORT 2u
#define R_MOSI__PRT CYREG_PRT2_PRT
#define R_MOSI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define R_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define R_MOSI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define R_MOSI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define R_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define R_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define R_MOSI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define R_MOSI__PS CYREG_PRT2_PS
#define R_MOSI__SHIFT 6u
#define R_MOSI__SLW CYREG_PRT2_SLW

/* R_SCLK */
#define R_SCLK__0__INTTYPE CYREG_PICU2_INTTYPE5
#define R_SCLK__0__MASK 0x20u
#define R_SCLK__0__PC CYREG_PRT2_PC5
#define R_SCLK__0__PORT 2u
#define R_SCLK__0__SHIFT 5u
#define R_SCLK__AG CYREG_PRT2_AG
#define R_SCLK__AMUX CYREG_PRT2_AMUX
#define R_SCLK__BIE CYREG_PRT2_BIE
#define R_SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define R_SCLK__BYP CYREG_PRT2_BYP
#define R_SCLK__CTL CYREG_PRT2_CTL
#define R_SCLK__DM0 CYREG_PRT2_DM0
#define R_SCLK__DM1 CYREG_PRT2_DM1
#define R_SCLK__DM2 CYREG_PRT2_DM2
#define R_SCLK__DR CYREG_PRT2_DR
#define R_SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define R_SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define R_SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define R_SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define R_SCLK__MASK 0x20u
#define R_SCLK__PORT 2u
#define R_SCLK__PRT CYREG_PRT2_PRT
#define R_SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define R_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define R_SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define R_SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define R_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define R_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define R_SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define R_SCLK__PS CYREG_PRT2_PS
#define R_SCLK__SHIFT 5u
#define R_SCLK__SLW CYREG_PRT2_SLW

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU4_INTTYPE2
#define SCL__0__MASK 0x04u
#define SCL__0__PC CYREG_PRT4_PC2
#define SCL__0__PORT 4u
#define SCL__0__SHIFT 2u
#define SCL__AG CYREG_PRT4_AG
#define SCL__AMUX CYREG_PRT4_AMUX
#define SCL__BIE CYREG_PRT4_BIE
#define SCL__BIT_MASK CYREG_PRT4_BIT_MASK
#define SCL__BYP CYREG_PRT4_BYP
#define SCL__CTL CYREG_PRT4_CTL
#define SCL__DM0 CYREG_PRT4_DM0
#define SCL__DM1 CYREG_PRT4_DM1
#define SCL__DM2 CYREG_PRT4_DM2
#define SCL__DR CYREG_PRT4_DR
#define SCL__INP_DIS CYREG_PRT4_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SCL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SCL__LCD_EN CYREG_PRT4_LCD_EN
#define SCL__MASK 0x04u
#define SCL__PORT 4u
#define SCL__PRT CYREG_PRT4_PRT
#define SCL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SCL__PS CYREG_PRT4_PS
#define SCL__SHIFT 2u
#define SCL__SLW CYREG_PRT4_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU4_INTTYPE3
#define SDA__0__MASK 0x08u
#define SDA__0__PC CYREG_PRT4_PC3
#define SDA__0__PORT 4u
#define SDA__0__SHIFT 3u
#define SDA__AG CYREG_PRT4_AG
#define SDA__AMUX CYREG_PRT4_AMUX
#define SDA__BIE CYREG_PRT4_BIE
#define SDA__BIT_MASK CYREG_PRT4_BIT_MASK
#define SDA__BYP CYREG_PRT4_BYP
#define SDA__CTL CYREG_PRT4_CTL
#define SDA__DM0 CYREG_PRT4_DM0
#define SDA__DM1 CYREG_PRT4_DM1
#define SDA__DM2 CYREG_PRT4_DM2
#define SDA__DR CYREG_PRT4_DR
#define SDA__INP_DIS CYREG_PRT4_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SDA__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SDA__LCD_EN CYREG_PRT4_LCD_EN
#define SDA__MASK 0x08u
#define SDA__PORT 4u
#define SDA__PRT CYREG_PRT4_PRT
#define SDA__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SDA__PS CYREG_PRT4_PS
#define SDA__SHIFT 3u
#define SDA__SLW CYREG_PRT4_SLW

/* SD_CS */
#define SD_CS__0__INTTYPE CYREG_PICU6_INTTYPE3
#define SD_CS__0__MASK 0x08u
#define SD_CS__0__PC CYREG_PRT6_PC3
#define SD_CS__0__PORT 6u
#define SD_CS__0__SHIFT 3u
#define SD_CS__AG CYREG_PRT6_AG
#define SD_CS__AMUX CYREG_PRT6_AMUX
#define SD_CS__BIE CYREG_PRT6_BIE
#define SD_CS__BIT_MASK CYREG_PRT6_BIT_MASK
#define SD_CS__BYP CYREG_PRT6_BYP
#define SD_CS__CTL CYREG_PRT6_CTL
#define SD_CS__DM0 CYREG_PRT6_DM0
#define SD_CS__DM1 CYREG_PRT6_DM1
#define SD_CS__DM2 CYREG_PRT6_DM2
#define SD_CS__DR CYREG_PRT6_DR
#define SD_CS__INP_DIS CYREG_PRT6_INP_DIS
#define SD_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SD_CS__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SD_CS__LCD_EN CYREG_PRT6_LCD_EN
#define SD_CS__MASK 0x08u
#define SD_CS__PORT 6u
#define SD_CS__PRT CYREG_PRT6_PRT
#define SD_CS__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SD_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SD_CS__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SD_CS__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SD_CS__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SD_CS__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SD_CS__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SD_CS__PS CYREG_PRT6_PS
#define SD_CS__SHIFT 3u
#define SD_CS__SLW CYREG_PRT6_SLW

/* SD_MISO */
#define SD_MISO__0__INTTYPE CYREG_PICU15_INTTYPE4
#define SD_MISO__0__MASK 0x10u
#define SD_MISO__0__PC CYREG_IO_PC_PRT15_PC4
#define SD_MISO__0__PORT 15u
#define SD_MISO__0__SHIFT 4u
#define SD_MISO__AG CYREG_PRT15_AG
#define SD_MISO__AMUX CYREG_PRT15_AMUX
#define SD_MISO__BIE CYREG_PRT15_BIE
#define SD_MISO__BIT_MASK CYREG_PRT15_BIT_MASK
#define SD_MISO__BYP CYREG_PRT15_BYP
#define SD_MISO__CTL CYREG_PRT15_CTL
#define SD_MISO__DM0 CYREG_PRT15_DM0
#define SD_MISO__DM1 CYREG_PRT15_DM1
#define SD_MISO__DM2 CYREG_PRT15_DM2
#define SD_MISO__DR CYREG_PRT15_DR
#define SD_MISO__INP_DIS CYREG_PRT15_INP_DIS
#define SD_MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SD_MISO__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SD_MISO__LCD_EN CYREG_PRT15_LCD_EN
#define SD_MISO__MASK 0x10u
#define SD_MISO__PORT 15u
#define SD_MISO__PRT CYREG_PRT15_PRT
#define SD_MISO__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SD_MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SD_MISO__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SD_MISO__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SD_MISO__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SD_MISO__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SD_MISO__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SD_MISO__PS CYREG_PRT15_PS
#define SD_MISO__SHIFT 4u
#define SD_MISO__SLW CYREG_PRT15_SLW

/* SD_MOSI */
#define SD_MOSI__0__INTTYPE CYREG_PICU6_INTTYPE2
#define SD_MOSI__0__MASK 0x04u
#define SD_MOSI__0__PC CYREG_PRT6_PC2
#define SD_MOSI__0__PORT 6u
#define SD_MOSI__0__SHIFT 2u
#define SD_MOSI__AG CYREG_PRT6_AG
#define SD_MOSI__AMUX CYREG_PRT6_AMUX
#define SD_MOSI__BIE CYREG_PRT6_BIE
#define SD_MOSI__BIT_MASK CYREG_PRT6_BIT_MASK
#define SD_MOSI__BYP CYREG_PRT6_BYP
#define SD_MOSI__CTL CYREG_PRT6_CTL
#define SD_MOSI__DM0 CYREG_PRT6_DM0
#define SD_MOSI__DM1 CYREG_PRT6_DM1
#define SD_MOSI__DM2 CYREG_PRT6_DM2
#define SD_MOSI__DR CYREG_PRT6_DR
#define SD_MOSI__INP_DIS CYREG_PRT6_INP_DIS
#define SD_MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SD_MOSI__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SD_MOSI__LCD_EN CYREG_PRT6_LCD_EN
#define SD_MOSI__MASK 0x04u
#define SD_MOSI__PORT 6u
#define SD_MOSI__PRT CYREG_PRT6_PRT
#define SD_MOSI__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SD_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SD_MOSI__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SD_MOSI__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SD_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SD_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SD_MOSI__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SD_MOSI__PS CYREG_PRT6_PS
#define SD_MOSI__SHIFT 2u
#define SD_MOSI__SLW CYREG_PRT6_SLW

/* SD_SCLK */
#define SD_SCLK__0__INTTYPE CYREG_PICU2_INTTYPE1
#define SD_SCLK__0__MASK 0x02u
#define SD_SCLK__0__PC CYREG_PRT2_PC1
#define SD_SCLK__0__PORT 2u
#define SD_SCLK__0__SHIFT 1u
#define SD_SCLK__AG CYREG_PRT2_AG
#define SD_SCLK__AMUX CYREG_PRT2_AMUX
#define SD_SCLK__BIE CYREG_PRT2_BIE
#define SD_SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SD_SCLK__BYP CYREG_PRT2_BYP
#define SD_SCLK__CTL CYREG_PRT2_CTL
#define SD_SCLK__DM0 CYREG_PRT2_DM0
#define SD_SCLK__DM1 CYREG_PRT2_DM1
#define SD_SCLK__DM2 CYREG_PRT2_DM2
#define SD_SCLK__DR CYREG_PRT2_DR
#define SD_SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SD_SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SD_SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SD_SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SD_SCLK__MASK 0x02u
#define SD_SCLK__PORT 2u
#define SD_SCLK__PRT CYREG_PRT2_PRT
#define SD_SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SD_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SD_SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SD_SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SD_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SD_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SD_SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SD_SCLK__PS CYREG_PRT2_PS
#define SD_SCLK__SHIFT 1u
#define SD_SCLK__SLW CYREG_PRT2_SLW

/* SLAVE_I2C */
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB06_A0
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB06_A1
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB06_D0
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB06_D1
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB06_F0
#define SLAVE_I2C_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB06_F1
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define SLAVE_I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define SLAVE_I2C_bI2C_UDB_StsReg__0__MASK 0x01u
#define SLAVE_I2C_bI2C_UDB_StsReg__0__POS 0
#define SLAVE_I2C_bI2C_UDB_StsReg__1__MASK 0x02u
#define SLAVE_I2C_bI2C_UDB_StsReg__1__POS 1
#define SLAVE_I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SLAVE_I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SLAVE_I2C_bI2C_UDB_StsReg__3__MASK 0x08u
#define SLAVE_I2C_bI2C_UDB_StsReg__3__POS 3
#define SLAVE_I2C_bI2C_UDB_StsReg__5__MASK 0x20u
#define SLAVE_I2C_bI2C_UDB_StsReg__5__POS 5
#define SLAVE_I2C_bI2C_UDB_StsReg__MASK 0x2Bu
#define SLAVE_I2C_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SLAVE_I2C_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SLAVE_I2C_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SLAVE_I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SLAVE_I2C_bI2C_UDB_StsReg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define SLAVE_I2C_bI2C_UDB_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define SLAVE_I2C_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB04_ST
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__0__MASK 0x01u
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__0__POS 0
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__3__MASK 0x08u
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__3__POS 3
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB04_CTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB04_CTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK 0x1Du
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SLAVE_I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB04_MSK
#define SLAVE_I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SLAVE_I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SLAVE_I2C_I2C_IRQ__INTC_MASK 0x10u
#define SLAVE_I2C_I2C_IRQ__INTC_NUMBER 4u
#define SLAVE_I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define SLAVE_I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define SLAVE_I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SLAVE_I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SLAVE_I2C_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define SLAVE_I2C_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define SLAVE_I2C_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define SLAVE_I2C_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SLAVE_I2C_IntClock__INDEX 0x03u
#define SLAVE_I2C_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SLAVE_I2C_IntClock__PM_ACT_MSK 0x08u
#define SLAVE_I2C_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SLAVE_I2C_IntClock__PM_STBY_MSK 0x08u

/* SPI1_BSPIM */
#define SPI1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPI1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define SPI1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define SPI1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define SPI1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define SPI1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define SPI1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define SPI1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define SPI1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define SPI1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPI1_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB09_CTL
#define SPI1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define SPI1_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB09_CTL
#define SPI1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define SPI1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPI1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPI1_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB09_MSK
#define SPI1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPI1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define SPI1_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB09_MSK
#define SPI1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPI1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPI1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPI1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define SPI1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define SPI1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB09_ST
#define SPI1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPI1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define SPI1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI1_BSPIM_RxStsReg__4__POS 4
#define SPI1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI1_BSPIM_RxStsReg__5__POS 5
#define SPI1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI1_BSPIM_RxStsReg__6__POS 6
#define SPI1_BSPIM_RxStsReg__MASK 0x70u
#define SPI1_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB10_MSK
#define SPI1_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPI1_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPI1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPI1_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define SPI1_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define SPI1_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB10_ST
#define SPI1_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define SPI1_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define SPI1_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define SPI1_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define SPI1_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPI1_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define SPI1_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define SPI1_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define SPI1_BSPIM_sR16_Dp_u0__A0_REG CYREG_B0_UDB09_A0
#define SPI1_BSPIM_sR16_Dp_u0__A1_REG CYREG_B0_UDB09_A1
#define SPI1_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define SPI1_BSPIM_sR16_Dp_u0__D0_REG CYREG_B0_UDB09_D0
#define SPI1_BSPIM_sR16_Dp_u0__D1_REG CYREG_B0_UDB09_D1
#define SPI1_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPI1_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define SPI1_BSPIM_sR16_Dp_u0__F0_REG CYREG_B0_UDB09_F0
#define SPI1_BSPIM_sR16_Dp_u0__F1_REG CYREG_B0_UDB09_F1
#define SPI1_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPI1_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPI1_BSPIM_sR16_Dp_u1__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define SPI1_BSPIM_sR16_Dp_u1__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define SPI1_BSPIM_sR16_Dp_u1__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define SPI1_BSPIM_sR16_Dp_u1__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define SPI1_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPI1_BSPIM_sR16_Dp_u1__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define SPI1_BSPIM_sR16_Dp_u1__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define SPI1_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define SPI1_BSPIM_sR16_Dp_u1__A0_REG CYREG_B0_UDB10_A0
#define SPI1_BSPIM_sR16_Dp_u1__A1_REG CYREG_B0_UDB10_A1
#define SPI1_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define SPI1_BSPIM_sR16_Dp_u1__D0_REG CYREG_B0_UDB10_D0
#define SPI1_BSPIM_sR16_Dp_u1__D1_REG CYREG_B0_UDB10_D1
#define SPI1_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPI1_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define SPI1_BSPIM_sR16_Dp_u1__F0_REG CYREG_B0_UDB10_F0
#define SPI1_BSPIM_sR16_Dp_u1__F1_REG CYREG_B0_UDB10_F1
#define SPI1_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPI1_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPI1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI1_BSPIM_TxStsReg__0__POS 0
#define SPI1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI1_BSPIM_TxStsReg__1__POS 1
#define SPI1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define SPI1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define SPI1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI1_BSPIM_TxStsReg__2__POS 2
#define SPI1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI1_BSPIM_TxStsReg__3__POS 3
#define SPI1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI1_BSPIM_TxStsReg__4__POS 4
#define SPI1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI1_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB14_MSK
#define SPI1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define SPI1_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB14_ST

/* SPI1_IntClock */
#define SPI1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPI1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPI1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPI1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI1_IntClock__INDEX 0x00u
#define SPI1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI1_IntClock__PM_ACT_MSK 0x01u
#define SPI1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI1_IntClock__PM_STBY_MSK 0x01u

/* SPI_RP_BSPIM */
#define SPI_RP_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPI_RP_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define SPI_RP_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define SPI_RP_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define SPI_RP_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define SPI_RP_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define SPI_RP_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define SPI_RP_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define SPI_RP_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define SPI_RP_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPI_RP_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define SPI_RP_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define SPI_RP_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define SPI_RP_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define SPI_RP_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPI_RP_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPI_RP_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define SPI_RP_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPI_RP_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPI_RP_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define SPI_RP_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPI_RP_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPI_RP_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPI_RP_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define SPI_RP_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define SPI_RP_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define SPI_RP_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPI_RP_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPI_RP_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_RP_BSPIM_RxStsReg__4__POS 4
#define SPI_RP_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_RP_BSPIM_RxStsReg__5__POS 5
#define SPI_RP_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_RP_BSPIM_RxStsReg__6__POS 6
#define SPI_RP_BSPIM_RxStsReg__MASK 0x70u
#define SPI_RP_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB07_MSK
#define SPI_RP_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPI_RP_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB07_ST
#define SPI_RP_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define SPI_RP_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB11_A0
#define SPI_RP_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB11_A1
#define SPI_RP_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define SPI_RP_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB11_D0
#define SPI_RP_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB11_D1
#define SPI_RP_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPI_RP_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define SPI_RP_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB11_F0
#define SPI_RP_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB11_F1
#define SPI_RP_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_RP_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_RP_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_RP_BSPIM_TxStsReg__0__POS 0
#define SPI_RP_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_RP_BSPIM_TxStsReg__1__POS 1
#define SPI_RP_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPI_RP_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SPI_RP_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_RP_BSPIM_TxStsReg__2__POS 2
#define SPI_RP_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_RP_BSPIM_TxStsReg__3__POS 3
#define SPI_RP_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_RP_BSPIM_TxStsReg__4__POS 4
#define SPI_RP_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_RP_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define SPI_RP_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPI_RP_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB08_ST

/* SPI_RP_IntClock */
#define SPI_RP_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPI_RP_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPI_RP_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPI_RP_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_RP_IntClock__INDEX 0x01u
#define SPI_RP_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_RP_IntClock__PM_ACT_MSK 0x02u
#define SPI_RP_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_RP_IntClock__PM_STBY_MSK 0x02u

/* SPI_SD_BSPIM */
#define SPI_SD_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPI_SD_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define SPI_SD_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define SPI_SD_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define SPI_SD_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define SPI_SD_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_SD_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_SD_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define SPI_SD_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define SPI_SD_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_SD_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_SD_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPI_SD_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define SPI_SD_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define SPI_SD_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPI_SD_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_SD_BSPIM_RxStsReg__4__POS 4
#define SPI_SD_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_SD_BSPIM_RxStsReg__5__POS 5
#define SPI_SD_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_SD_BSPIM_RxStsReg__6__POS 6
#define SPI_SD_BSPIM_RxStsReg__MASK 0x70u
#define SPI_SD_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define SPI_SD_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPI_SD_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB07_ST
#define SPI_SD_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define SPI_SD_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define SPI_SD_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define SPI_SD_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define SPI_SD_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPI_SD_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define SPI_SD_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define SPI_SD_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define SPI_SD_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB11_A0
#define SPI_SD_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB11_A1
#define SPI_SD_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define SPI_SD_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB11_D0
#define SPI_SD_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB11_D1
#define SPI_SD_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPI_SD_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define SPI_SD_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB11_F0
#define SPI_SD_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB11_F1
#define SPI_SD_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_SD_BSPIM_TxStsReg__0__POS 0
#define SPI_SD_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_SD_BSPIM_TxStsReg__1__POS 1
#define SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define SPI_SD_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_SD_BSPIM_TxStsReg__2__POS 2
#define SPI_SD_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_SD_BSPIM_TxStsReg__3__POS 3
#define SPI_SD_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_SD_BSPIM_TxStsReg__4__POS 4
#define SPI_SD_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_SD_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB11_MSK
#define SPI_SD_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPI_SD_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB11_ST

/* SPI_SD_IntClock */
#define SPI_SD_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPI_SD_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPI_SD_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPI_SD_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_SD_IntClock__INDEX 0x02u
#define SPI_SD_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_SD_IntClock__PM_ACT_MSK 0x04u
#define SPI_SD_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_SD_IntClock__PM_STBY_MSK 0x04u

/* TFT_CS */
#define TFT_CS__0__INTTYPE CYREG_PICU6_INTTYPE7
#define TFT_CS__0__MASK 0x80u
#define TFT_CS__0__PC CYREG_PRT6_PC7
#define TFT_CS__0__PORT 6u
#define TFT_CS__0__SHIFT 7u
#define TFT_CS__AG CYREG_PRT6_AG
#define TFT_CS__AMUX CYREG_PRT6_AMUX
#define TFT_CS__BIE CYREG_PRT6_BIE
#define TFT_CS__BIT_MASK CYREG_PRT6_BIT_MASK
#define TFT_CS__BYP CYREG_PRT6_BYP
#define TFT_CS__CTL CYREG_PRT6_CTL
#define TFT_CS__DM0 CYREG_PRT6_DM0
#define TFT_CS__DM1 CYREG_PRT6_DM1
#define TFT_CS__DM2 CYREG_PRT6_DM2
#define TFT_CS__DR CYREG_PRT6_DR
#define TFT_CS__INP_DIS CYREG_PRT6_INP_DIS
#define TFT_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define TFT_CS__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TFT_CS__LCD_EN CYREG_PRT6_LCD_EN
#define TFT_CS__MASK 0x80u
#define TFT_CS__PORT 6u
#define TFT_CS__PRT CYREG_PRT6_PRT
#define TFT_CS__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TFT_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TFT_CS__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TFT_CS__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TFT_CS__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TFT_CS__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TFT_CS__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TFT_CS__PS CYREG_PRT6_PS
#define TFT_CS__SHIFT 7u
#define TFT_CS__SLW CYREG_PRT6_SLW

/* TFT_LED_PWR */
#define TFT_LED_PWR__0__INTTYPE CYREG_PICU5_INTTYPE1
#define TFT_LED_PWR__0__MASK 0x02u
#define TFT_LED_PWR__0__PC CYREG_PRT5_PC1
#define TFT_LED_PWR__0__PORT 5u
#define TFT_LED_PWR__0__SHIFT 1u
#define TFT_LED_PWR__AG CYREG_PRT5_AG
#define TFT_LED_PWR__AMUX CYREG_PRT5_AMUX
#define TFT_LED_PWR__BIE CYREG_PRT5_BIE
#define TFT_LED_PWR__BIT_MASK CYREG_PRT5_BIT_MASK
#define TFT_LED_PWR__BYP CYREG_PRT5_BYP
#define TFT_LED_PWR__CTL CYREG_PRT5_CTL
#define TFT_LED_PWR__DM0 CYREG_PRT5_DM0
#define TFT_LED_PWR__DM1 CYREG_PRT5_DM1
#define TFT_LED_PWR__DM2 CYREG_PRT5_DM2
#define TFT_LED_PWR__DR CYREG_PRT5_DR
#define TFT_LED_PWR__INP_DIS CYREG_PRT5_INP_DIS
#define TFT_LED_PWR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define TFT_LED_PWR__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TFT_LED_PWR__LCD_EN CYREG_PRT5_LCD_EN
#define TFT_LED_PWR__MASK 0x02u
#define TFT_LED_PWR__PORT 5u
#define TFT_LED_PWR__PRT CYREG_PRT5_PRT
#define TFT_LED_PWR__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TFT_LED_PWR__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TFT_LED_PWR__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TFT_LED_PWR__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TFT_LED_PWR__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TFT_LED_PWR__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TFT_LED_PWR__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TFT_LED_PWR__PS CYREG_PRT5_PS
#define TFT_LED_PWR__SHIFT 1u
#define TFT_LED_PWR__SLW CYREG_PRT5_SLW

/* TFT_MISO */
#define TFT_MISO__0__INTTYPE CYREG_PICU6_INTTYPE4
#define TFT_MISO__0__MASK 0x10u
#define TFT_MISO__0__PC CYREG_PRT6_PC4
#define TFT_MISO__0__PORT 6u
#define TFT_MISO__0__SHIFT 4u
#define TFT_MISO__AG CYREG_PRT6_AG
#define TFT_MISO__AMUX CYREG_PRT6_AMUX
#define TFT_MISO__BIE CYREG_PRT6_BIE
#define TFT_MISO__BIT_MASK CYREG_PRT6_BIT_MASK
#define TFT_MISO__BYP CYREG_PRT6_BYP
#define TFT_MISO__CTL CYREG_PRT6_CTL
#define TFT_MISO__DM0 CYREG_PRT6_DM0
#define TFT_MISO__DM1 CYREG_PRT6_DM1
#define TFT_MISO__DM2 CYREG_PRT6_DM2
#define TFT_MISO__DR CYREG_PRT6_DR
#define TFT_MISO__INP_DIS CYREG_PRT6_INP_DIS
#define TFT_MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define TFT_MISO__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TFT_MISO__LCD_EN CYREG_PRT6_LCD_EN
#define TFT_MISO__MASK 0x10u
#define TFT_MISO__PORT 6u
#define TFT_MISO__PRT CYREG_PRT6_PRT
#define TFT_MISO__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TFT_MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TFT_MISO__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TFT_MISO__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TFT_MISO__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TFT_MISO__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TFT_MISO__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TFT_MISO__PS CYREG_PRT6_PS
#define TFT_MISO__SHIFT 4u
#define TFT_MISO__SLW CYREG_PRT6_SLW

/* TFT_MOSI */
#define TFT_MOSI__0__INTTYPE CYREG_PICU6_INTTYPE6
#define TFT_MOSI__0__MASK 0x40u
#define TFT_MOSI__0__PC CYREG_PRT6_PC6
#define TFT_MOSI__0__PORT 6u
#define TFT_MOSI__0__SHIFT 6u
#define TFT_MOSI__AG CYREG_PRT6_AG
#define TFT_MOSI__AMUX CYREG_PRT6_AMUX
#define TFT_MOSI__BIE CYREG_PRT6_BIE
#define TFT_MOSI__BIT_MASK CYREG_PRT6_BIT_MASK
#define TFT_MOSI__BYP CYREG_PRT6_BYP
#define TFT_MOSI__CTL CYREG_PRT6_CTL
#define TFT_MOSI__DM0 CYREG_PRT6_DM0
#define TFT_MOSI__DM1 CYREG_PRT6_DM1
#define TFT_MOSI__DM2 CYREG_PRT6_DM2
#define TFT_MOSI__DR CYREG_PRT6_DR
#define TFT_MOSI__INP_DIS CYREG_PRT6_INP_DIS
#define TFT_MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define TFT_MOSI__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TFT_MOSI__LCD_EN CYREG_PRT6_LCD_EN
#define TFT_MOSI__MASK 0x40u
#define TFT_MOSI__PORT 6u
#define TFT_MOSI__PRT CYREG_PRT6_PRT
#define TFT_MOSI__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TFT_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TFT_MOSI__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TFT_MOSI__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TFT_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TFT_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TFT_MOSI__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TFT_MOSI__PS CYREG_PRT6_PS
#define TFT_MOSI__SHIFT 6u
#define TFT_MOSI__SLW CYREG_PRT6_SLW

/* TFT_SCLK */
#define TFT_SCLK__0__INTTYPE CYREG_PICU6_INTTYPE5
#define TFT_SCLK__0__MASK 0x20u
#define TFT_SCLK__0__PC CYREG_PRT6_PC5
#define TFT_SCLK__0__PORT 6u
#define TFT_SCLK__0__SHIFT 5u
#define TFT_SCLK__AG CYREG_PRT6_AG
#define TFT_SCLK__AMUX CYREG_PRT6_AMUX
#define TFT_SCLK__BIE CYREG_PRT6_BIE
#define TFT_SCLK__BIT_MASK CYREG_PRT6_BIT_MASK
#define TFT_SCLK__BYP CYREG_PRT6_BYP
#define TFT_SCLK__CTL CYREG_PRT6_CTL
#define TFT_SCLK__DM0 CYREG_PRT6_DM0
#define TFT_SCLK__DM1 CYREG_PRT6_DM1
#define TFT_SCLK__DM2 CYREG_PRT6_DM2
#define TFT_SCLK__DR CYREG_PRT6_DR
#define TFT_SCLK__INP_DIS CYREG_PRT6_INP_DIS
#define TFT_SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define TFT_SCLK__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TFT_SCLK__LCD_EN CYREG_PRT6_LCD_EN
#define TFT_SCLK__MASK 0x20u
#define TFT_SCLK__PORT 6u
#define TFT_SCLK__PRT CYREG_PRT6_PRT
#define TFT_SCLK__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TFT_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TFT_SCLK__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TFT_SCLK__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TFT_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TFT_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TFT_SCLK__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TFT_SCLK__PS CYREG_PRT6_PS
#define TFT_SCLK__SHIFT 5u
#define TFT_SCLK__SLW CYREG_PRT6_SLW

/* UART1_BUART */
#define UART1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define UART1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define UART1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define UART1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define UART1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define UART1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define UART1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define UART1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define UART1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define UART1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define UART1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define UART1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define UART1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define UART1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define UART1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define UART1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define UART1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define UART1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART1_BUART_sRX_RxSts__3__POS 3
#define UART1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART1_BUART_sRX_RxSts__4__POS 4
#define UART1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART1_BUART_sRX_RxSts__5__POS 5
#define UART1_BUART_sRX_RxSts__MASK 0x38u
#define UART1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define UART1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define UART1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB00_A0
#define UART1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB00_A1
#define UART1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB00_D0
#define UART1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB00_D1
#define UART1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB00_F0
#define UART1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB00_F1
#define UART1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART1_BUART_sTX_TxSts__0__POS 0
#define UART1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART1_BUART_sTX_TxSts__1__POS 1
#define UART1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define UART1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART1_BUART_sTX_TxSts__2__POS 2
#define UART1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART1_BUART_sTX_TxSts__3__POS 3
#define UART1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB00_MSK
#define UART1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB00_ST

/* UART1_IntClock */
#define UART1_IntClock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define UART1_IntClock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define UART1_IntClock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define UART1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART1_IntClock__INDEX 0x05u
#define UART1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART1_IntClock__PM_ACT_MSK 0x20u
#define UART1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART1_IntClock__PM_STBY_MSK 0x20u

/* UART1_RX */
#define UART1_RX__0__INTTYPE CYREG_PICU4_INTTYPE0
#define UART1_RX__0__MASK 0x01u
#define UART1_RX__0__PC CYREG_PRT4_PC0
#define UART1_RX__0__PORT 4u
#define UART1_RX__0__SHIFT 0u
#define UART1_RX__AG CYREG_PRT4_AG
#define UART1_RX__AMUX CYREG_PRT4_AMUX
#define UART1_RX__BIE CYREG_PRT4_BIE
#define UART1_RX__BIT_MASK CYREG_PRT4_BIT_MASK
#define UART1_RX__BYP CYREG_PRT4_BYP
#define UART1_RX__CTL CYREG_PRT4_CTL
#define UART1_RX__DM0 CYREG_PRT4_DM0
#define UART1_RX__DM1 CYREG_PRT4_DM1
#define UART1_RX__DM2 CYREG_PRT4_DM2
#define UART1_RX__DR CYREG_PRT4_DR
#define UART1_RX__INP_DIS CYREG_PRT4_INP_DIS
#define UART1_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define UART1_RX__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define UART1_RX__LCD_EN CYREG_PRT4_LCD_EN
#define UART1_RX__MASK 0x01u
#define UART1_RX__PORT 4u
#define UART1_RX__PRT CYREG_PRT4_PRT
#define UART1_RX__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define UART1_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define UART1_RX__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define UART1_RX__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define UART1_RX__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define UART1_RX__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define UART1_RX__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define UART1_RX__PS CYREG_PRT4_PS
#define UART1_RX__SHIFT 0u
#define UART1_RX__SLW CYREG_PRT4_SLW

/* UART1_TX */
#define UART1_TX__0__INTTYPE CYREG_PICU4_INTTYPE1
#define UART1_TX__0__MASK 0x02u
#define UART1_TX__0__PC CYREG_PRT4_PC1
#define UART1_TX__0__PORT 4u
#define UART1_TX__0__SHIFT 1u
#define UART1_TX__AG CYREG_PRT4_AG
#define UART1_TX__AMUX CYREG_PRT4_AMUX
#define UART1_TX__BIE CYREG_PRT4_BIE
#define UART1_TX__BIT_MASK CYREG_PRT4_BIT_MASK
#define UART1_TX__BYP CYREG_PRT4_BYP
#define UART1_TX__CTL CYREG_PRT4_CTL
#define UART1_TX__DM0 CYREG_PRT4_DM0
#define UART1_TX__DM1 CYREG_PRT4_DM1
#define UART1_TX__DM2 CYREG_PRT4_DM2
#define UART1_TX__DR CYREG_PRT4_DR
#define UART1_TX__INP_DIS CYREG_PRT4_INP_DIS
#define UART1_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define UART1_TX__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define UART1_TX__LCD_EN CYREG_PRT4_LCD_EN
#define UART1_TX__MASK 0x02u
#define UART1_TX__PORT 4u
#define UART1_TX__PRT CYREG_PRT4_PRT
#define UART1_TX__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define UART1_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define UART1_TX__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define UART1_TX__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define UART1_TX__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define UART1_TX__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define UART1_TX__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define UART1_TX__PS CYREG_PRT4_PS
#define UART1_TX__SHIFT 1u
#define UART1_TX__SLW CYREG_PRT4_SLW

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x2000u
#define USBUART_dp_int__INTC_NUMBER 13u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_13
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x02u
#define USBUART_ep_1__INTC_NUMBER 1u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x04u
#define USBUART_ep_2__INTC_NUMBER 2u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x08u
#define USBUART_ep_3__INTC_NUMBER 3u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* act8600_i2c_en */
#define act8600_i2c_en_Sync_ctrl_reg__0__MASK 0x01u
#define act8600_i2c_en_Sync_ctrl_reg__0__POS 0
#define act8600_i2c_en_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define act8600_i2c_en_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define act8600_i2c_en_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define act8600_i2c_en_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define act8600_i2c_en_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define act8600_i2c_en_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define act8600_i2c_en_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define act8600_i2c_en_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define act8600_i2c_en_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define act8600_i2c_en_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define act8600_i2c_en_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define act8600_i2c_en_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define act8600_i2c_en_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define act8600_i2c_en_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define act8600_i2c_en_Sync_ctrl_reg__MASK 0x01u
#define act8600_i2c_en_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define act8600_i2c_en_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define act8600_i2c_en_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* act_i2c_clk */
#define act_i2c_clk__0__INTTYPE CYREG_PICU12_INTTYPE7
#define act_i2c_clk__0__MASK 0x80u
#define act_i2c_clk__0__PC CYREG_PRT12_PC7
#define act_i2c_clk__0__PORT 12u
#define act_i2c_clk__0__SHIFT 7u
#define act_i2c_clk__AG CYREG_PRT12_AG
#define act_i2c_clk__BIE CYREG_PRT12_BIE
#define act_i2c_clk__BIT_MASK CYREG_PRT12_BIT_MASK
#define act_i2c_clk__BYP CYREG_PRT12_BYP
#define act_i2c_clk__DM0 CYREG_PRT12_DM0
#define act_i2c_clk__DM1 CYREG_PRT12_DM1
#define act_i2c_clk__DM2 CYREG_PRT12_DM2
#define act_i2c_clk__DR CYREG_PRT12_DR
#define act_i2c_clk__INP_DIS CYREG_PRT12_INP_DIS
#define act_i2c_clk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define act_i2c_clk__MASK 0x80u
#define act_i2c_clk__PORT 12u
#define act_i2c_clk__PRT CYREG_PRT12_PRT
#define act_i2c_clk__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define act_i2c_clk__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define act_i2c_clk__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define act_i2c_clk__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define act_i2c_clk__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define act_i2c_clk__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define act_i2c_clk__PS CYREG_PRT12_PS
#define act_i2c_clk__SHIFT 7u
#define act_i2c_clk__SIO_CFG CYREG_PRT12_SIO_CFG
#define act_i2c_clk__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define act_i2c_clk__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define act_i2c_clk__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define act_i2c_clk__SLW CYREG_PRT12_SLW

/* act_i2c_sda */
#define act_i2c_sda__0__INTTYPE CYREG_PICU12_INTTYPE6
#define act_i2c_sda__0__MASK 0x40u
#define act_i2c_sda__0__PC CYREG_PRT12_PC6
#define act_i2c_sda__0__PORT 12u
#define act_i2c_sda__0__SHIFT 6u
#define act_i2c_sda__AG CYREG_PRT12_AG
#define act_i2c_sda__BIE CYREG_PRT12_BIE
#define act_i2c_sda__BIT_MASK CYREG_PRT12_BIT_MASK
#define act_i2c_sda__BYP CYREG_PRT12_BYP
#define act_i2c_sda__DM0 CYREG_PRT12_DM0
#define act_i2c_sda__DM1 CYREG_PRT12_DM1
#define act_i2c_sda__DM2 CYREG_PRT12_DM2
#define act_i2c_sda__DR CYREG_PRT12_DR
#define act_i2c_sda__INP_DIS CYREG_PRT12_INP_DIS
#define act_i2c_sda__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define act_i2c_sda__MASK 0x40u
#define act_i2c_sda__PORT 12u
#define act_i2c_sda__PRT CYREG_PRT12_PRT
#define act_i2c_sda__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define act_i2c_sda__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define act_i2c_sda__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define act_i2c_sda__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define act_i2c_sda__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define act_i2c_sda__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define act_i2c_sda__PS CYREG_PRT12_PS
#define act_i2c_sda__SHIFT 6u
#define act_i2c_sda__SIO_CFG CYREG_PRT12_SIO_CFG
#define act_i2c_sda__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define act_i2c_sda__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define act_i2c_sda__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define act_i2c_sda__SLW CYREG_PRT12_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 66000000U
#define BCLK__BUS_CLK__KHZ 66000U
#define BCLK__BUS_CLK__MHZ 66U
#define CY_PROJECT_NAME "mbed-platform"
#define CY_VERSION "PSoC Creator  4.1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E16A069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x4000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008011u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
