tbl_size_A	,	V_4
tbl_size_B	,	V_6
set_tx_lane_enable	,	V_78
"phy_mem"	,	L_3
ufs_qcom_phy_enable_vreg	,	F_28
writel_relaxed	,	F_3
ref_clk_parent	,	V_44
"dev_ref_clk_ctrl_mem"	,	L_5
tx_iface_clk	,	V_41
phy_get_drvdata	,	F_6
get_ufs_qcom_phy	,	F_5
phy_provider	,	V_33
vdda_phy	,	V_61
dev	,	V_10
is_physical_coding_sublayer_ready	,	V_86
enable	,	V_70
of_device_is_compatible	,	F_19
start_serdes	,	V_75
err_print	,	V_38
"%s: ufs_qcom_phy_cfg_vreg() failed, err=%d\n"	,	L_25
ufs_qcom_phy_is_pcs_ready	,	F_48
"%s: calibrate_phy() callback is not supported\n"	,	L_35
is_ref_clk_enabled	,	V_67
regulator_count_voltages	,	F_23
"rx_iface_clk"	,	L_12
clk	,	V_36
"%s enable phy iface clock failed, err=%d\n"	,	L_40
regulator_disable	,	F_34
"ref_clk"	,	L_15
ufs_qcom_phy_enable_ref_clk	,	F_30
"%s: %s set optimum mode(uA_load=%d) failed, err=%d\n"	,	L_24
"%s: calibrate_phy() failed %d\n"	,	L_36
"tx_iface_clk"	,	L_11
devm_of_phy_provider_register	,	F_13
is_powered_on	,	V_87
"%s: tbl_B is NULL"	,	L_2
__ufs_qcom_phy_clk_get	,	F_15
ufs_qcom_phy_init_vreg	,	F_20
VDDP_REF_CLK_MAX_UV	,	V_58
__func__	,	V_11
of_node	,	V_39
ufs_qcom_phy_vreg	,	V_46
device	,	V_22
"%s-max-microamp"	,	L_17
power_control	,	V_88
out_disable_phy	,	V_89
ufs_qcom_phy_power_on	,	F_49
uA_load	,	V_65
devm_regulator_get	,	F_21
wmb	,	F_39
enabled	,	V_66
out	,	V_13
cfg_value	,	V_14
of_property_read_u32	,	F_22
"%s enable vddp_ref_clk failed, err=%d\n"	,	L_42
"%s: phy base init failed %d\n"	,	L_6
"%s: failed to read %s\n"	,	L_18
"vdda-pll"	,	L_20
skip_txrx_clk	,	V_40
VDDA_PHY_MAX_UV	,	V_56
"%s: tbl_A is NULL"	,	L_1
u16	,	T_3
ENOTSUPP	,	V_76
clk_prepare_enable	,	F_31
"%s: ref_clk_src enable failed %d\n"	,	L_27
ufs_qcom_phy_gen_ops	,	V_30
UFS_REF_CLK_EN	,	V_73
VDDA_PHY_MIN_UV	,	V_57
ufs_qcom_phy_init_vregulators	,	F_24
phy_common	,	V_21
devm_ioremap_resource	,	F_9
"%s: tx_iface_clk enable failed %d\n"	,	L_31
u8	,	T_2
err	,	V_25
regulator_set_load	,	F_27
i	,	V_8
vreg	,	V_47
"%s enable vdda_phy failed, err=%d\n"	,	L_38
reg_offset	,	V_16
ufs_qcom_phy_generic_probe	,	F_12
devm_phy_create	,	F_14
out_disable_ref_clk	,	V_92
EINVAL	,	V_12
ufs_qcom_phy_init_clks	,	F_18
prop_name	,	V_48
"%s: ref_clk_parent enable failed %d\n"	,	L_28
ufs_qcom_phy_dev_ref_clk_ctrl	,	F_36
min_uV	,	V_54
VDDP_REF_CLK_MIN_UV	,	V_59
ufs_qcom_phy	,	V_1
MAX_PROP_NAME	,	V_49
ufs_qcom_phy_enable_iface_clk	,	F_42
ufs_qcom_phy_calibration	,	V_2
udelay	,	F_38
"%s: rx_iface_clk enable failed %d. disabling also tx_iface_clk\n"	,	L_32
"%s: is_physical_coding_sublayer_ready() callback is not supported\n"	,	L_37
platform_device	,	V_19
phy	,	V_17
"%s: start_serdes() callback is not supported\n"	,	L_33
dev_ref_clk_ctrl_mmio	,	V_27
"vddp-ref-clk"	,	L_22
minor	,	V_80
ufs_qcom_phy_disable_iface_clk	,	F_43
ufs_qcom_phy_power_off	,	F_50
common_cfg	,	V_28
"ref_clk_parent"	,	L_14
tbl_A	,	V_3
ufs_qcom_phy_disable_ref_clk	,	F_35
tbl_B	,	V_5
pdev	,	V_20
ref_clk_src	,	V_43
"%s: ref_clk enable failed %d\n"	,	L_29
host_ctrl_rev_step	,	V_84
major	,	V_79
mb	,	F_4
reg	,	V_50
u32	,	T_1
generic_phy	,	V_18
ufs_qcom_phy_disable_dev_ref_clk	,	F_41
is_dev_ref_clk_enabled	,	V_71
"%s: %s disable failed, err=%d\n"	,	L_30
ret	,	V_9
res	,	V_24
"qcom,msm8996-ufs-phy-qmp-14nm"	,	L_10
"vdda-phy"	,	L_21
resource	,	V_23
ufs_qcom_phy_disable_vreg	,	F_33
"ref_clk_src"	,	L_13
max_uA	,	V_51
"%s: ioremap for phy_mem resource failed %d\n"	,	L_4
PTR_ERR	,	F_11
ufs_qcom_phy_cfg_vreg	,	F_25
"failed to get %s err %d"	,	L_9
rx_iface_clk	,	V_42
max_uV	,	V_52
VDDA_PLL_MIN_UV	,	V_55
readl_relaxed	,	F_37
"%s: set_tx_lane_enable() callback is not supported\n"	,	L_34
"%s: enable failed, err=%d\n"	,	L_26
of_phy_simple_xlate	,	V_34
regulator_set_voltage	,	F_26
name	,	V_35
"%s: failed to create phy %d\n"	,	L_8
regulator	,	V_64
host_ctrl_rev_minor	,	V_83
phy_spec_ops	,	V_32
tx_lanes	,	V_77
ufs_qcom_phy_set_tx_lane_enable	,	F_45
vdda_pll	,	V_60
host_ctrl_rev_major	,	V_82
ufs_qcom_phy_calibrate	,	F_1
ufs_qcom_phy_specific_ops	,	V_31
ufs_qcom_phy_start_serdes	,	F_44
VDDA_PLL_MAX_UV	,	V_53
"%s: %s is mandatory\n"	,	L_19
"%s: %s set voltage failed, err=%d\n"	,	L_23
dev_err	,	F_2
out_disable_iface_clk	,	V_91
is_iface_clk_enabled	,	V_74
out_disable_pll	,	V_90
ufs_qcom_phy_base_init	,	F_7
clk_out	,	V_37
out_disable_parent	,	V_69
"%s enable phy ref clock failed, err=%d\n"	,	L_41
IORESOURCE_MEM	,	V_26
ufs_qcom_phy_calibrate_phy	,	F_47
ref_clk	,	V_45
on	,	V_63
temp	,	V_72
devm_clk_get	,	F_16
vddp_ref_clk	,	V_62
platform_get_resource_byname	,	F_8
is_rate_B	,	V_7
out_disable_src	,	V_68
"%s: failed to register phy %d\n"	,	L_7
clk_disable_unprepare	,	F_32
ufs_qcom_phy_enable_dev_ref_clk	,	F_40
calibrate_phy	,	V_85
phy_ops	,	V_29
ufs_qcom_phy_clk_get	,	F_17
mmio	,	V_15
ufs_qcom_phy_save_controller_version	,	F_46
regulator_enable	,	F_29
step	,	V_81
"%s enable vdda_pll failed, err=%d\n"	,	L_39
"failed to get %s, %d\n"	,	L_16
IS_ERR	,	F_10
