{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731956574867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731956574867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 16:02:54 2024 " "Processing started: Mon Nov 18 16:02:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731956574867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956574867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off motherboard -c motherboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off motherboard -c motherboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956574867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731956575365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731956575366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motherboard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file motherboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 motherboard " "Found entity 1: motherboard" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956583449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "motherboard " "Elaborating entity \"motherboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731956583536 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "e " "Converted elements in bus name \"e\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[0\] e0 " "Converted element name(s) from \"e\[0\]\" to \"e0\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 512 104 136 536 "e\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583537 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[1\] e1 " "Converted element name(s) from \"e\[1\]\" to \"e1\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 544 104 146 568 "e\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583537 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[2\] e2 " "Converted element name(s) from \"e\[2\]\" to \"e2\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 576 104 143 600 "e\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583537 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[3\] e3 " "Converted element name(s) from \"e\[3\]\" to \"e3\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 608 104 140 632 "e\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583537 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[4\] e4 " "Converted element name(s) from \"e\[4\]\" to \"e4\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 640 104 140 664 "e\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583537 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[5\] e5 " "Converted element name(s) from \"e\[5\]\" to \"e5\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 672 104 143 696 "e\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583537 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[6\] e6 " "Converted element name(s) from \"e\[6\]\" to \"e6\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 704 104 144 728 "e\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583537 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[7\] e7 " "Converted element name(s) from \"e\[7\]\" to \"e7\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 736 104 146 760 "e\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583537 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[7..0\] e7..0 " "Converted element name(s) from \"e\[7..0\]\" to \"e7..0\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 328 480 544 352 "e\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583537 ""}  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 512 104 136 536 "e\[0\]" "" } { 544 104 146 568 "e\[1\]" "" } { 576 104 143 600 "e\[2\]" "" } { 608 104 140 632 "e\[3\]" "" } { 640 104 140 664 "e\[4\]" "" } { 672 104 143 696 "e\[5\]" "" } { 704 104 144 728 "e\[6\]" "" } { 736 104 146 760 "e\[7\]" "" } { 328 480 544 352 "e\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1731956583537 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aula04.bdf 1 1 " "Using design file aula04.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula04 " "Found entity 1: aula04" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956583546 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731956583546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula04 aula04:inst2 " "Elaborating entity \"aula04\" for hierarchy \"aula04:inst2\"" {  } { { "motherboard.bdf" "inst2" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { -232 1248 1392 -72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956583547 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst21 " "Block or symbol \"OR4\" of instance \"inst21\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { { 2040 416 480 2120 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731956583548 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst64 " "Block or symbol \"NOT\" of instance \"inst64\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { { 960 176 224 992 "inst64" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731956583548 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst71 " "Block or symbol \"NOT\" of instance \"inst71\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { { 1232 72 120 1264 "inst71" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731956583548 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst76 " "Block or symbol \"NOT\" of instance \"inst76\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { { 1400 160 208 1432 "inst76" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731956583549 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst78 " "Block or symbol \"NOT\" of instance \"inst78\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { { 1432 240 288 1464 "inst78" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731956583549 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.vhd 2 1 " "Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-main " "Found design unit 1: cpu-main" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956583898 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956583898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731956583898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst1\"" {  } { { "motherboard.bdf" "inst1" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 272 544 768 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956583904 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "SUPERIOR cpu.vhd(767) " "VHDL Variable Declaration warning at cpu.vhd(767): used initial value expression for variable \"SUPERIOR\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 767 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "INFERIOR cpu.vhd(768) " "VHDL Variable Declaration warning at cpu.vhd(768): used initial value expression for variable \"INFERIOR\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 768 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "X_SOMA cpu.vhd(769) " "VHDL Variable Declaration warning at cpu.vhd(769): used initial value expression for variable \"X_SOMA\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 769 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Y_SOMA cpu.vhd(770) " "VHDL Variable Declaration warning at cpu.vhd(770): used initial value expression for variable \"Y_SOMA\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 770 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_ULA cpu.vhd(785) " "VHDL Process Statement warning at cpu.vhd(785): signal \"INIT_ULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(786) " "VHDL Process Statement warning at cpu.vhd(786): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(803) " "VHDL Process Statement warning at cpu.vhd(803): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(834) " "VHDL Process Statement warning at cpu.vhd(834): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(837) " "VHDL Process Statement warning at cpu.vhd(837): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 837 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(840) " "VHDL Process Statement warning at cpu.vhd(840): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 840 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(844) " "VHDL Process Statement warning at cpu.vhd(844): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 844 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(848) " "VHDL Process Statement warning at cpu.vhd(848): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 848 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRover cpu.vhd(763) " "VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable \"FRover\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRzero cpu.vhd(763) " "VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable \"FRzero\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRmaior cpu.vhd(763) " "VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable \"FRmaior\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRmenor cpu.vhd(763) " "VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable \"FRmenor\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT cpu.vhd(763) " "VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable \"RESULT\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] cpu.vhd(763) " "Inferred latch for \"RESULT\[0\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583909 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] cpu.vhd(763) " "Inferred latch for \"RESULT\[1\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583910 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] cpu.vhd(763) " "Inferred latch for \"RESULT\[2\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583910 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] cpu.vhd(763) " "Inferred latch for \"RESULT\[3\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583910 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] cpu.vhd(763) " "Inferred latch for \"RESULT\[4\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583910 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] cpu.vhd(763) " "Inferred latch for \"RESULT\[5\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583910 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] cpu.vhd(763) " "Inferred latch for \"RESULT\[6\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583910 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] cpu.vhd(763) " "Inferred latch for \"RESULT\[7\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583910 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRmenor cpu.vhd(763) " "Inferred latch for \"FRmenor\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583910 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRmaior cpu.vhd(763) " "Inferred latch for \"FRmaior\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583910 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRzero cpu.vhd(763) " "Inferred latch for \"FRzero\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583910 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRover cpu.vhd(763) " "Inferred latch for \"FRover\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956583910 "|motherboard|cpu:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "ram256x8.vhd 2 1 " "Using design file ram256x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x8-SYN " "Found design unit 1: ram256x8-SYN" {  } { { "ram256x8.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956583918 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram256x8 " "Found entity 1: ram256x8" {  } { { "ram256x8.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956583918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731956583918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram256x8 cpu:inst1\|ram256x8:ram_instance " "Elaborating entity \"ram256x8\" for hierarchy \"cpu:inst1\|ram256x8:ram_instance\"" {  } { { "cpu.vhd" "ram_instance" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956583918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "altsyncram_component" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956583975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956583990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram256X8.mif " "Parameter \"init_file\" = \"ram256X8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956583990 ""}  } { { "ram256x8.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731956583990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3o04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3o04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3o04 " "Found entity 1: altsyncram_3o04" {  } { { "db/altsyncram_3o04.tdf" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/db/altsyncram_3o04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956584034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956584034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3o04 cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_3o04:auto_generated " "Elaborating entity \"altsyncram_3o04\" for hierarchy \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_3o04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956584035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|FRmaior " "Latch cpu:inst1\|FRmaior has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|INIT_ULA " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|INIT_ULA" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584924 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|FRzero " "Latch cpu:inst1\|FRzero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|INIT_ULA " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|INIT_ULA" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584924 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|FRover " "Latch cpu:inst1\|FRover has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|INIT_ULA " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|INIT_ULA" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584924 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|FRmenor " "Latch cpu:inst1\|FRmenor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|INIT_ULA " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|INIT_ULA" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584924 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[3\] " "Latch cpu:inst1\|RESULT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584924 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[2\] " "Latch cpu:inst1\|RESULT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584924 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[1\] " "Latch cpu:inst1\|RESULT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584924 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[0\] " "Latch cpu:inst1\|RESULT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584924 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[7\] " "Latch cpu:inst1\|RESULT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584924 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[6\] " "Latch cpu:inst1\|RESULT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584924 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[5\] " "Latch cpu:inst1\|RESULT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584925 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[4\] " "Latch cpu:inst1\|RESULT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956584925 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956584925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731956585205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731956585644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956585644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "388 " "Implemented 388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731956585699 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731956585699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Implemented 318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731956585699 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731956585699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731956585699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731956585713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 16:03:05 2024 " "Processing ended: Mon Nov 18 16:03:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731956585713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731956585713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731956585713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956585713 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731956586977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731956586977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 16:03:06 2024 " "Processing started: Mon Nov 18 16:03:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731956586977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731956586977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off motherboard -c motherboard " "Command: quartus_fit --read_settings_files=off --write_settings_files=off motherboard -c motherboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731956586978 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731956587067 ""}
{ "Info" "0" "" "Project  = motherboard" {  } {  } 0 0 "Project  = motherboard" 0 0 "Fitter" 0 0 1731956587067 ""}
{ "Info" "0" "" "Revision = motherboard" {  } {  } 0 0 "Revision = motherboard" 0 0 "Fitter" 0 0 1731956587067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731956587196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731956587196 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "motherboard 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"motherboard\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731956587206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731956587241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731956587241 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731956587462 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731956587491 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731956587592 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731956587597 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1731956591681 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 117 global CLKCTRL_G6 " "clk~inputCLKENA0 with 117 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1731956591795 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1731956591795 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1731956591795 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_M6 " "Refclk input I/O pad clk is placed onto PIN_M6" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1731956591795 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1731956591795 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1731956591795 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731956591795 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731956591800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731956591801 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731956591802 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731956591802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731956591803 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731956591803 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1731956592618 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "motherboard.sdc " "Synopsys Design Constraints File file not found: 'motherboard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731956592618 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731956592619 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731956592623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1731956592624 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731956592624 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731956592656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1731956592657 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731956592657 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731956592711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731956594964 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1731956595211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731956596662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731956598145 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731956599267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731956599268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731956600589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731956603115 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731956603115 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1731956609531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731956611096 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731956611096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731956611101 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731956612928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731956612942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731956613437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731956613437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731956613904 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731956616422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/output_files/motherboard.fit.smsg " "Generated suppressed messages file C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/output_files/motherboard.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731956616706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6298 " "Peak virtual memory: 6298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731956617183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 16:03:37 2024 " "Processing ended: Mon Nov 18 16:03:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731956617183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731956617183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731956617183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731956617183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731956618277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731956618278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 16:03:38 2024 " "Processing started: Mon Nov 18 16:03:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731956618278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731956618278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off motherboard -c motherboard " "Command: quartus_asm --read_settings_files=off --write_settings_files=off motherboard -c motherboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731956618278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1731956618946 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731956621178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731956621395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 16:03:41 2024 " "Processing ended: Mon Nov 18 16:03:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731956621395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731956621395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731956621395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731956621395 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731956622012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731956622571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731956622572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 16:03:42 2024 " "Processing started: Mon Nov 18 16:03:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731956622572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731956622572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta motherboard -c motherboard " "Command: quartus_sta motherboard -c motherboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731956622572 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731956622662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731956623189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731956623189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956623225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956623225 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1731956623516 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "motherboard.sdc " "Synopsys Design Constraints File file not found: 'motherboard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1731956623556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956623556 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731956623557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:inst1\|INIT_ULA cpu:inst1\|INIT_ULA " "create_clock -period 1.000 -name cpu:inst1\|INIT_ULA cpu:inst1\|INIT_ULA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731956623557 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731956623557 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731956623559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731956623560 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731956623560 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731956623569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731956623604 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731956623604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.139 " "Worst-case setup slack is -12.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.139            -133.503 cpu:inst1\|INIT_ULA  " "  -12.139            -133.503 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.167            -549.899 clk  " "  -10.167            -549.899 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956623609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.568 " "Worst-case hold slack is -5.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.568             -19.000 clk  " "   -5.568             -19.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 cpu:inst1\|INIT_ULA  " "    1.003               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956623614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731956623622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731956623626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -193.401 clk  " "   -2.636            -193.401 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 cpu:inst1\|INIT_ULA  " "    0.210               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956623633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956623633 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731956623642 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731956623642 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731956623645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731956623748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731956624946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731956625016 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731956625025 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731956625025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.100 " "Worst-case setup slack is -12.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.100            -132.864 cpu:inst1\|INIT_ULA  " "  -12.100            -132.864 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.501            -521.895 clk  " "   -9.501            -521.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956625030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.412 " "Worst-case hold slack is -5.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.412             -20.592 clk  " "   -5.412             -20.592 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 cpu:inst1\|INIT_ULA  " "    1.043               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956625034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731956625042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731956625045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -191.296 clk  " "   -2.636            -191.296 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 cpu:inst1\|INIT_ULA  " "    0.238               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956625053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956625053 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731956625060 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731956625060 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731956625069 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731956625224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731956626339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731956626402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731956626405 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731956626405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.647 " "Worst-case setup slack is -5.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.647             -61.395 cpu:inst1\|INIT_ULA  " "   -5.647             -61.395 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.216            -240.253 clk  " "   -5.216            -240.253 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956626407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.042 " "Worst-case hold slack is -3.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.042              -9.303 clk  " "   -3.042              -9.303 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 cpu:inst1\|INIT_ULA  " "    0.524               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956626415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731956626420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731956626430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -113.916 clk  " "   -2.174            -113.916 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 cpu:inst1\|INIT_ULA  " "    0.221               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956626434 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731956626444 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731956626444 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731956626447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731956626697 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731956626699 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731956626699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.329 " "Worst-case setup slack is -5.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.329             -58.292 cpu:inst1\|INIT_ULA  " "   -5.329             -58.292 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.354            -201.004 clk  " "   -4.354            -201.004 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956626703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.026 " "Worst-case hold slack is -3.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.026             -11.794 clk  " "   -3.026             -11.794 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 cpu:inst1\|INIT_ULA  " "    0.507               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956626711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731956626714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731956626721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -113.762 clk  " "   -2.174            -113.762 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 cpu:inst1\|INIT_ULA  " "    0.267               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731956626724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731956626724 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731956626733 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731956626733 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731956628279 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731956628280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5108 " "Peak virtual memory: 5108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731956628340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 16:03:48 2024 " "Processing ended: Mon Nov 18 16:03:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731956628340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731956628340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731956628340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731956628340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1731956629427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731956629427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 16:03:49 2024 " "Processing started: Mon Nov 18 16:03:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731956629427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731956629427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off motherboard -c motherboard " "Command: quartus_eda --read_settings_files=off --write_settings_files=off motherboard -c motherboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731956629428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1731956630204 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "motherboard.vo C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/simulation/modelsim/ simulation " "Generated file motherboard.vo in folder \"C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1731956630295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731956630339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 16:03:50 2024 " "Processing ended: Mon Nov 18 16:03:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731956630339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731956630339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731956630339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731956630339 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus Prime Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731956631002 ""}
