C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/axi_sideband_util_v1_0_11
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap axi_sideband_util_v1_0_11 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/axi_sideband_util_v1_0_11
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L smartconnect_v1_0 -L axi_sideband_util_v1_0_11 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work axi_sideband_util_v1_0_11 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/axi_sideband_util_v1_0_11/.cxl.systemverilog.axi_sideband_util_v1_0_11.axi_sideband_util_v1_0_11.nt64.cmf
