Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jul 31 16:45:59 2024
| Host         : 8MP4WT3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file show_clock_methodology_drc_routed.rpt -pb show_clock_methodology_drc_routed.pb -rpx show_clock_methodology_drc_routed.rpx
| Design       : show_clock
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 50         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTN[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTN[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTN[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on BTN[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on D0_AN[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on D0_AN[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on D0_AN[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on D0_AN[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[4] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[5] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[6] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[7] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on D1_AN[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on D1_AN[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on D1_AN[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on D1_AN[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[4] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[5] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[6] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[7] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on RGB0[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on RGB0[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on RGB0[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on RGB1[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on RGB1[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on RGB1[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>


