library ieee;
use ieee.std_logic_1164.all;

entity enableSignal is
Port(

);
end enableSignal;

architecture sol of enableSignal is

begin

end sol;