[#xtheadmemidx-insns-srw,reftext=Store indexed word]
==== th.srw

Synopsis::
Store indexed word.

Mnemonic::
th.srw _rd_, _rs1_, _rs2_, _imm2_

Encoding::
[wavedrom, , svg]
....
{reg:[
    { bits:  7, name: 0xb, attr: ['custom-0, 32 bit'] },
    { bits:  5, name: 'rd' },
    { bits:  3, name: 0x5, attr: ['Mem-Store'] },
    { bits:  5, name: 'rs1' },
    { bits:  5, name: 'rs2' },
    { bits:  2, name: 'imm2' },
    { bits:  5, name: 0x08 },
]}
....

Description::
This instruction stores a 32-bit value from the GP register _rd_ to the address _rs1_ + (_rs2_ << _imm2_).

Operation::
[source,sail]
--
addr := rs1 + (rs2 << imm2)
mem[addr+3:addr] := rd
--

Permission::
This instruction can be executed in all privilege levels.

Exceptions::
This instruction triggers the same exceptions that a corresponding `SW` instruction would trigger.

Included in::
[%header]
|===
|Extension

|XTheadMemIdx (<<#xtheadmemidx>>)
|===
