s clk_divider/clk_out1         in13[0]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1         in13[1]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1         in13[2]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1         in13[3]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1         in13[4]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1         in13[5]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1         in13[6]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1         in13[7]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1         in13[8]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1         in13[9]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1        in13[10]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1        in13[11]       6040 -2147483648 -2147483648       6040
s clk_divider/clk_out1             in1      10690 -2147483648 -2147483648      10690
s clk_divider/clk_out1            btnr      12180 -2147483648 -2147483648      12180
s clk_divider/clk_out1            btnl      12180 -2147483648 -2147483648      12180
s clk_divider/clk_out1            btnu      12180 -2147483648 -2147483648      12180
s clk_divider/clk_out1            btnc      12180 -2147483648 -2147483648      12180
s clk_divider/clk_out1            btnd      12180 -2147483648 -2147483648      12180
s clk_divider/clk_out1    score_out[0]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1    score_out[1]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1    score_out[2]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1    score_out[3]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1    score_out[4]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1    score_out[5]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1    score_out[6]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1    score_out[7]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1    score_out[8]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1    score_out[9]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[10]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[11]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[12]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[13]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[14]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[15]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[16]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[17]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[18]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1   score_out[19]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1   score_out[20]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[21]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[22]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1   score_out[23]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1   score_out[24]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[25]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[26]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[27]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[28]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[29]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[30]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[31]      15640 -2147483648 -2147483648      15640
t clk_divider/clk_out1          vga_vs       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1          vga_hs       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1        vga_b[0]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_b[1]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_b[2]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_b[3]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_g[0]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_g[1]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_g[2]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_g[3]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_r[0]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_r[1]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_r[2]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_r[3]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1           right       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1           right      12290 -2147483648 -2147483648      12290
t clk_divider/clk_out1            left       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1            left      12290 -2147483648 -2147483648      12290
t clk_divider/clk_out1           shoot       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1           shoot       4390 -2147483648 -2147483648       4390
t clk_divider/clk_out1           reset       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1           reset      12290 -2147483648 -2147483648      12290
t clk_divider/clk_out1   vcount_out[0]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[0]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   vcount_out[1]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[1]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   vcount_out[2]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[2]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   vcount_out[3]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[3]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   vcount_out[4]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[4]      15540 -2147483648 -2147483648      15540
t clk_divider/clk_out1   vcount_out[5]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[5]      15540 -2147483648 -2147483648      15540
t clk_divider/clk_out1   vcount_out[6]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[6]      15540 -2147483648 -2147483648      15540
t clk_divider/clk_out1   vcount_out[7]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[7]      15540 -2147483648 -2147483648      15540
t clk_divider/clk_out1   vcount_out[8]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[8]      15540 -2147483648 -2147483648      15540
t clk_divider/clk_out1   vcount_out[9]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[9]      12340 -2147483648 -2147483648      12340
t clk_divider/clk_out1   hcount_out[0]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[0]      24130 -2147483648 -2147483648      24130
t clk_divider/clk_out1   hcount_out[1]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[1]      24130 -2147483648 -2147483648      24130
t clk_divider/clk_out1   hcount_out[2]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[2]      22530 -2147483648 -2147483648      22530
t clk_divider/clk_out1   hcount_out[3]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[3]      22530 -2147483648 -2147483648      22530
t clk_divider/clk_out1   hcount_out[4]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[4]      22530 -2147483648 -2147483648      22530
t clk_divider/clk_out1   hcount_out[5]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[5]      20930 -2147483648 -2147483648      20930
t clk_divider/clk_out1   hcount_out[6]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[6]      20930 -2147483648 -2147483648      20930
t clk_divider/clk_out1   hcount_out[7]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[7]      17140 -2147483648 -2147483648      17140
t clk_divider/clk_out1   hcount_out[8]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[8]      17470 -2147483648 -2147483648      17470
t clk_divider/clk_out1   hcount_out[9]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[9]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1  hcount_out[10]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1  hcount_out[10]      18740 -2147483648 -2147483648      18740
c clk_divider/clk_out1             CLK          0          0 -2147483648 -2147483648
t clk_divider/clk_out1           an[0]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[1]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[2]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[3]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[4]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[5]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[6]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[7]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[0]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[1]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[2]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[3]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[4]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[5]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[6]       3030 -2147483648 -2147483648       3030
