

================================================================
== Vitis HLS Report for 'mem_streaming_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Mon May 27 19:22:00 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        axi_port_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |        6|        6|         3|          1|          1|     5|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln9_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln9"   --->   Operation 7 'read' 'sext_ln9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln9_cast = sext i59 %sext_ln9_read"   --->   Operation 8 'sext' 'sext_ln9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln9 = store i3 0, i3 %i" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 10 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_12_2.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %in_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%icmp_ln9 = icmp_eq  i3 %i_1, i3 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 14 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%add_ln9 = add i3 %i_1, i3 1" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 15 'add' 'add_ln9' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %VITIS_LOOP_12_2.i.split, void %for.body.i.preheader.exitStub" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 16 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln9 = store i3 %add_ln9, i3 %i" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 17 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i256 %in_r, i64 %sext_ln9_cast" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 18 'getelementptr' 'in_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (7.30ns)   --->   "%in_r_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %in_r_addr" [axi_port_fixed_point/utils.cpp:11->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 19 'read' 'in_r_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 15, i32 0" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 31, i32 16" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 21 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 47, i32 32" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 22 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 63, i32 48" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 23 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 79, i32 64" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 24 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 95, i32 80" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 25 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 111, i32 96" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 26 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 127, i32 112" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 27 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 143, i32 128" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 28 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 159, i32 144" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 29 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 30 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 32 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_1, i1 0" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %shl_ln" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 34 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%data_buf_addr = getelementptr i16 %data_buf, i64 0, i64 %zext_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 35 'getelementptr' 'data_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_buf_1_addr = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 36 'getelementptr' 'data_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_buf_2_addr = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 37 'getelementptr' 'data_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%data_buf_3_addr = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 38 'getelementptr' 'data_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%data_buf_4_addr = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 39 'getelementptr' 'data_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln14 = or i4 %shl_ln, i4 1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 40 'or' 'or_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i4 %or_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 41 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%data_buf_addr_1 = getelementptr i16 %data_buf, i64 0, i64 %zext_ln14_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 42 'getelementptr' 'data_buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_buf_1_addr_1 = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln14_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 43 'getelementptr' 'data_buf_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%data_buf_2_addr_1 = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln14_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 44 'getelementptr' 'data_buf_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%data_buf_3_addr_1 = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln14_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 45 'getelementptr' 'data_buf_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%data_buf_4_addr_1 = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln14_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 46 'getelementptr' 'data_buf_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp, i4 %data_buf_addr" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 47 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 48 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_1, i4 %data_buf_1_addr" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 48 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_2, i4 %data_buf_2_addr" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 49 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 50 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_3, i4 %data_buf_3_addr" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 50 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 51 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_4, i4 %data_buf_4_addr" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 51 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 52 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_5, i4 %data_buf_addr_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 52 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_6, i4 %data_buf_1_addr_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 53 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 54 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_7, i4 %data_buf_2_addr_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 54 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_8, i4 %data_buf_3_addr_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 55 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 56 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_9, i4 %data_buf_4_addr_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 56 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln9 = br void %VITIS_LOOP_12_2.i" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 57 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.527ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln9', axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15) of constant 0 on local variable 'i', axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15 [12]  (0.427 ns)
	'load' operation 3 bit ('i', axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15) on local variable 'i', axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln9', axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15) [17]  (0.673 ns)
	'store' operation 0 bit ('store_ln9', axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15) of variable 'add_ln9', axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15 on local variable 'i', axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15 [60]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 256 bit ('in_r_addr', axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15) [21]  (0.000 ns)
	bus read operation ('in_r_addr_read', axi_port_fixed_point/utils.cpp:11->axi_port_fixed_point/mem_streaming.cpp:15) on port 'in_r' (axi_port_fixed_point/utils.cpp:11->axi_port_fixed_point/mem_streaming.cpp:15) [25]  (7.300 ns)

 <State 3>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('data_buf_addr', axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15) [29]  (0.000 ns)
	'store' operation 0 bit ('store_ln14', axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15) of variable 'tmp', axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15 on array 'data_buf' [50]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
