#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020c401c49c0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000020c40284880_0 .net "PC", 31 0, v0000020c40281c00_0;  1 drivers
v0000020c40284920_0 .var "clk", 0 0;
v0000020c40284c40_0 .net "clkout", 0 0, L_0000020c402831d0;  1 drivers
v0000020c402850a0_0 .net "cycles_consumed", 31 0, v0000020c40283fc0_0;  1 drivers
v0000020c40284ce0_0 .var "rst", 0 0;
S_0000020c401e0b80 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000020c401c49c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000020c401e0d10 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c401e0d48 .param/l "add" 0 4 5, C4<100000>;
P_0000020c401e0d80 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c401e0db8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c401e0df0 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c401e0e28 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c401e0e60 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c401e0e98 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c401e0ed0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c401e0f08 .param/l "j" 0 4 12, C4<000010>;
P_0000020c401e0f40 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c401e0f78 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c401e0fb0 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c401e0fe8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c401e1020 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c401e1058 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c401e1090 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c401e10c8 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c401e1100 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c401e1138 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c401e1170 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c401e11a8 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c401e11e0 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c401e1218 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c401e1250 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c401e1288 .param/l "xori" 0 4 8, C4<001110>;
L_0000020c40283390 .functor NOT 1, v0000020c40284ce0_0, C4<0>, C4<0>, C4<0>;
L_0000020c40283a90 .functor NOT 1, v0000020c40284ce0_0, C4<0>, C4<0>, C4<0>;
L_0000020c40282e50 .functor NOT 1, v0000020c40284ce0_0, C4<0>, C4<0>, C4<0>;
L_0000020c40283080 .functor NOT 1, v0000020c40284ce0_0, C4<0>, C4<0>, C4<0>;
L_0000020c40283710 .functor NOT 1, v0000020c40284ce0_0, C4<0>, C4<0>, C4<0>;
L_0000020c40282d00 .functor NOT 1, v0000020c40284ce0_0, C4<0>, C4<0>, C4<0>;
L_0000020c402838d0 .functor NOT 1, v0000020c40284ce0_0, C4<0>, C4<0>, C4<0>;
L_0000020c40283160 .functor NOT 1, v0000020c40284ce0_0, C4<0>, C4<0>, C4<0>;
L_0000020c402831d0 .functor OR 1, v0000020c40284920_0, v0000020c401c9e00_0, C4<0>, C4<0>;
L_0000020c40283320 .functor OR 1, L_0000020c402ded00, L_0000020c402df980, C4<0>, C4<0>;
L_0000020c40283240 .functor AND 1, L_0000020c402dfb60, L_0000020c402df660, C4<1>, C4<1>;
L_0000020c40283940 .functor NOT 1, v0000020c40284ce0_0, C4<0>, C4<0>, C4<0>;
L_0000020c402834e0 .functor OR 1, L_0000020c402df840, L_0000020c402e01a0, C4<0>, C4<0>;
L_0000020c402836a0 .functor OR 1, L_0000020c402834e0, L_0000020c402df8e0, C4<0>, C4<0>;
L_0000020c40282f30 .functor OR 1, L_0000020c402de6c0, L_0000020c402de760, C4<0>, C4<0>;
L_0000020c402837f0 .functor AND 1, L_0000020c402de580, L_0000020c40282f30, C4<1>, C4<1>;
L_0000020c40283550 .functor OR 1, L_0000020c402e54a0, L_0000020c402e50e0, C4<0>, C4<0>;
L_0000020c402835c0 .functor AND 1, L_0000020c402e5400, L_0000020c40283550, C4<1>, C4<1>;
L_0000020c40283860 .functor NOT 1, L_0000020c402831d0, C4<0>, C4<0>, C4<0>;
v0000020c40281e80_0 .net "ALUOp", 3 0, v0000020c401c9d60_0;  1 drivers
v0000020c402822e0_0 .net "ALUResult", 31 0, v0000020c40282560_0;  1 drivers
v0000020c40281f20_0 .net "ALUSrc", 0 0, v0000020c401cab20_0;  1 drivers
v0000020c40282100_0 .net "ALUin2", 31 0, L_0000020c402e6080;  1 drivers
v0000020c401f9a80_0 .net "MemReadEn", 0 0, v0000020c401cac60_0;  1 drivers
v0000020c401f9760_0 .net "MemWriteEn", 0 0, v0000020c401cada0_0;  1 drivers
v0000020c401f9800_0 .net "MemtoReg", 0 0, v0000020c401ca440_0;  1 drivers
v0000020c401f9da0_0 .net "PC", 31 0, v0000020c40281c00_0;  alias, 1 drivers
v0000020c401f9620_0 .net "PCPlus1", 31 0, L_0000020c402def80;  1 drivers
v0000020c401fad40_0 .net "PCsrc", 0 0, v0000020c40281a20_0;  1 drivers
v0000020c401f9bc0_0 .net "RegDst", 0 0, v0000020c401cb520_0;  1 drivers
v0000020c401f9c60_0 .net "RegWriteEn", 0 0, v0000020c401c9c20_0;  1 drivers
v0000020c401f9d00_0 .net "WriteRegister", 4 0, L_0000020c402de9e0;  1 drivers
v0000020c401f93a0_0 .net *"_ivl_0", 0 0, L_0000020c40283390;  1 drivers
L_0000020c402864c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c401faca0_0 .net/2u *"_ivl_10", 4 0, L_0000020c402864c0;  1 drivers
L_0000020c402868b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fa2a0_0 .net *"_ivl_101", 15 0, L_0000020c402868b0;  1 drivers
v0000020c401fa7a0_0 .net *"_ivl_102", 31 0, L_0000020c402dfd40;  1 drivers
L_0000020c402868f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401faf20_0 .net *"_ivl_105", 25 0, L_0000020c402868f8;  1 drivers
L_0000020c40286940 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401f96c0_0 .net/2u *"_ivl_106", 31 0, L_0000020c40286940;  1 drivers
v0000020c401fae80_0 .net *"_ivl_108", 0 0, L_0000020c402dfb60;  1 drivers
L_0000020c40286988 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020c401faac0_0 .net/2u *"_ivl_110", 5 0, L_0000020c40286988;  1 drivers
v0000020c401fb1a0_0 .net *"_ivl_112", 0 0, L_0000020c402df660;  1 drivers
v0000020c401fa520_0 .net *"_ivl_115", 0 0, L_0000020c40283240;  1 drivers
v0000020c401f9e40_0 .net *"_ivl_116", 47 0, L_0000020c402df3e0;  1 drivers
L_0000020c402869d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fa480_0 .net *"_ivl_119", 15 0, L_0000020c402869d0;  1 drivers
L_0000020c40286508 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c401fade0_0 .net/2u *"_ivl_12", 5 0, L_0000020c40286508;  1 drivers
v0000020c401f9ee0_0 .net *"_ivl_120", 47 0, L_0000020c402dec60;  1 drivers
L_0000020c40286a18 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401f9f80_0 .net *"_ivl_123", 15 0, L_0000020c40286a18;  1 drivers
v0000020c401f9440_0 .net *"_ivl_125", 0 0, L_0000020c402dfde0;  1 drivers
v0000020c401fafc0_0 .net *"_ivl_126", 31 0, L_0000020c402de8a0;  1 drivers
v0000020c401fa340_0 .net *"_ivl_128", 47 0, L_0000020c402df020;  1 drivers
v0000020c401fa840_0 .net *"_ivl_130", 47 0, L_0000020c402df0c0;  1 drivers
v0000020c401faa20_0 .net *"_ivl_132", 47 0, L_0000020c402df160;  1 drivers
v0000020c401fa5c0_0 .net *"_ivl_134", 47 0, L_0000020c402dfe80;  1 drivers
v0000020c401f98a0_0 .net *"_ivl_14", 0 0, L_0000020c40284b00;  1 drivers
v0000020c401fb060_0 .net *"_ivl_140", 0 0, L_0000020c40283940;  1 drivers
L_0000020c40286aa8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fa020_0 .net/2u *"_ivl_142", 31 0, L_0000020c40286aa8;  1 drivers
L_0000020c40286b80 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000020c401fa660_0 .net/2u *"_ivl_146", 5 0, L_0000020c40286b80;  1 drivers
v0000020c401f9940_0 .net *"_ivl_148", 0 0, L_0000020c402df840;  1 drivers
L_0000020c40286bc8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000020c401fa700_0 .net/2u *"_ivl_150", 5 0, L_0000020c40286bc8;  1 drivers
v0000020c401fb240_0 .net *"_ivl_152", 0 0, L_0000020c402e01a0;  1 drivers
v0000020c401fa3e0_0 .net *"_ivl_155", 0 0, L_0000020c402834e0;  1 drivers
L_0000020c40286c10 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020c401f94e0_0 .net/2u *"_ivl_156", 5 0, L_0000020c40286c10;  1 drivers
v0000020c401fa0c0_0 .net *"_ivl_158", 0 0, L_0000020c402df8e0;  1 drivers
L_0000020c40286550 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020c401f99e0_0 .net/2u *"_ivl_16", 4 0, L_0000020c40286550;  1 drivers
v0000020c401fb100_0 .net *"_ivl_161", 0 0, L_0000020c402836a0;  1 drivers
L_0000020c40286c58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401f9b20_0 .net/2u *"_ivl_162", 15 0, L_0000020c40286c58;  1 drivers
v0000020c401fa160_0 .net *"_ivl_164", 31 0, L_0000020c402e0240;  1 drivers
v0000020c401fa8e0_0 .net *"_ivl_167", 0 0, L_0000020c402e02e0;  1 drivers
v0000020c401f9580_0 .net *"_ivl_168", 15 0, L_0000020c402e0380;  1 drivers
v0000020c401fa200_0 .net *"_ivl_170", 31 0, L_0000020c402de4e0;  1 drivers
v0000020c401fa980_0 .net *"_ivl_174", 31 0, L_0000020c402dea80;  1 drivers
L_0000020c40286ca0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fab60_0 .net *"_ivl_177", 25 0, L_0000020c40286ca0;  1 drivers
L_0000020c40286ce8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fac00_0 .net/2u *"_ivl_178", 31 0, L_0000020c40286ce8;  1 drivers
v0000020c401fc850_0 .net *"_ivl_180", 0 0, L_0000020c402de580;  1 drivers
L_0000020c40286d30 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fbf90_0 .net/2u *"_ivl_182", 5 0, L_0000020c40286d30;  1 drivers
v0000020c401fcdf0_0 .net *"_ivl_184", 0 0, L_0000020c402de6c0;  1 drivers
L_0000020c40286d78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c401fc2b0_0 .net/2u *"_ivl_186", 5 0, L_0000020c40286d78;  1 drivers
v0000020c401fc170_0 .net *"_ivl_188", 0 0, L_0000020c402de760;  1 drivers
v0000020c401fc990_0 .net *"_ivl_19", 4 0, L_0000020c40284f60;  1 drivers
v0000020c401fbdb0_0 .net *"_ivl_191", 0 0, L_0000020c40282f30;  1 drivers
v0000020c401fc030_0 .net *"_ivl_193", 0 0, L_0000020c402837f0;  1 drivers
L_0000020c40286dc0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c401fc8f0_0 .net/2u *"_ivl_194", 5 0, L_0000020c40286dc0;  1 drivers
v0000020c401fc3f0_0 .net *"_ivl_196", 0 0, L_0000020c402e5ea0;  1 drivers
L_0000020c40286e08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020c401fc7b0_0 .net/2u *"_ivl_198", 31 0, L_0000020c40286e08;  1 drivers
L_0000020c40286478 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fc0d0_0 .net/2u *"_ivl_2", 5 0, L_0000020c40286478;  1 drivers
v0000020c401fb630_0 .net *"_ivl_20", 4 0, L_0000020c40284d80;  1 drivers
v0000020c401fbe50_0 .net *"_ivl_200", 31 0, L_0000020c402e4960;  1 drivers
v0000020c401fcb70_0 .net *"_ivl_204", 31 0, L_0000020c402e4b40;  1 drivers
L_0000020c40286e50 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fb770_0 .net *"_ivl_207", 25 0, L_0000020c40286e50;  1 drivers
L_0000020c40286e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fcd50_0 .net/2u *"_ivl_208", 31 0, L_0000020c40286e98;  1 drivers
v0000020c401fc350_0 .net *"_ivl_210", 0 0, L_0000020c402e5400;  1 drivers
L_0000020c40286ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fce90_0 .net/2u *"_ivl_212", 5 0, L_0000020c40286ee0;  1 drivers
v0000020c401fc210_0 .net *"_ivl_214", 0 0, L_0000020c402e54a0;  1 drivers
L_0000020c40286f28 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c401fbef0_0 .net/2u *"_ivl_216", 5 0, L_0000020c40286f28;  1 drivers
v0000020c401fd070_0 .net *"_ivl_218", 0 0, L_0000020c402e50e0;  1 drivers
v0000020c401fc5d0_0 .net *"_ivl_221", 0 0, L_0000020c40283550;  1 drivers
v0000020c401fc490_0 .net *"_ivl_223", 0 0, L_0000020c402835c0;  1 drivers
L_0000020c40286f70 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c401fc530_0 .net/2u *"_ivl_224", 5 0, L_0000020c40286f70;  1 drivers
v0000020c401fc670_0 .net *"_ivl_226", 0 0, L_0000020c402e5540;  1 drivers
v0000020c401fd1b0_0 .net *"_ivl_228", 31 0, L_0000020c402e59a0;  1 drivers
v0000020c401fca30_0 .net *"_ivl_24", 0 0, L_0000020c40282e50;  1 drivers
L_0000020c40286598 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c401fd110_0 .net/2u *"_ivl_26", 4 0, L_0000020c40286598;  1 drivers
v0000020c401fb6d0_0 .net *"_ivl_29", 4 0, L_0000020c40285000;  1 drivers
v0000020c401fc710_0 .net *"_ivl_32", 0 0, L_0000020c40283080;  1 drivers
L_0000020c402865e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c401fcad0_0 .net/2u *"_ivl_34", 4 0, L_0000020c402865e0;  1 drivers
v0000020c401fd250_0 .net *"_ivl_37", 4 0, L_0000020c40283d40;  1 drivers
v0000020c401fba90_0 .net *"_ivl_40", 0 0, L_0000020c40283710;  1 drivers
L_0000020c40286628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fb3b0_0 .net/2u *"_ivl_42", 15 0, L_0000020c40286628;  1 drivers
v0000020c401fb450_0 .net *"_ivl_45", 15 0, L_0000020c402df520;  1 drivers
v0000020c401fcc10_0 .net *"_ivl_48", 0 0, L_0000020c40282d00;  1 drivers
v0000020c401fccb0_0 .net *"_ivl_5", 5 0, L_0000020c402849c0;  1 drivers
L_0000020c40286670 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fbb30_0 .net/2u *"_ivl_50", 36 0, L_0000020c40286670;  1 drivers
L_0000020c402866b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fcf30_0 .net/2u *"_ivl_52", 31 0, L_0000020c402866b8;  1 drivers
v0000020c401fcfd0_0 .net *"_ivl_55", 4 0, L_0000020c402dee40;  1 drivers
v0000020c401fb4f0_0 .net *"_ivl_56", 36 0, L_0000020c402debc0;  1 drivers
v0000020c401fb590_0 .net *"_ivl_58", 36 0, L_0000020c402dfca0;  1 drivers
v0000020c401fb810_0 .net *"_ivl_62", 0 0, L_0000020c402838d0;  1 drivers
L_0000020c40286700 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fb8b0_0 .net/2u *"_ivl_64", 5 0, L_0000020c40286700;  1 drivers
v0000020c401fbbd0_0 .net *"_ivl_67", 5 0, L_0000020c402df5c0;  1 drivers
v0000020c401fb950_0 .net *"_ivl_70", 0 0, L_0000020c40283160;  1 drivers
L_0000020c40286748 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fb9f0_0 .net/2u *"_ivl_72", 57 0, L_0000020c40286748;  1 drivers
L_0000020c40286790 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c401fbd10_0 .net/2u *"_ivl_74", 31 0, L_0000020c40286790;  1 drivers
v0000020c401fbc70_0 .net *"_ivl_77", 25 0, L_0000020c402deee0;  1 drivers
v0000020c402842e0_0 .net *"_ivl_78", 57 0, L_0000020c402df340;  1 drivers
v0000020c40284ba0_0 .net *"_ivl_8", 0 0, L_0000020c40283a90;  1 drivers
v0000020c40284e20_0 .net *"_ivl_80", 57 0, L_0000020c402dfc00;  1 drivers
L_0000020c402867d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020c402855a0_0 .net/2u *"_ivl_84", 31 0, L_0000020c402867d8;  1 drivers
L_0000020c40286820 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c40284060_0 .net/2u *"_ivl_88", 5 0, L_0000020c40286820;  1 drivers
v0000020c40284420_0 .net *"_ivl_90", 0 0, L_0000020c402ded00;  1 drivers
L_0000020c40286868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c40285320_0 .net/2u *"_ivl_92", 5 0, L_0000020c40286868;  1 drivers
v0000020c40285a00_0 .net *"_ivl_94", 0 0, L_0000020c402df980;  1 drivers
v0000020c40285460_0 .net *"_ivl_97", 0 0, L_0000020c40283320;  1 drivers
v0000020c40284100_0 .net *"_ivl_98", 47 0, L_0000020c402deda0;  1 drivers
v0000020c40285640_0 .net "adderResult", 31 0, L_0000020c402de940;  1 drivers
v0000020c40285140_0 .net "address", 31 0, L_0000020c402de800;  1 drivers
v0000020c40285aa0_0 .net "clk", 0 0, L_0000020c402831d0;  alias, 1 drivers
v0000020c40283fc0_0 .var "cycles_consumed", 31 0;
v0000020c402844c0_0 .net "extImm", 31 0, L_0000020c402deb20;  1 drivers
v0000020c402856e0_0 .net "funct", 5 0, L_0000020c402df2a0;  1 drivers
v0000020c402841a0_0 .net "hlt", 0 0, v0000020c401c9e00_0;  1 drivers
v0000020c40284240_0 .net "imm", 15 0, L_0000020c402dfa20;  1 drivers
v0000020c402851e0_0 .net "immediate", 31 0, L_0000020c402e4780;  1 drivers
v0000020c402846a0_0 .net "input_clk", 0 0, v0000020c40284920_0;  1 drivers
v0000020c40285280_0 .net "instruction", 31 0, L_0000020c402e0060;  1 drivers
v0000020c40284ec0_0 .net "memoryReadData", 31 0, v0000020c40280ee0_0;  1 drivers
v0000020c40283de0_0 .net "nextPC", 31 0, L_0000020c402df200;  1 drivers
v0000020c402847e0_0 .net "opcode", 5 0, L_0000020c40284a60;  1 drivers
v0000020c40285b40_0 .net "rd", 4 0, L_0000020c40285780;  1 drivers
v0000020c402853c0_0 .net "readData1", 31 0, L_0000020c40283400;  1 drivers
v0000020c40285960_0 .net "readData1_w", 31 0, L_0000020c402e63a0;  1 drivers
v0000020c40284380_0 .net "readData2", 31 0, L_0000020c40283470;  1 drivers
v0000020c40283e80_0 .net "rs", 4 0, L_0000020c402858c0;  1 drivers
v0000020c40284560_0 .net "rst", 0 0, v0000020c40284ce0_0;  1 drivers
v0000020c40284740_0 .net "rt", 4 0, L_0000020c40283f20;  1 drivers
v0000020c40285820_0 .net "shamt", 31 0, L_0000020c402df700;  1 drivers
v0000020c40284600_0 .net "wire_instruction", 31 0, L_0000020c402832b0;  1 drivers
v0000020c40285500_0 .net "writeData", 31 0, L_0000020c402e5f40;  1 drivers
v0000020c40283ca0_0 .net "zero", 0 0, L_0000020c402e4aa0;  1 drivers
L_0000020c402849c0 .part L_0000020c402e0060, 26, 6;
L_0000020c40284a60 .functor MUXZ 6, L_0000020c402849c0, L_0000020c40286478, L_0000020c40283390, C4<>;
L_0000020c40284b00 .cmp/eq 6, L_0000020c40284a60, L_0000020c40286508;
L_0000020c40284f60 .part L_0000020c402e0060, 11, 5;
L_0000020c40284d80 .functor MUXZ 5, L_0000020c40284f60, L_0000020c40286550, L_0000020c40284b00, C4<>;
L_0000020c40285780 .functor MUXZ 5, L_0000020c40284d80, L_0000020c402864c0, L_0000020c40283a90, C4<>;
L_0000020c40285000 .part L_0000020c402e0060, 21, 5;
L_0000020c402858c0 .functor MUXZ 5, L_0000020c40285000, L_0000020c40286598, L_0000020c40282e50, C4<>;
L_0000020c40283d40 .part L_0000020c402e0060, 16, 5;
L_0000020c40283f20 .functor MUXZ 5, L_0000020c40283d40, L_0000020c402865e0, L_0000020c40283080, C4<>;
L_0000020c402df520 .part L_0000020c402e0060, 0, 16;
L_0000020c402dfa20 .functor MUXZ 16, L_0000020c402df520, L_0000020c40286628, L_0000020c40283710, C4<>;
L_0000020c402dee40 .part L_0000020c402e0060, 6, 5;
L_0000020c402debc0 .concat [ 5 32 0 0], L_0000020c402dee40, L_0000020c402866b8;
L_0000020c402dfca0 .functor MUXZ 37, L_0000020c402debc0, L_0000020c40286670, L_0000020c40282d00, C4<>;
L_0000020c402df700 .part L_0000020c402dfca0, 0, 32;
L_0000020c402df5c0 .part L_0000020c402e0060, 0, 6;
L_0000020c402df2a0 .functor MUXZ 6, L_0000020c402df5c0, L_0000020c40286700, L_0000020c402838d0, C4<>;
L_0000020c402deee0 .part L_0000020c402e0060, 0, 26;
L_0000020c402df340 .concat [ 26 32 0 0], L_0000020c402deee0, L_0000020c40286790;
L_0000020c402dfc00 .functor MUXZ 58, L_0000020c402df340, L_0000020c40286748, L_0000020c40283160, C4<>;
L_0000020c402de800 .part L_0000020c402dfc00, 0, 32;
L_0000020c402def80 .arith/sum 32, v0000020c40281c00_0, L_0000020c402867d8;
L_0000020c402ded00 .cmp/eq 6, L_0000020c40284a60, L_0000020c40286820;
L_0000020c402df980 .cmp/eq 6, L_0000020c40284a60, L_0000020c40286868;
L_0000020c402deda0 .concat [ 32 16 0 0], L_0000020c402de800, L_0000020c402868b0;
L_0000020c402dfd40 .concat [ 6 26 0 0], L_0000020c40284a60, L_0000020c402868f8;
L_0000020c402dfb60 .cmp/eq 32, L_0000020c402dfd40, L_0000020c40286940;
L_0000020c402df660 .cmp/eq 6, L_0000020c402df2a0, L_0000020c40286988;
L_0000020c402df3e0 .concat [ 32 16 0 0], L_0000020c40283400, L_0000020c402869d0;
L_0000020c402dec60 .concat [ 32 16 0 0], v0000020c40281c00_0, L_0000020c40286a18;
L_0000020c402dfde0 .part L_0000020c402dfa20, 15, 1;
LS_0000020c402de8a0_0_0 .concat [ 1 1 1 1], L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0;
LS_0000020c402de8a0_0_4 .concat [ 1 1 1 1], L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0;
LS_0000020c402de8a0_0_8 .concat [ 1 1 1 1], L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0;
LS_0000020c402de8a0_0_12 .concat [ 1 1 1 1], L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0;
LS_0000020c402de8a0_0_16 .concat [ 1 1 1 1], L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0;
LS_0000020c402de8a0_0_20 .concat [ 1 1 1 1], L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0;
LS_0000020c402de8a0_0_24 .concat [ 1 1 1 1], L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0;
LS_0000020c402de8a0_0_28 .concat [ 1 1 1 1], L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0, L_0000020c402dfde0;
LS_0000020c402de8a0_1_0 .concat [ 4 4 4 4], LS_0000020c402de8a0_0_0, LS_0000020c402de8a0_0_4, LS_0000020c402de8a0_0_8, LS_0000020c402de8a0_0_12;
LS_0000020c402de8a0_1_4 .concat [ 4 4 4 4], LS_0000020c402de8a0_0_16, LS_0000020c402de8a0_0_20, LS_0000020c402de8a0_0_24, LS_0000020c402de8a0_0_28;
L_0000020c402de8a0 .concat [ 16 16 0 0], LS_0000020c402de8a0_1_0, LS_0000020c402de8a0_1_4;
L_0000020c402df020 .concat [ 16 32 0 0], L_0000020c402dfa20, L_0000020c402de8a0;
L_0000020c402df0c0 .arith/sum 48, L_0000020c402dec60, L_0000020c402df020;
L_0000020c402df160 .functor MUXZ 48, L_0000020c402df0c0, L_0000020c402df3e0, L_0000020c40283240, C4<>;
L_0000020c402dfe80 .functor MUXZ 48, L_0000020c402df160, L_0000020c402deda0, L_0000020c40283320, C4<>;
L_0000020c402de940 .part L_0000020c402dfe80, 0, 32;
L_0000020c402df200 .functor MUXZ 32, L_0000020c402def80, L_0000020c402de940, v0000020c40281a20_0, C4<>;
L_0000020c402e0060 .functor MUXZ 32, L_0000020c402832b0, L_0000020c40286aa8, L_0000020c40283940, C4<>;
L_0000020c402df840 .cmp/eq 6, L_0000020c40284a60, L_0000020c40286b80;
L_0000020c402e01a0 .cmp/eq 6, L_0000020c40284a60, L_0000020c40286bc8;
L_0000020c402df8e0 .cmp/eq 6, L_0000020c40284a60, L_0000020c40286c10;
L_0000020c402e0240 .concat [ 16 16 0 0], L_0000020c402dfa20, L_0000020c40286c58;
L_0000020c402e02e0 .part L_0000020c402dfa20, 15, 1;
LS_0000020c402e0380_0_0 .concat [ 1 1 1 1], L_0000020c402e02e0, L_0000020c402e02e0, L_0000020c402e02e0, L_0000020c402e02e0;
LS_0000020c402e0380_0_4 .concat [ 1 1 1 1], L_0000020c402e02e0, L_0000020c402e02e0, L_0000020c402e02e0, L_0000020c402e02e0;
LS_0000020c402e0380_0_8 .concat [ 1 1 1 1], L_0000020c402e02e0, L_0000020c402e02e0, L_0000020c402e02e0, L_0000020c402e02e0;
LS_0000020c402e0380_0_12 .concat [ 1 1 1 1], L_0000020c402e02e0, L_0000020c402e02e0, L_0000020c402e02e0, L_0000020c402e02e0;
L_0000020c402e0380 .concat [ 4 4 4 4], LS_0000020c402e0380_0_0, LS_0000020c402e0380_0_4, LS_0000020c402e0380_0_8, LS_0000020c402e0380_0_12;
L_0000020c402de4e0 .concat [ 16 16 0 0], L_0000020c402dfa20, L_0000020c402e0380;
L_0000020c402deb20 .functor MUXZ 32, L_0000020c402de4e0, L_0000020c402e0240, L_0000020c402836a0, C4<>;
L_0000020c402dea80 .concat [ 6 26 0 0], L_0000020c40284a60, L_0000020c40286ca0;
L_0000020c402de580 .cmp/eq 32, L_0000020c402dea80, L_0000020c40286ce8;
L_0000020c402de6c0 .cmp/eq 6, L_0000020c402df2a0, L_0000020c40286d30;
L_0000020c402de760 .cmp/eq 6, L_0000020c402df2a0, L_0000020c40286d78;
L_0000020c402e5ea0 .cmp/eq 6, L_0000020c40284a60, L_0000020c40286dc0;
L_0000020c402e4960 .functor MUXZ 32, L_0000020c402deb20, L_0000020c40286e08, L_0000020c402e5ea0, C4<>;
L_0000020c402e4780 .functor MUXZ 32, L_0000020c402e4960, L_0000020c402df700, L_0000020c402837f0, C4<>;
L_0000020c402e4b40 .concat [ 6 26 0 0], L_0000020c40284a60, L_0000020c40286e50;
L_0000020c402e5400 .cmp/eq 32, L_0000020c402e4b40, L_0000020c40286e98;
L_0000020c402e54a0 .cmp/eq 6, L_0000020c402df2a0, L_0000020c40286ee0;
L_0000020c402e50e0 .cmp/eq 6, L_0000020c402df2a0, L_0000020c40286f28;
L_0000020c402e5540 .cmp/eq 6, L_0000020c40284a60, L_0000020c40286f70;
L_0000020c402e59a0 .functor MUXZ 32, L_0000020c40283400, v0000020c40281c00_0, L_0000020c402e5540, C4<>;
L_0000020c402e63a0 .functor MUXZ 32, L_0000020c402e59a0, L_0000020c40283470, L_0000020c402835c0, C4<>;
S_0000020c40166960 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000020c401e0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020c401d4160 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020c40283b00 .functor NOT 1, v0000020c401cab20_0, C4<0>, C4<0>, C4<0>;
v0000020c401ca580_0 .net *"_ivl_0", 0 0, L_0000020c40283b00;  1 drivers
v0000020c401c9cc0_0 .net "in1", 31 0, L_0000020c40283470;  alias, 1 drivers
v0000020c401cb340_0 .net "in2", 31 0, L_0000020c402e4780;  alias, 1 drivers
v0000020c401cb0c0_0 .net "out", 31 0, L_0000020c402e6080;  alias, 1 drivers
v0000020c401cb5c0_0 .net "s", 0 0, v0000020c401cab20_0;  alias, 1 drivers
L_0000020c402e6080 .functor MUXZ 32, L_0000020c402e4780, L_0000020c40283470, L_0000020c40283b00, C4<>;
S_0000020c40166af0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000020c401e0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000020c402800b0 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c402800e8 .param/l "add" 0 4 5, C4<100000>;
P_0000020c40280120 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c40280158 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c40280190 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c402801c8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c40280200 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c40280238 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c40280270 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c402802a8 .param/l "j" 0 4 12, C4<000010>;
P_0000020c402802e0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c40280318 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c40280350 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c40280388 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c402803c0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c402803f8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c40280430 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c40280468 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c402804a0 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c402804d8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c40280510 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c40280548 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c40280580 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c402805b8 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c402805f0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c40280628 .param/l "xori" 0 4 8, C4<001110>;
v0000020c401c9d60_0 .var "ALUOp", 3 0;
v0000020c401cab20_0 .var "ALUSrc", 0 0;
v0000020c401cac60_0 .var "MemReadEn", 0 0;
v0000020c401cada0_0 .var "MemWriteEn", 0 0;
v0000020c401ca440_0 .var "MemtoReg", 0 0;
v0000020c401cb520_0 .var "RegDst", 0 0;
v0000020c401c9c20_0 .var "RegWriteEn", 0 0;
v0000020c401cae40_0 .net "funct", 5 0, L_0000020c402df2a0;  alias, 1 drivers
v0000020c401c9e00_0 .var "hlt", 0 0;
v0000020c401caee0_0 .net "opcode", 5 0, L_0000020c40284a60;  alias, 1 drivers
v0000020c401cb160_0 .net "rst", 0 0, v0000020c40284ce0_0;  alias, 1 drivers
E_0000020c401d4020 .event anyedge, v0000020c401cb160_0, v0000020c401caee0_0, v0000020c401cae40_0;
S_0000020c40165010 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000020c401e0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000020c401d46a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000020c402832b0 .functor BUFZ 32, L_0000020c402dfac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020c401cb200_0 .net "Data_Out", 31 0, L_0000020c402832b0;  alias, 1 drivers
v0000020c401cb2a0 .array "InstMem", 0 1023, 31 0;
v0000020c401c9ea0_0 .net *"_ivl_0", 31 0, L_0000020c402dfac0;  1 drivers
v0000020c401cb3e0_0 .net *"_ivl_3", 9 0, L_0000020c402dff20;  1 drivers
v0000020c401cb7a0_0 .net *"_ivl_4", 11 0, L_0000020c402dffc0;  1 drivers
L_0000020c40286a60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c401cb660_0 .net *"_ivl_7", 1 0, L_0000020c40286a60;  1 drivers
v0000020c401cb840_0 .net "addr", 31 0, v0000020c40281c00_0;  alias, 1 drivers
v0000020c401ca260_0 .var/i "i", 31 0;
L_0000020c402dfac0 .array/port v0000020c401cb2a0, L_0000020c402dffc0;
L_0000020c402dff20 .part v0000020c40281c00_0, 0, 10;
L_0000020c402dffc0 .concat [ 10 2 0 0], L_0000020c402dff20, L_0000020c40286a60;
S_0000020c401651a0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000020c401e0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000020c40283400 .functor BUFZ 32, L_0000020c402e0100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020c40283470 .functor BUFZ 32, L_0000020c402df480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020c401c9f40_0 .net *"_ivl_0", 31 0, L_0000020c402e0100;  1 drivers
v0000020c401ca4e0_0 .net *"_ivl_10", 6 0, L_0000020c402df7a0;  1 drivers
L_0000020c40286b38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c401c9fe0_0 .net *"_ivl_13", 1 0, L_0000020c40286b38;  1 drivers
v0000020c401a96c0_0 .net *"_ivl_2", 6 0, L_0000020c402de620;  1 drivers
L_0000020c40286af0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c401a7b40_0 .net *"_ivl_5", 1 0, L_0000020c40286af0;  1 drivers
v0000020c402821a0_0 .net *"_ivl_8", 31 0, L_0000020c402df480;  1 drivers
v0000020c40281b60_0 .net "clk", 0 0, L_0000020c402831d0;  alias, 1 drivers
v0000020c40280d00_0 .var/i "i", 31 0;
v0000020c40281520_0 .net "readData1", 31 0, L_0000020c40283400;  alias, 1 drivers
v0000020c40281200_0 .net "readData2", 31 0, L_0000020c40283470;  alias, 1 drivers
v0000020c402824c0_0 .net "readRegister1", 4 0, L_0000020c402858c0;  alias, 1 drivers
v0000020c40281d40_0 .net "readRegister2", 4 0, L_0000020c40283f20;  alias, 1 drivers
v0000020c40282380 .array "registers", 31 0, 31 0;
v0000020c40281020_0 .net "rst", 0 0, v0000020c40284ce0_0;  alias, 1 drivers
v0000020c40280b20_0 .net "we", 0 0, v0000020c401c9c20_0;  alias, 1 drivers
v0000020c402813e0_0 .net "writeData", 31 0, L_0000020c402e5f40;  alias, 1 drivers
v0000020c40281de0_0 .net "writeRegister", 4 0, L_0000020c402de9e0;  alias, 1 drivers
E_0000020c401d46e0/0 .event negedge, v0000020c401cb160_0;
E_0000020c401d46e0/1 .event posedge, v0000020c40281b60_0;
E_0000020c401d46e0 .event/or E_0000020c401d46e0/0, E_0000020c401d46e0/1;
L_0000020c402e0100 .array/port v0000020c40282380, L_0000020c402de620;
L_0000020c402de620 .concat [ 5 2 0 0], L_0000020c402858c0, L_0000020c40286af0;
L_0000020c402df480 .array/port v0000020c40282380, L_0000020c402df7a0;
L_0000020c402df7a0 .concat [ 5 2 0 0], L_0000020c40283f20, L_0000020c40286b38;
S_0000020c4014f340 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000020c401651a0;
 .timescale 0 0;
v0000020c401cb8e0_0 .var/i "i", 31 0;
S_0000020c4014f4d0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000020c401e0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020c401d47e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020c40282de0 .functor NOT 1, v0000020c401cb520_0, C4<0>, C4<0>, C4<0>;
v0000020c40281660_0 .net *"_ivl_0", 0 0, L_0000020c40282de0;  1 drivers
v0000020c402815c0_0 .net "in1", 4 0, L_0000020c40283f20;  alias, 1 drivers
v0000020c40281fc0_0 .net "in2", 4 0, L_0000020c40285780;  alias, 1 drivers
v0000020c40280760_0 .net "out", 4 0, L_0000020c402de9e0;  alias, 1 drivers
v0000020c40280bc0_0 .net "s", 0 0, v0000020c401cb520_0;  alias, 1 drivers
L_0000020c402de9e0 .functor MUXZ 5, L_0000020c40285780, L_0000020c40283f20, L_0000020c40282de0, C4<>;
S_0000020c40194e50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000020c401e0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020c401d4860 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020c40283780 .functor NOT 1, v0000020c401ca440_0, C4<0>, C4<0>, C4<0>;
v0000020c402808a0_0 .net *"_ivl_0", 0 0, L_0000020c40283780;  1 drivers
v0000020c40281700_0 .net "in1", 31 0, v0000020c40282560_0;  alias, 1 drivers
v0000020c402817a0_0 .net "in2", 31 0, v0000020c40280ee0_0;  alias, 1 drivers
v0000020c40280c60_0 .net "out", 31 0, L_0000020c402e5f40;  alias, 1 drivers
v0000020c402809e0_0 .net "s", 0 0, v0000020c401ca440_0;  alias, 1 drivers
L_0000020c402e5f40 .functor MUXZ 32, v0000020c40280ee0_0, v0000020c40282560_0, L_0000020c40283780, C4<>;
S_0000020c40194fe0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000020c401e0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020c40180500 .param/l "ADD" 0 9 12, C4<0000>;
P_0000020c40180538 .param/l "AND" 0 9 12, C4<0010>;
P_0000020c40180570 .param/l "NOR" 0 9 12, C4<0101>;
P_0000020c401805a8 .param/l "OR" 0 9 12, C4<0011>;
P_0000020c401805e0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000020c40180618 .param/l "SLL" 0 9 12, C4<1000>;
P_0000020c40180650 .param/l "SLT" 0 9 12, C4<0110>;
P_0000020c40180688 .param/l "SRL" 0 9 12, C4<1001>;
P_0000020c401806c0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000020c401806f8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000020c40180730 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000020c40180768 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000020c40286fb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c40280940_0 .net/2u *"_ivl_0", 31 0, L_0000020c40286fb8;  1 drivers
v0000020c40282240_0 .net "opSel", 3 0, v0000020c401c9d60_0;  alias, 1 drivers
v0000020c40282420_0 .net "operand1", 31 0, L_0000020c402e63a0;  alias, 1 drivers
v0000020c402810c0_0 .net "operand2", 31 0, L_0000020c402e6080;  alias, 1 drivers
v0000020c40282560_0 .var "result", 31 0;
v0000020c402806c0_0 .net "zero", 0 0, L_0000020c402e4aa0;  alias, 1 drivers
E_0000020c401d4960 .event anyedge, v0000020c401c9d60_0, v0000020c40282420_0, v0000020c401cb0c0_0;
L_0000020c402e4aa0 .cmp/eq 32, v0000020c40282560_0, L_0000020c40286fb8;
S_0000020c401807b0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000020c401e0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000020c40282680 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c402826b8 .param/l "add" 0 4 5, C4<100000>;
P_0000020c402826f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c40282728 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c40282760 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c40282798 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c402827d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c40282808 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c40282840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c40282878 .param/l "j" 0 4 12, C4<000010>;
P_0000020c402828b0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c402828e8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c40282920 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c40282958 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c40282990 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c402829c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c40282a00 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c40282a38 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c40282a70 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c40282aa8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c40282ae0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c40282b18 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c40282b50 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c40282b88 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c40282bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c40282bf8 .param/l "xori" 0 4 8, C4<001110>;
v0000020c40281a20_0 .var "PCsrc", 0 0;
v0000020c40280a80_0 .net "funct", 5 0, L_0000020c402df2a0;  alias, 1 drivers
v0000020c402812a0_0 .net "opcode", 5 0, L_0000020c40284a60;  alias, 1 drivers
v0000020c40281160_0 .net "operand1", 31 0, L_0000020c40283400;  alias, 1 drivers
v0000020c40280800_0 .net "operand2", 31 0, L_0000020c402e6080;  alias, 1 drivers
v0000020c40281340_0 .net "rst", 0 0, v0000020c40284ce0_0;  alias, 1 drivers
E_0000020c401d48e0/0 .event anyedge, v0000020c401cb160_0, v0000020c401caee0_0, v0000020c40281520_0, v0000020c401cb0c0_0;
E_0000020c401d48e0/1 .event anyedge, v0000020c401cae40_0;
E_0000020c401d48e0 .event/or E_0000020c401d48e0/0, E_0000020c401d48e0/1;
S_0000020c40146a70 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000020c401e0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020c40280da0 .array "DataMem", 0 1023, 31 0;
v0000020c40281840_0 .net "address", 31 0, v0000020c40282560_0;  alias, 1 drivers
v0000020c40280e40_0 .net "clock", 0 0, L_0000020c40283860;  1 drivers
v0000020c402818e0_0 .net "data", 31 0, L_0000020c40283470;  alias, 1 drivers
v0000020c40281ac0_0 .var/i "i", 31 0;
v0000020c40280ee0_0 .var "q", 31 0;
v0000020c40280f80_0 .net "rden", 0 0, v0000020c401cac60_0;  alias, 1 drivers
v0000020c40281480_0 .net "wren", 0 0, v0000020c401cada0_0;  alias, 1 drivers
E_0000020c401d49a0 .event posedge, v0000020c40280e40_0;
S_0000020c40146c00 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000020c401e0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000020c401d48a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000020c40282060_0 .net "PCin", 31 0, L_0000020c402df200;  alias, 1 drivers
v0000020c40281c00_0 .var "PCout", 31 0;
v0000020c40281980_0 .net "clk", 0 0, L_0000020c402831d0;  alias, 1 drivers
v0000020c40281ca0_0 .net "rst", 0 0, v0000020c40284ce0_0;  alias, 1 drivers
    .scope S_0000020c401807b0;
T_0 ;
    %wait E_0000020c401d48e0;
    %load/vec4 v0000020c40281340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c40281a20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020c402812a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000020c40281160_0;
    %load/vec4 v0000020c40280800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000020c402812a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000020c40281160_0;
    %load/vec4 v0000020c40280800_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000020c402812a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000020c402812a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000020c402812a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000020c40280a80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000020c40281a20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020c40146c00;
T_1 ;
    %wait E_0000020c401d46e0;
    %load/vec4 v0000020c40281ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020c40281c00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020c40282060_0;
    %assign/vec4 v0000020c40281c00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020c40165010;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c401ca260_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020c401ca260_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020c401ca260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %load/vec4 v0000020c401ca260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c401ca260_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c401cb2a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000020c40166af0;
T_3 ;
    %wait E_0000020c401d4020;
    %load/vec4 v0000020c401cb160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000020c401c9e00_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c401cab20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c401c9c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c401cada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c401ca440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c401cac60_0, 0;
    %assign/vec4 v0000020c401cb520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000020c401c9e00_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000020c401c9d60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000020c401cab20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c401c9c20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c401cada0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c401ca440_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c401cac60_0, 0, 1;
    %store/vec4 v0000020c401cb520_0, 0, 1;
    %load/vec4 v0000020c401caee0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401c9e00_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cb520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401c9c20_0, 0;
    %load/vec4 v0000020c401cae40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cab20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cab20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401c9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cb520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cab20_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401c9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c401cb520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cab20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401c9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cab20_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401c9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cab20_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401c9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cab20_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401c9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cab20_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cac60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401c9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cab20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401ca440_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cada0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c401cab20_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c401c9d60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020c401651a0;
T_4 ;
    %wait E_0000020c401d46e0;
    %fork t_1, S_0000020c4014f340;
    %jmp t_0;
    .scope S_0000020c4014f340;
t_1 ;
    %load/vec4 v0000020c40281020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c401cb8e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020c401cb8e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020c401cb8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40282380, 0, 4;
    %load/vec4 v0000020c401cb8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c401cb8e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020c40280b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020c402813e0_0;
    %load/vec4 v0000020c40281de0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40282380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40282380, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000020c401651a0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020c401651a0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c40280d00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020c40280d00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000020c40280d00_0;
    %ix/getv/s 4, v0000020c40280d00_0;
    %load/vec4a v0000020c40282380, 4;
    %ix/getv/s 4, v0000020c40280d00_0;
    %load/vec4a v0000020c40282380, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020c40280d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c40280d00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020c40194fe0;
T_6 ;
    %wait E_0000020c401d4960;
    %load/vec4 v0000020c40282240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020c40282560_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000020c40282420_0;
    %load/vec4 v0000020c402810c0_0;
    %add;
    %assign/vec4 v0000020c40282560_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000020c40282420_0;
    %load/vec4 v0000020c402810c0_0;
    %sub;
    %assign/vec4 v0000020c40282560_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000020c40282420_0;
    %load/vec4 v0000020c402810c0_0;
    %and;
    %assign/vec4 v0000020c40282560_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000020c40282420_0;
    %load/vec4 v0000020c402810c0_0;
    %or;
    %assign/vec4 v0000020c40282560_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000020c40282420_0;
    %load/vec4 v0000020c402810c0_0;
    %xor;
    %assign/vec4 v0000020c40282560_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000020c40282420_0;
    %load/vec4 v0000020c402810c0_0;
    %or;
    %inv;
    %assign/vec4 v0000020c40282560_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000020c40282420_0;
    %load/vec4 v0000020c402810c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000020c40282560_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000020c402810c0_0;
    %load/vec4 v0000020c40282420_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000020c40282560_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000020c40282420_0;
    %ix/getv 4, v0000020c402810c0_0;
    %shiftl 4;
    %assign/vec4 v0000020c40282560_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000020c40282420_0;
    %ix/getv 4, v0000020c402810c0_0;
    %shiftr 4;
    %assign/vec4 v0000020c40282560_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020c40146a70;
T_7 ;
    %wait E_0000020c401d49a0;
    %load/vec4 v0000020c40280f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020c40281840_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020c40280da0, 4;
    %assign/vec4 v0000020c40280ee0_0, 0;
T_7.0 ;
    %load/vec4 v0000020c40281480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020c402818e0_0;
    %ix/getv 3, v0000020c40281840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020c40146a70;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c40281ac0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000020c40281ac0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020c40281ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %load/vec4 v0000020c40281ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c40281ac0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c40280da0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000020c40146a70;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c40281ac0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020c40281ac0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000020c40281ac0_0;
    %load/vec4a v0000020c40280da0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000020c40281ac0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020c40281ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c40281ac0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020c401e0b80;
T_10 ;
    %wait E_0000020c401d46e0;
    %load/vec4 v0000020c40284560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020c40283fc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020c40283fc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020c40283fc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020c401c49c0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c40284920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c40284ce0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000020c401c49c0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000020c40284920_0;
    %inv;
    %assign/vec4 v0000020c40284920_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020c401c49c0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c40284ce0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c40284ce0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000020c402850a0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
