C:\non - window\REMOTE GIT\Digital-Electronics\Verilog_Generate\Generate_FOR_loop\multiple_twobit_addition.ngc 1658218385
OK
