

================================================================
== Vitis HLS Report for 'EntryConv_Pipeline_OL'
================================================================
* Date:           Sun Jul  9 00:04:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vitis_workflow2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- OL      |      113|      113|        17|          1|          1|    98|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 20 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 21 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_25 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w_2_033_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_2_033_reload"   --->   Operation 23 'read' 'w_2_033_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w_1_032_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_1_032_reload"   --->   Operation 24 'read' 'w_1_032_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%w_0_031_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_0_031_reload"   --->   Operation 25 'read' 'w_0_031_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln13_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln13"   --->   Operation 26 'read' 'sext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln13_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln13_1"   --->   Operation 27 'read' 'sext_ln13_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_1_029_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_1_029_reload"   --->   Operation 28 'read' 'x_1_029_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_2_030_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_2_030_reload"   --->   Operation 29 'read' 'x_2_030_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln13_cast = sext i62 %sext_ln13_read"   --->   Operation 30 'sext' 'sext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln13_1_cast = sext i62 %sext_ln13_1_read"   --->   Operation 31 'sext' 'sext_ln13_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %x_2_030_reload_read, i32 %empty_25"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i_1"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %x_1_029_reload_read, i32 %empty"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [conv.cpp:13->conv.cpp:33]   --->   Operation 37 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.87ns)   --->   "%icmp_ln13 = icmp_eq  i7 %i, i7 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 38 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.87ns)   --->   "%add_ln13 = add i7 %i, i7 1" [conv.cpp:13->conv.cpp:33]   --->   Operation 39 'add' 'add_ln13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.body16.i.split, void %_Z6conv1DPKfS0_Pf.exit.exitStub" [conv.cpp:13->conv.cpp:33]   --->   Operation 40 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 %add_ln13, i7 %i_1" [conv.cpp:13->conv.cpp:33]   --->   Operation 41 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln13_cast" [conv.cpp:13->conv.cpp:33]   --->   Operation 42 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [conv.cpp:18->conv.cpp:33]   --->   Operation 43 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_25" [conv.cpp:19->conv.cpp:33]   --->   Operation 44 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_load10 = load i32 %empty" [conv.cpp:19->conv.cpp:33]   --->   Operation 45 'load' 'p_load10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : [1/1] (1.70ns)   --->   Input mux for Operation 46 '%acc = fmul i32 %p_load10, i32 %w_0_031_reload_read'
ST_3 : Operation 46 [4/4] (3.99ns)   --->   "%acc = fmul i32 %p_load10, i32 %w_0_031_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 46 'fmul' 'acc' <Predicate = (!icmp_ln13)> <Delay = 3.99> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.70ns)   --->   Input mux for Operation 47 '%acc_1 = fmul i32 %p_load, i32 %w_1_032_reload_read'
ST_3 : Operation 47 [4/4] (3.99ns)   --->   "%acc_1 = fmul i32 %p_load, i32 %w_1_032_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 47 'fmul' 'acc_1' <Predicate = (!icmp_ln13)> <Delay = 3.99> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %gmem_addr_2_read" [conv.cpp:18->conv.cpp:33]   --->   Operation 48 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : [1/1] (1.70ns)   --->   Input mux for Operation 49 '%acc_2 = fmul i32 %bitcast_ln18, i32 %w_2_033_reload_read'
ST_3 : Operation 49 [4/4] (3.99ns)   --->   "%acc_2 = fmul i32 %bitcast_ln18, i32 %w_2_033_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 49 'fmul' 'acc_2' <Predicate = (!icmp_ln13)> <Delay = 3.99> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln13 = store i32 %bitcast_ln18, i32 %empty_25" [conv.cpp:13->conv.cpp:33]   --->   Operation 50 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln13 = store i32 %p_load, i32 %empty" [conv.cpp:13->conv.cpp:33]   --->   Operation 51 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 52 [3/4] (5.70ns)   --->   "%acc = fmul i32 %p_load10, i32 %w_0_031_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 52 'fmul' 'acc' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [3/4] (5.70ns)   --->   "%acc_1 = fmul i32 %p_load, i32 %w_1_032_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 53 'fmul' 'acc_1' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [3/4] (5.70ns)   --->   "%acc_2 = fmul i32 %bitcast_ln18, i32 %w_2_033_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 54 'fmul' 'acc_2' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 55 [2/4] (5.70ns)   --->   "%acc = fmul i32 %p_load10, i32 %w_0_031_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 55 'fmul' 'acc' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [2/4] (5.70ns)   --->   "%acc_1 = fmul i32 %p_load, i32 %w_1_032_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 56 'fmul' 'acc_1' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [2/4] (5.70ns)   --->   "%acc_2 = fmul i32 %bitcast_ln18, i32 %w_2_033_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 57 'fmul' 'acc_2' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 58 [1/4] (5.70ns)   --->   "%acc = fmul i32 %p_load10, i32 %w_0_031_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 58 'fmul' 'acc' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/4] (5.70ns)   --->   "%acc_1 = fmul i32 %p_load, i32 %w_1_032_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 59 'fmul' 'acc_1' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/4] (5.70ns)   --->   "%acc_2 = fmul i32 %bitcast_ln18, i32 %w_2_033_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 60 'fmul' 'acc_2' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : [1/1] (1.58ns)   --->   Input mux for Operation 61 '%add36_i = fadd i32 %acc, i32 %acc_1'
ST_7 : Operation 61 [5/5] (5.66ns)   --->   "%add36_i = fadd i32 %acc, i32 %acc_1" [conv.cpp:21->conv.cpp:33]   --->   Operation 61 'fadd' 'add36_i' <Predicate = (!icmp_ln13)> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 62 [4/5] (7.25ns)   --->   "%add36_i = fadd i32 %acc, i32 %acc_1" [conv.cpp:21->conv.cpp:33]   --->   Operation 62 'fadd' 'add36_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 63 [3/5] (7.25ns)   --->   "%add36_i = fadd i32 %acc, i32 %acc_1" [conv.cpp:21->conv.cpp:33]   --->   Operation 63 'fadd' 'add36_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 64 [2/5] (7.25ns)   --->   "%add36_i = fadd i32 %acc, i32 %acc_1" [conv.cpp:21->conv.cpp:33]   --->   Operation 64 'fadd' 'add36_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 65 [1/5] (7.25ns)   --->   "%add36_i = fadd i32 %acc, i32 %acc_1" [conv.cpp:21->conv.cpp:33]   --->   Operation 65 'fadd' 'add36_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : [1/1] (1.58ns)   --->   Input mux for Operation 66 '%add38_i = fadd i32 %add36_i, i32 %acc_2'
ST_12 : Operation 66 [5/5] (5.66ns)   --->   "%add38_i = fadd i32 %add36_i, i32 %acc_2" [conv.cpp:21->conv.cpp:33]   --->   Operation 66 'fadd' 'add38_i' <Predicate = (!icmp_ln13)> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 67 [4/5] (7.25ns)   --->   "%add38_i = fadd i32 %add36_i, i32 %acc_2" [conv.cpp:21->conv.cpp:33]   --->   Operation 67 'fadd' 'add38_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 68 [3/5] (7.25ns)   --->   "%add38_i = fadd i32 %add36_i, i32 %acc_2" [conv.cpp:21->conv.cpp:33]   --->   Operation 68 'fadd' 'add38_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 69 [2/5] (7.25ns)   --->   "%add38_i = fadd i32 %add36_i, i32 %acc_2" [conv.cpp:21->conv.cpp:33]   --->   Operation 69 'fadd' 'add38_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln13_1_cast" [conv.cpp:13->conv.cpp:33]   --->   Operation 71 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/5] (7.25ns)   --->   "%add38_i = fadd i32 %add36_i, i32 %acc_2" [conv.cpp:21->conv.cpp:33]   --->   Operation 72 'fadd' 'add38_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [conv.cpp:14->conv.cpp:33]   --->   Operation 73 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 98, i64 98, i64 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [conv.cpp:13->conv.cpp:33]   --->   Operation 75 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %add38_i" [conv.cpp:21->conv.cpp:33]   --->   Operation 76 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 77 [1/1] (7.30ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln21, i4 15" [conv.cpp:21->conv.cpp:33]   --->   Operation 77 'write' 'write_ln21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body16.i" [conv.cpp:13->conv.cpp:33]   --->   Operation 78 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.458ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0.000 ns)
	'load' operation ('i', conv.cpp:13->conv.cpp:33) on local variable 'i' [27]  (0.000 ns)
	'add' operation ('add_ln13', conv.cpp:13->conv.cpp:33) [33]  (1.870 ns)
	'store' operation ('store_ln13', conv.cpp:13->conv.cpp:33) of variable 'add_ln13', conv.cpp:13->conv.cpp:33 on local variable 'i' [50]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', conv.cpp:13->conv.cpp:33) [31]  (0.000 ns)
	bus read operation ('gmem_addr_2_read', conv.cpp:18->conv.cpp:33) on port 'gmem' (conv.cpp:18->conv.cpp:33) [42]  (7.300 ns)

 <State 3>: 5.702ns
The critical path consists of the following:
	'load' operation ('p_load10', conv.cpp:19->conv.cpp:33) on local variable 'empty' [36]  (0.000 ns)
	multiplexor before operation 'fmul' with delay (1.707 ns)
'fmul' operation ('acc', conv.cpp:19->conv.cpp:33) [40]  (3.995 ns)

 <State 4>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('acc', conv.cpp:19->conv.cpp:33) [40]  (5.702 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('acc', conv.cpp:19->conv.cpp:33) [40]  (5.702 ns)

 <State 6>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('acc', conv.cpp:19->conv.cpp:33) [40]  (5.702 ns)

 <State 7>: 7.256ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.588 ns)
'fadd' operation ('add36_i', conv.cpp:21->conv.cpp:33) [45]  (5.668 ns)

 <State 8>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add36_i', conv.cpp:21->conv.cpp:33) [45]  (7.256 ns)

 <State 9>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add36_i', conv.cpp:21->conv.cpp:33) [45]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add36_i', conv.cpp:21->conv.cpp:33) [45]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add36_i', conv.cpp:21->conv.cpp:33) [45]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.588 ns)
'fadd' operation ('add38_i', conv.cpp:21->conv.cpp:33) [46]  (5.668 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add38_i', conv.cpp:21->conv.cpp:33) [46]  (7.256 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add38_i', conv.cpp:21->conv.cpp:33) [46]  (7.256 ns)

 <State 15>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add38_i', conv.cpp:21->conv.cpp:33) [46]  (7.256 ns)

 <State 16>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add38_i', conv.cpp:21->conv.cpp:33) [46]  (7.256 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln21', conv.cpp:21->conv.cpp:33) on port 'gmem' (conv.cpp:21->conv.cpp:33) [48]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
