Release 14.5 - platgen Xilinx EDK 14.5 Build EDK_P.58f
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -toplevel no
-ti system_i -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs
/sources_1/edk/system/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 126 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 126 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 152 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x78600000-0x7863ffff) axi_bram_ctrl_0	axi_interconnect_0
  (0x78700000-0x7870ffff) axi_bram_ctrl_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x40000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 2
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\system.mhs line 37 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_0 -
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\system.mhs line 126 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\system.mhs line 145 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_0 -
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\system.mhs line 152 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\system.mhs line 145 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 18.00 seconds
