# FPGA Design Portfolio â€“ Justin Wymore

Welcome to my FPGA design portfolio. This repository documents my hands-on Verilog projects developed using the Zybo Z7-10 Zynq-7000 board and the Xilinx Vivado toolchain. These projects were created as part of my personal growth into hardware design and FPGA development, with the long-term goal of transitioning into a digital/FPGA design role.

---

## ðŸ§° Tools Used
- **Board:** Digilent Zybo Z7-10 (Zynq-7000)
- **HDL:** Verilog
- **Toolchain:** Xilinx Vivado
- **Simulation:** ModelSim / Vivado Simulator
- **Version Control:** Git

---

## âœ… Completed Projects

| Project                | Description                                                                 | Status   |
|------------------------|-----------------------------------------------------------------------------|----------|
| Blinking LED           | A basic clock-divided LED blinker.                                          | âœ… Done  |
| 4-bit Binary Counter   | Synchronous counter with overflow using 4 LEDs.                             | âœ… Done  |
| Button Debounce        | Digital switch debouncer using sampling and hold logic.                     | âœ… Done  |
| 7-Segment Display      | BCD to 7-segment decoder with real-time display.                            | âœ… Done  |

---

## ðŸ”§ In Progress

| Project                | Description                                                                 | Status       |
|------------------------|-----------------------------------------------------------------------------|--------------|
| PWM Controller         | Adjustable duty cycle via switches; output on LED and displayed on 7-seg.  | ðŸš§ In Progress |
| UART Input Display     | Read UART input and display ASCII or BCD values to LEDs or 7-seg.           | ðŸ§ª Planned     |

---


