-MemoryCellInputFile: ../integrate/data/cell_cfgs/eDRAM3T_worst_case.cell

-ProcessNode: 22
-DeviceRoadmap: LOP

-ProcessNodeR: 22
-DeviceRoadmapR: LOP

-ProcessNodeW: 22
-DeviceRoadmapW: LOP

-DesignTarget: cache

-CacheAccessMode: Normal
-Associativity (for cache only): 8

-OptimizationTarget: ReadLatency

-OutputFilePrefix: nvsim
-EnablePruning: Yes

-Capacity (KB): 1024
-WordWidth (bit): 64

-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone

-LocalWireUseLowSwing: No

-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: H-tree

-InternalSensing: true

-Temperature (K): 370

-BufferDesignOptimization: latency

