$date
	Sat Oct 22 20:37:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#287016
b111 !
1"
#287018
b111 &
b111 %
1$
#287019
0"
#287022
b10110 &
b10110 %
#287026
b1011 &
b1011 %
#287030
b100010 &
b100010 %
#287034
b10001 &
b10001 %
#287038
b110100 &
b110100 %
#287042
b11010 &
b11010 %
#287046
b1101 &
b1101 %
#287050
b101000 &
b101000 %
#287054
b10100 &
b10100 %
#287058
b1010 &
b1010 %
#287062
b101 &
b101 %
#287066
b10000 &
b10000 %
#287070
b1000 &
b1000 %
#287074
b100 &
b100 %
#287078
b10 &
b10 %
#287082
b1 &
b1 %
1#
#287086
b0 &
0#
b0 %
0$
#1290510
b1111 &
b1111 %
1$
b1111 !
1"
#1290511
0"
#1290514
b101110 &
b101110 %
#1290518
b10111 &
b10111 %
#1290522
b1000110 &
b1000110 %
#1290526
b100011 &
b100011 %
#1290530
b1101010 &
b1101010 %
#1290534
b110101 &
b110101 %
#1290538
b10100000 &
b10100000 %
#1290542
b1010000 &
b1010000 %
#1290546
b101000 &
b101000 %
#1290550
b10100 &
b10100 %
#1290554
b1010 &
b1010 %
#1290558
b101 &
b101 %
#1290562
b10000 &
b10000 %
#1290566
b1000 &
b1000 %
#1290570
b100 &
b100 %
#1290574
b10 &
b10 %
#1290578
b1 &
b1 %
1#
#1290582
b0 &
0#
b0 %
0$
#2279942
b100 &
b100 %
1$
b100 !
1"
#2279943
0"
#2279946
b10 &
b10 %
#2279950
b1 &
1#
b1 %
#2279954
b0 &
b0 %
0#
0$
#4500012
