Pipelined AND-NOT logic circuit