

================================================================
== Synthesis Summary Report of 'Invert_Color'
================================================================
+ General Information: 
    * Date:           Wed Feb 23 10:47:14 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        Invert_Color
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+-------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |       Modules      | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |       & Loops      | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +--------------------+------+-------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ Invert_Color      |     -|  -6.27|        -|       -|         -|        -|     -|        no|     -|   -|  5 (~0%)|  77 (~0%)|    -|
    | o VITIS_LOOP_13_1  |     -|  -7.30|        -|       -|         2|        1|     -|       yes|     -|   -|        -|         -|    -|
    +--------------------+------+-------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+

