{
  "module_name": "lochnagar.h",
  "hash_id": "065965c5e1cbc859a2e4a78944b4f853438dc9fd9e7fc867352845e127155e27",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/pinctrl/lochnagar.h",
  "human_readable_source": " \n \n\n#ifndef DT_BINDINGS_PINCTRL_LOCHNAGAR_H\n#define DT_BINDINGS_PINCTRL_LOCHNAGAR_H\n\n#define LOCHNAGAR1_PIN_CDC_RESET\t\t0\n#define LOCHNAGAR1_PIN_DSP_RESET\t\t1\n#define LOCHNAGAR1_PIN_CDC_CIF1MODE\t\t2\n#define LOCHNAGAR1_PIN_NUM_GPIOS\t\t3\n\n#define LOCHNAGAR2_PIN_CDC_RESET\t\t0\n#define LOCHNAGAR2_PIN_DSP_RESET\t\t1\n#define LOCHNAGAR2_PIN_CDC_CIF1MODE\t\t2\n#define LOCHNAGAR2_PIN_CDC_LDOENA\t\t3\n#define LOCHNAGAR2_PIN_SPDIF_HWMODE\t\t4\n#define LOCHNAGAR2_PIN_SPDIF_RESET\t\t5\n#define LOCHNAGAR2_PIN_FPGA_GPIO1\t\t6\n#define LOCHNAGAR2_PIN_FPGA_GPIO2\t\t7\n#define LOCHNAGAR2_PIN_FPGA_GPIO3\t\t8\n#define LOCHNAGAR2_PIN_FPGA_GPIO4\t\t9\n#define LOCHNAGAR2_PIN_FPGA_GPIO5\t\t10\n#define LOCHNAGAR2_PIN_FPGA_GPIO6\t\t11\n#define LOCHNAGAR2_PIN_CDC_GPIO1\t\t12\n#define LOCHNAGAR2_PIN_CDC_GPIO2\t\t13\n#define LOCHNAGAR2_PIN_CDC_GPIO3\t\t14\n#define LOCHNAGAR2_PIN_CDC_GPIO4\t\t15\n#define LOCHNAGAR2_PIN_CDC_GPIO5\t\t16\n#define LOCHNAGAR2_PIN_CDC_GPIO6\t\t17\n#define LOCHNAGAR2_PIN_CDC_GPIO7\t\t18\n#define LOCHNAGAR2_PIN_CDC_GPIO8\t\t19\n#define LOCHNAGAR2_PIN_DSP_GPIO1\t\t20\n#define LOCHNAGAR2_PIN_DSP_GPIO2\t\t21\n#define LOCHNAGAR2_PIN_DSP_GPIO3\t\t22\n#define LOCHNAGAR2_PIN_DSP_GPIO4\t\t23\n#define LOCHNAGAR2_PIN_DSP_GPIO5\t\t24\n#define LOCHNAGAR2_PIN_DSP_GPIO6\t\t25\n#define LOCHNAGAR2_PIN_GF_GPIO2\t\t\t26\n#define LOCHNAGAR2_PIN_GF_GPIO3\t\t\t27\n#define LOCHNAGAR2_PIN_GF_GPIO7\t\t\t28\n#define LOCHNAGAR2_PIN_CDC_AIF1_BCLK\t\t29\n#define LOCHNAGAR2_PIN_CDC_AIF1_RXDAT\t\t30\n#define LOCHNAGAR2_PIN_CDC_AIF1_LRCLK\t\t31\n#define LOCHNAGAR2_PIN_CDC_AIF1_TXDAT\t\t32\n#define LOCHNAGAR2_PIN_CDC_AIF2_BCLK\t\t33\n#define LOCHNAGAR2_PIN_CDC_AIF2_RXDAT\t\t34\n#define LOCHNAGAR2_PIN_CDC_AIF2_LRCLK\t\t35\n#define LOCHNAGAR2_PIN_CDC_AIF2_TXDAT\t\t36\n#define LOCHNAGAR2_PIN_CDC_AIF3_BCLK\t\t37\n#define LOCHNAGAR2_PIN_CDC_AIF3_RXDAT\t\t38\n#define LOCHNAGAR2_PIN_CDC_AIF3_LRCLK\t\t39\n#define LOCHNAGAR2_PIN_CDC_AIF3_TXDAT\t\t40\n#define LOCHNAGAR2_PIN_DSP_AIF1_BCLK\t\t41\n#define LOCHNAGAR2_PIN_DSP_AIF1_RXDAT\t\t42\n#define LOCHNAGAR2_PIN_DSP_AIF1_LRCLK\t\t43\n#define LOCHNAGAR2_PIN_DSP_AIF1_TXDAT\t\t44\n#define LOCHNAGAR2_PIN_DSP_AIF2_BCLK\t\t45\n#define LOCHNAGAR2_PIN_DSP_AIF2_RXDAT\t\t46\n#define LOCHNAGAR2_PIN_DSP_AIF2_LRCLK\t\t47\n#define LOCHNAGAR2_PIN_DSP_AIF2_TXDAT\t\t48\n#define LOCHNAGAR2_PIN_PSIA1_BCLK\t\t49\n#define LOCHNAGAR2_PIN_PSIA1_RXDAT\t\t50\n#define LOCHNAGAR2_PIN_PSIA1_LRCLK\t\t51\n#define LOCHNAGAR2_PIN_PSIA1_TXDAT\t\t52\n#define LOCHNAGAR2_PIN_PSIA2_BCLK\t\t53\n#define LOCHNAGAR2_PIN_PSIA2_RXDAT\t\t54\n#define LOCHNAGAR2_PIN_PSIA2_LRCLK\t\t55\n#define LOCHNAGAR2_PIN_PSIA2_TXDAT\t\t56\n#define LOCHNAGAR2_PIN_GF_AIF3_BCLK\t\t57\n#define LOCHNAGAR2_PIN_GF_AIF3_RXDAT\t\t58\n#define LOCHNAGAR2_PIN_GF_AIF3_LRCLK\t\t59\n#define LOCHNAGAR2_PIN_GF_AIF3_TXDAT\t\t60\n#define LOCHNAGAR2_PIN_GF_AIF4_BCLK\t\t61\n#define LOCHNAGAR2_PIN_GF_AIF4_RXDAT\t\t62\n#define LOCHNAGAR2_PIN_GF_AIF4_LRCLK\t\t63\n#define LOCHNAGAR2_PIN_GF_AIF4_TXDAT\t\t64\n#define LOCHNAGAR2_PIN_GF_AIF1_BCLK\t\t65\n#define LOCHNAGAR2_PIN_GF_AIF1_RXDAT\t\t66\n#define LOCHNAGAR2_PIN_GF_AIF1_LRCLK\t\t67\n#define LOCHNAGAR2_PIN_GF_AIF1_TXDAT\t\t68\n#define LOCHNAGAR2_PIN_GF_AIF2_BCLK\t\t69\n#define LOCHNAGAR2_PIN_GF_AIF2_RXDAT\t\t70\n#define LOCHNAGAR2_PIN_GF_AIF2_LRCLK\t\t71\n#define LOCHNAGAR2_PIN_GF_AIF2_TXDAT\t\t72\n#define LOCHNAGAR2_PIN_DSP_UART1_RX\t\t73\n#define LOCHNAGAR2_PIN_DSP_UART1_TX\t\t74\n#define LOCHNAGAR2_PIN_DSP_UART2_RX\t\t75\n#define LOCHNAGAR2_PIN_DSP_UART2_TX\t\t76\n#define LOCHNAGAR2_PIN_GF_UART2_RX\t\t77\n#define LOCHNAGAR2_PIN_GF_UART2_TX\t\t78\n#define LOCHNAGAR2_PIN_USB_UART_RX\t\t79\n#define LOCHNAGAR2_PIN_CDC_PDMCLK1\t\t80\n#define LOCHNAGAR2_PIN_CDC_PDMDAT1\t\t81\n#define LOCHNAGAR2_PIN_CDC_PDMCLK2\t\t82\n#define LOCHNAGAR2_PIN_CDC_PDMDAT2\t\t83\n#define LOCHNAGAR2_PIN_CDC_DMICCLK1\t\t84\n#define LOCHNAGAR2_PIN_CDC_DMICDAT1\t\t85\n#define LOCHNAGAR2_PIN_CDC_DMICCLK2\t\t86\n#define LOCHNAGAR2_PIN_CDC_DMICDAT2\t\t87\n#define LOCHNAGAR2_PIN_CDC_DMICCLK3\t\t88\n#define LOCHNAGAR2_PIN_CDC_DMICDAT3\t\t89\n#define LOCHNAGAR2_PIN_CDC_DMICCLK4\t\t90\n#define LOCHNAGAR2_PIN_CDC_DMICDAT4\t\t91\n#define LOCHNAGAR2_PIN_DSP_DMICCLK1\t\t92\n#define LOCHNAGAR2_PIN_DSP_DMICDAT1\t\t93\n#define LOCHNAGAR2_PIN_DSP_DMICCLK2\t\t94\n#define LOCHNAGAR2_PIN_DSP_DMICDAT2\t\t95\n#define LOCHNAGAR2_PIN_I2C2_SCL\t\t\t96\n#define LOCHNAGAR2_PIN_I2C2_SDA\t\t\t97\n#define LOCHNAGAR2_PIN_I2C3_SCL\t\t\t98\n#define LOCHNAGAR2_PIN_I2C3_SDA\t\t\t99\n#define LOCHNAGAR2_PIN_I2C4_SCL\t\t\t100\n#define LOCHNAGAR2_PIN_I2C4_SDA\t\t\t101\n#define LOCHNAGAR2_PIN_DSP_STANDBY\t\t102\n#define LOCHNAGAR2_PIN_CDC_MCLK1\t\t103\n#define LOCHNAGAR2_PIN_CDC_MCLK2\t\t104\n#define LOCHNAGAR2_PIN_DSP_CLKIN\t\t105\n#define LOCHNAGAR2_PIN_PSIA1_MCLK\t\t106\n#define LOCHNAGAR2_PIN_PSIA2_MCLK\t\t107\n#define LOCHNAGAR2_PIN_GF_GPIO1\t\t\t108\n#define LOCHNAGAR2_PIN_GF_GPIO5\t\t\t109\n#define LOCHNAGAR2_PIN_DSP_GPIO20\t\t110\n#define LOCHNAGAR2_PIN_NUM_GPIOS\t\t111\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}