 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: fsm_xp_top                          Date:  5-26-2017,  6:57PM
Device Used: XCR3256XL-12-PQ208
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
206/256 ( 80%) 424 /768  ( 55%) 422 /640  ( 66%) 145/256 ( 57%) 146/160 ( 91%)

** Function Block Resources **

Function  Mcells    FB Inps   Pterms    IO        GCK       
Block     Used/Tot  Used/Tot  Used/Tot  Used/Tot  Used/Tot  
FB1        15/16     25/40     48/48*    0/10      1/2
FB2        16/16*    25/40     40/48     0/10      1/2
FB3        12/16     38/40*    44/48     0/10      1/2
FB4        16/16*    12/40     19/48     8/ 9      1/2
FB5         9/16     38/40*    29/48     9/ 9*     0/2
FB6        10/16     38/40*    28/48     8/10      0/2
FB7        16/16*    16/40     22/48    10/10*     1/2
FB8        16/16*    23/40     24/48     7/10      1/2
FB9        16/16*    23/40     20/48     9/10      1/2
FB10       13/16     38/40*    40/48     3/10      0/2
FB11       13/16     35/40     37/48     6/ 9      1/2
FB12        9/16     36/40     19/48     7/10      1/2
FB13       16/16*    28/40     19/48     2/10      1/2
FB14       13/16     22/40     15/48     9/ 9*     0/2
FB15       10/16     15/40     14/48    10/10*     0/2
FB16        6/16     10/40      6/48     6/10      0/2
           -----    -------   -------    -----
Total     206/256   422/640   424/768   94/156

* - Resource is exhausted

** Local Control Term Resources **

        LCT0     LCT1     LCT2     LCT3     LCT4     LCT5     LCT6     LCT7
FB1                                                                             
FB2                                                                    uct1     
FB3                                                                    uct2     
FB4     oe                                  clk                        uct3     
FB5     oe       oe                         clk                                 
FB6     oe                                  clk                                 
FB7     oe                                  ce       clk      clk      uct4     
FB8     oe                                  ce       clk      clk               
FB9     oe                                  clk      clk                        
FB10                                        clk                                 
FB11    oe                                  clk                                 
FB12                                        clk                                 
FB13    oe                                  clk      clk                        
FB14                                        clk                                 
FB15                                                                            
FB16    oe                                                                      

Legend:
ce   - clock enable
clk  - clock
oe   - output enable
sr   - set/reset
uct1 - universal control term clock
uct2 - universal control term output enable
uct3 - universal control term preset
uct4 - universal control term reset
LCT0 - oe and/or sr can be mapped to this local control term
LCT1 - oe and/or sr can be mapped to this local control term
LCT2 - oe and/or sr can be mapped to this local control term
LCT3 - sr can be mapped to this local control term
LCT4 - ce and/or clk and/or sr can be mapped to this local control term
LCT5 - clk and/or sr can be mapped to this local control term
LCT6 - clk and/or oe can be mapped to this local control term
LCT7 - clk can be mapped to this local control term

** Global Control Resources **

GCK         UCLK        UOE         UPST        URST        
Used/Tot    Used/Tot    Used/Tot    Used/Tot    Used/Tot
1/4         1/1         1/1         1/1         1/1

GCK  - Global Clock
UCLK - Universal Control Term Clock
UOE  - Universal Control Term Output Enable
UPST - Universal Control Term Preset
URST - Universal Control Term Reset

Signal 'clk' mapped onto global clock net GCK0.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used     Total 
------------------------------------|-------------------------------------
Input         :   51          51    |  I/O              :   145      156
Output        :   45          45    |  GCK/I            :     1        4
Bidirectional :   49          49    |  
GCK           :    1           1    |  
                 ----        ----
        Total    146          146

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'fsm_xp_top.ise'.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<8>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA10' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA10' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA4' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA4' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA4' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA4' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA4' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA4' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA4' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA4' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA8' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<9>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<8>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA9' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA9' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA9' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA9' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA9' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA9' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA9' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<15>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<14>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<13>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<12>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<11>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<10>_MLTSRCEDGE\$WA1' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA9' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA10' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<10>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<11>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<12>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<13>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<14>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<15>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA10' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA10' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA10' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA10' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA10' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<8>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<9>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA7' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA7' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA7' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA7' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA7' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA7' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA7' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA7' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA6' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA6' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA6' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA6' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA6' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA6' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA6' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA6' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA2' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA5' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA5' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA5' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA5' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA5' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA5' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA5' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA5' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA12' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<10>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<11>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<12>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<13>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<14>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<15>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA12' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA12' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA12' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA12' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA12' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA12' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA12' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<8>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<9>_MLTSRCEDGE\$WA0' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<0>_MLTSRCEDGE\$WA11' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<10>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<11>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<12>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<13>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<14>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<15>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA11' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA11' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA11' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA11' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA11' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA11' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA11' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<8>_MLTSRCEDGE\$WA4' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<9>_MLTSRCEDGE\$WA3' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<1>_MLTSRCEDGE\$WA8' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<2>_MLTSRCEDGE\$WA8' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<3>_MLTSRCEDGE\$WA8' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<4>_MLTSRCEDGE\$WA8' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<5>_MLTSRCEDGE\$WA8' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<6>_MLTSRCEDGE\$WA8' is
   detected.  The logic is being translated to a mux implementation.
WARNING:Cpld:987 - An internal tristate buffer 'data_isa<7>_MLTSRCEDGE\$WA8' is
   detected.  The logic is being translated to a mux implementation.
INFO:Cpld:994 - Exhaustive fitting is trying pterm limit: 28 and input limit: 31
WARNING:Cpld - Unable to map all desired signals into function block, FB5.
   Buffering output signal data_isa<0> to allow all signals assigned to this
   function block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB5.
   Buffering output signal data_isa<3> to allow all signals assigned to this
   function block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB5.
   Buffering output signal data_isa<1> to allow all signals assigned to this
   function block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB5.
   Buffering output signal data_isa<7> to allow all signals assigned to this
   function block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB5.
   Buffering output signal data_isa<6> to allow all signals assigned to this
   function block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB5.
   Buffering output signal data_isa<4> to allow all signals assigned to this
   function block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB12.
   Buffering output signal nvram_we to allow all signals assigned to this
   function block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB12.
   Buffering output signal nvram_oe to allow all signals assigned to this
   function block to be placed.
*************************  Summary of Mapped Logic  ************************

** 94 Outputs **

Signal                                               Total Total Loc     Pin   Pin       Pin     Slew Reg Init
Name                                                 Pts   Inps          No.   Type      Use     Rate State
nvram_data<7>                                        2     2     FB4_1   197   I/O       I/O     FAST RESET
nvram_data<6>                                        2     2     FB4_2   196   I/O       I/O     FAST RESET
nvram_data<5>                                        2     2     FB4_3   195   I/O       I/O     FAST RESET
nvram_data<4>                                        2     2     FB4_4   194   I/O       I/O     FAST RESET
nvram_data<3>                                        2     2     FB4_5   193   I/O       I/O     FAST RESET
nvram_data<2>                                        2     2     FB4_12  192   I/O       I/O     FAST RESET
nvram_data<1>                                        2     2     FB4_13  190   I/O       I/O     FAST RESET
nvram_data<0>                                        2     2     FB4_15  188   I/O       I/O     FAST RESET
data_isa<0>                                          3     3     FB5_1   28    I/O       I/O     FAST RESET
data_isa<1>                                          3     3     FB5_2   29    I/O       I/O     FAST RESET
data_isa<2>                                          13    24    FB5_4   31    I/O       I/O     FAST RESET
data_isa<3>                                          3     3     FB5_5   33    I/O       I/O     FAST RESET
data_isa<4>                                          3     3     FB5_12  34    I/O       I/O     FAST RESET
data_isa<5>                                          13    24    FB5_13  35    I/O       I/O     FAST RESET
data_isa<6>                                          3     3     FB5_14  36    I/O       I/O     FAST RESET
data_isa<7>                                          3     3     FB5_15  37    I/O       I/O     FAST RESET
data_isa<8>                                          4     10    FB5_16  38    I/O       I/O     FAST RESET
data_isa<15>                                         3     8     FB6_1   78    I/O       I/O     FAST RESET
data_isa<14>                                         3     8     FB6_2   77    I/O       I/O     FAST RESET
data_isa<13>                                         3     8     FB6_3   76    I/O       I/O     FAST RESET
data_isa<12>                                         3     8     FB6_4   73    I/O       I/O     FAST RESET
data_isa<11>                                         3     8     FB6_5   71    I/O       I/O     FAST RESET
data_isa<10>                                         3     8     FB6_12  70    I/O       I/O     FAST RESET
data_isa<9>                                          3     8     FB6_13  69    I/O       I/O     FAST RESET
iq_o_syn                                             1     2     FB6_15  67    I/O       O       FAST 
data_max<0>                                          4     4     FB7_1   39    I/O       I/O     FAST RESET
data_max<1>                                          4     4     FB7_2   40    I/O       I/O     FAST RESET
data_max<2>                                          4     4     FB7_3   42    I/O       I/O     FAST RESET
data_max<3>                                          4     4     FB7_4   43    I/O       I/O     FAST RESET
data_max<4>                                          4     4     FB7_5   44    I/O       I/O     FAST RESET
data_max<5>                                          4     4     FB7_12  45    I/O       I/O     FAST RESET
data_max<6>                                          4     4     FB7_13  46    I/O       I/O     FAST RESET
data_max<7>                                          4     4     FB7_14  47    I/O       I/O     FAST RESET
data_max<8>                                          4     4     FB7_15  48    I/O       I/O     FAST RESET
data_max<9>                                          4     4     FB7_16  49    I/O       I/O     FAST RESET
data_max<15>                                         4     4     FB8_1   65    I/O       I/O     FAST RESET
data_max<14>                                         4     4     FB8_2   64    I/O       I/O     FAST RESET
data_max<13>                                         4     4     FB8_3   62    I/O       I/O     FAST RESET
data_max<12>                                         4     4     FB8_4   61    I/O       I/O     FAST RESET
data_max<11>                                         4     4     FB8_5   60    I/O       I/O     FAST RESET

Signal                                               Total Total Loc     Pin   Pin       Pin     Slew Reg Init
Name                                                 Pts   Inps          No.   Type      Use     Rate State
data_max<10>                                         4     4     FB8_12  59    I/O       I/O     FAST RESET
wdt_trg                                              1     6     FB8_16  55    I/O       O       FAST RESET
address_max<0>                                       3     3     FB9_1   153   I/O       I/O     FAST RESET
address_max<1>                                       3     3     FB9_2   154   I/O       I/O     FAST RESET
address_max<2>                                       3     3     FB9_3   159   I/O       I/O     FAST RESET
address_max<3>                                       3     3     FB9_4   160   I/O       I/O     FAST RESET
address_max<4>                                       3     3     FB9_5   161   I/O       I/O     FAST RESET
address_max<5>                                       3     3     FB9_12  162   I/O       I/O     FAST RESET
address_max<6>                                       3     3     FB9_13  163   I/O       I/O     FAST RESET
address_max<7>                                       3     3     FB9_14  164   I/O       I/O     FAST RESET
direction_245                                        2     2     FB9_16  167   I/O       O       FAST SET
cs                                                   2     22    FB10_12 146   I/O       O       FAST 
iocs16                                               2     6     FB10_13 145   I/O       O       FAST 
mrst                                                 1     2     FB10_16 141   I/O       O       FAST 
bale                                                 7     9     FB11_1  168   I/O       O       FAST RESET
brd                                                  5     7     FB11_2  169   I/O       O       FAST RESET
bwr                                                  6     7     FB11_3  170   I/O       O       FAST RESET
write_wdt_en                                         1     5     FB11_4  171   I/O       O       FAST RESET
data_out_enable                                      1     2     FB11_5  172   I/O       O       FAST RESET
load_buffer                                          2     6     FB11_13 175   I/O       O       FAST RESET
nvram_we                                             1     1     FB12_4  137   I/O       O       FAST 
nvram_oe                                             1     1     FB12_5  136   I/O       O       FAST 
nvram_cs                                             2     23    FB12_12 135   I/O       O       FAST 
nvram_ce                                             11    17    FB12_13 133   I/O       O       FAST 
led_lpt                                              3     2     FB12_14 132   I/O       O       FAST SET
led_kvr                                              1     1     FB12_15 131   I/O       O       FAST RESET
led_rad                                              1     2     FB12_16 130   I/O       O       FAST RESET
nvram_address<20>                                    3     5     FB13_15 90    I/O       O       FAST RESET
nvram_address<19>                                    3     3     FB13_16 91    I/O       O       FAST 
nvram_address<0>                                     2     1     FB14_1  129   I/O       O       FAST 
nvram_address<1>                                     2     1     FB14_2  128   I/O       O       FAST 
nvram_address<2>                                     2     1     FB14_4  126   I/O       O       FAST 
nvram_address<3>                                     2     1     FB14_5  124   I/O       O       FAST 
nvram_address<4>                                     2     1     FB14_12 123   I/O       O       FAST 
nvram_address<5>                                     2     1     FB14_13 122   I/O       O       FAST 
nvram_address<6>                                     2     1     FB14_14 121   I/O       O       FAST 
nvram_address<7>                                     2     1     FB14_15 120   I/O       O       FAST 
nvram_address<8>                                     2     1     FB14_16 119   I/O       O       FAST 
nvram_address<18>                                    3     3     FB15_1  92    I/O       O       FAST 
nvram_address<17>                                    3     3     FB15_2  93    I/O       O       FAST 

Signal                                               Total Total Loc     Pin   Pin       Pin     Slew Reg Init
Name                                                 Pts   Inps          No.   Type      Use     Rate State
nvram_address<16>                                    3     3     FB15_3  95    I/O       O       FAST 
nvram_address<15>                                    3     3     FB15_4  96    I/O       O       FAST 
nvram_address<14>                                    2     1     FB15_5  97    I/O       O       FAST 
nvram_address<13>                                    2     1     FB15_12 98    I/O       O       FAST 
nvram_address<12>                                    2     1     FB15_13 99    I/O       O       FAST 
nvram_address<11>                                    2     1     FB15_14 100   I/O       O       FAST 
nvram_address<10>                                    2     1     FB15_15 101   I/O       O       FAST 
nvram_address<9>                                     2     1     FB15_16 102   I/O       O       FAST 
led_pwr_good_tps                                     1     1     FB16_1  118   I/O       O       FAST 
led_wdt                                              1     1     FB16_2  117   I/O       O       FAST 
test2                                                1     5     FB16_3  115   I/O       O       FAST 
master_enable                                        1     2     FB16_5  113   I/O       O       FAST 
reset_CPU                                            1     1     FB16_13 111   I/O       I/O     FAST 
led_master_enable                                    1     2     FB16_15 109   I/O       O       FAST 

** 112 Buried Nodes **

Signal                                               Total Total Loc     Reg Init
Name                                                 Pts   Inps          State
Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000   1     0     FB1_1   RESET
adr_latched<3>                                       1     0     FB1_2   RESET
Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000   1     0     FB1_3   RESET
adr_latched<5>                                       1     0     FB1_4   RESET
adr_latched<6>                                       1     0     FB1_5   RESET
I2/load_data                                         1     6     FB1_7   RESET
I2/led_kvr                                           2     15    FB1_8   RESET
I2/curstate_FSM_FFd5                                 10    17    FB1_9   RESET
I2/curstate_FSM_FFd6                                 15    19    FB1_10  RESET
I2/curstate_FSM_FFd1                                 26    24    FB1_11  SET
Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001   1     0     FB1_12  RESET
adr_latched<8>                                       1     0     FB1_13  RESET
Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001   1     0     FB1_14  RESET
Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000   1     0     FB1_15  RESET
Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001   1     0     FB1_16  RESET
Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001   1     1     FB2_1   RESET
Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000  1     1     FB2_2   RESET
Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001   1     1     FB2_3   RESET
Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000   1     1     FB2_4   RESET
Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001   1     1     FB2_5   RESET
I2/curstate_FSM_FFd2                                 12    17    FB2_6   RESET
N_PZ_1473                                            8     11    FB2_7   
N_PZ_1574                                            4     11    FB2_8   
I2/curstate_FSM_FFd3                                 10    11    FB2_9   RESET
I2/curstate_FSM_FFd4                                 7     6     FB2_10  RESET
master_enable2_previous                              2     1     FB2_11  SET
Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000   1     1     FB2_12  RESET
Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001   1     1     FB2_13  RESET
Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000   1     1     FB2_14  RESET
Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001   1     1     FB2_15  RESET
Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000   1     1     FB2_16  RESET
Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000   1     0     FB3_1   RESET
Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001   1     0     FB3_2   RESET
Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000   1     0     FB3_3   RESET
Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001   1     0     FB3_4   RESET
data_isa<1>_BUFR                                     10    21    FB3_6   
data_isa<7>_BUFR                                     11    22    FB3_7   
data_isa<3>_BUFR                                     12    21    FB3_8   
N_PZ_2896                                            13    17    FB3_9   
N89                                                  2     5     FB3_10  

Signal                                               Total Total Loc     Reg Init
Name                                                 Pts   Inps          State
master_enable2                                       3     7     FB3_11  SET
reg_rd                                               1     3     FB3_15  RESET
nvram_oe_BUFR                                        2     4     FB3_16  
mode_register<6>                                     2     4     FB4_6   RESET
mode_register<5>                                     2     4     FB4_7   RESET
mode_register<4>                                     2     4     FB4_8   RESET
mode_register<3>                                     2     4     FB4_9   RESET
mode_register<2>                                     2     4     FB4_10  RESET
mode_register<1>                                     2     4     FB4_11  RESET
mode_register<0>                                     2     4     FB4_14  RESET
mode_register<7>                                     2     4     FB4_16  RESET
data_isa<6>_BUFR                                     10    21    FB6_10  
data_isa<0>_BUFR                                     10    22    FB6_11  
address_max_fsm<4>                                   2     2     FB7_6   RESET
address_max_fsm<3>                                   2     2     FB7_7   RESET
address_max_fsm<2>                                   2     2     FB7_8   RESET
address_max_fsm<1>                                   2     2     FB7_9   RESET
address_max_fsm<0>                                   2     2     FB7_10  RESET
wdt_enable                                           2     3     FB7_11  RESET
reg_wr                                               1     3     FB8_6   RESET
N_PZ_1472                                            2     5     FB8_7   
N_PZ_1309                                            2     5     FB8_8   
N_PZ_1310                                            2     6     FB8_9   
I2/write_lpt_en                                      1     5     FB8_10  RESET
I2/load_address                                      1     5     FB8_11  RESET
I6/Mtrien_nvram_address<20>                          2     2     FB8_13  RESET
nvram_we_BUFR                                        2     4     FB8_14  
I6/Mtrien_nvram_data                                 2     6     FB8_15  RESET
led_rad_sig                                          1     1     FB9_6   RESET
reset_CPU_not0001                                    2     4     FB9_7   
master_enable1                                       2     4     FB9_8   RESET
address_max_fsm<7>                                   2     2     FB9_9   RESET
address_max_fsm<6>                                   2     2     FB9_10  RESET
address_max_fsm<5>                                   2     2     FB9_11  RESET
N_PZ_2834                                            1     3     FB9_15  
page_register<1>                                     2     4     FB10_4  RESET
page_register<0>                                     2     4     FB10_5  RESET
read_page_register                                   4     29    FB10_6  
read_mode_register                                   4     29    FB10_7  
read_led_register                                    4     29    FB10_8  

Signal                                               Total Total Loc     Reg Init
Name                                                 Pts   Inps          State
read_jumper_register                                 4     29    FB10_9  
read_id2_register                                    4     29    FB10_10 
read_id1_register                                    4     29    FB10_11 
N_PZ_2876                                            4     27    FB10_14 
N_PZ_1066                                            4     30    FB10_15 
data_isa<4>_BUFR                                     10    19    FB11_6  
page_register<7>                                     2     4     FB11_7  RESET
page_register<6>                                     2     4     FB11_8  RESET
page_register<5>                                     2     4     FB11_9  RESET
page_register<4>                                     2     4     FB11_10 RESET
page_register<3>                                     2     4     FB11_11 RESET
page_register<2>                                     2     4     FB11_14 RESET
N_PZ_877                                             2     23    FB12_10 
N_PZ_1377                                            13    29    FB12_11 
data_max_reg_in<5>                                   3     10    FB13_1  RESET
data_max_reg_in<4>                                   3     10    FB13_2  RESET
data_max_reg_in<3>                                   3     10    FB13_3  RESET
data_max_reg_in<2>                                   3     10    FB13_4  RESET
data_max_reg_in<1>                                   3     10    FB13_5  RESET
data_max_reg_in<14>                                  3     10    FB13_6  RESET
data_max_reg_in<13>                                  3     10    FB13_7  RESET
data_max_reg_in<12>                                  3     10    FB13_8  RESET
data_max_reg_in<11>                                  3     10    FB13_9  RESET
data_max_reg_in<10>                                  3     10    FB13_10 RESET
data_max_reg_in<0>                                   3     10    FB13_11 RESET
data_max_reg_in<15>                                  3     10    FB13_12 RESET
ms_in                                                0     0     FB13_13 RESET
xp_present_in                                        0     0     FB13_14 RESET
data_max_reg_in<6>                                   3     10    FB14_3  RESET
data_max_reg_in<9>                                   3     10    FB14_9  RESET
data_max_reg_in<8>                                   3     10    FB14_10 RESET
data_max_reg_in<7>                                   3     10    FB14_11 RESET

** 52 Inputs **

Signal                                               Loc     Pin   Pin       Pin     
Name                                                         No.   Type      Use     
clk                                                          181   GCK/I     GCK              
address_isa<2>                                       FB1_1   6     I/O       I                
address_isa<3>                                       FB1_2   7     I/O       I                
address_isa<4>                                       FB1_3   8     I/O       I                
address_isa<5>                                       FB1_4   9     I/O       I                
address_isa<6>                                       FB1_5   10    I/O       I                
address_isa<7>                                       FB1_12  11    I/O       I                
address_isa<8>                                       FB1_13  12    I/O       I                
address_isa<9>                                       FB1_14  13    I/O       I                
address_isa<10>                                      FB1_15  15    I/O       I                
address_isa<11>                                      FB1_16  16    I/O       I                
address_isa<1>                                       FB2_1   4     I/O       I                
address_isa<0>                                       FB2_2   3     I/O       I                
address_isa<23>                                      FB2_3   206   I/O       I                
address_isa<22>                                      FB2_4   205   I/O       I                
address_isa<21>                                      FB2_5   204   I/O       I                
address_isa<20>                                      FB2_12  203   I/O       I                
address_isa<19>                                      FB2_13  202   I/O       I                
address_isa<18>                                      FB2_14  201   I/O       I                
address_isa<17>                                      FB2_15  199   I/O       I                
address_isa<16>                                      FB2_16  198   I/O       I                
address_isa<12>                                      FB3_1   17    I/O       I                
address_isa<13>                                      FB3_2   18    I/O       I                
address_isa<14>                                      FB3_3   19    I/O       I                
address_isa<15>                                      FB3_4   20    I/O       I                
base_addr_jp<0>                                      FB3_5   21    I/O       I                
base_addr_jp<1>                                      FB3_12  22    I/O       I                
wdt_sig_stari                                        FB6_14  68    I/O       I                
iq_i_syn                                             FB6_16  66    I/O       I                
wdt_out_stari                                        FB8_15  56    I/O       I                
iowr                                                 FB10_1  151   I/O       I                
iord                                                 FB10_2  150   I/O       I                
pwr_good_tps                                         FB10_3  149   I/O       I                
aen                                                  FB10_4  148   I/O       I                
cw6                                                  FB10_5  147   I/O       I                
reset                                                FB10_14 144   I/O       I                
cw7                                                  FB10_15 142   I/O       I                
rst_dof_dsbl                                         FB11_12 173   I/O       I                
power_supply_24V                                     FB11_15 177   I/O       I                
nvram_rst                                            FB12_1  140   I/O       I                

Signal                                               Loc     Pin   Pin       Pin     
Name                                                         No.   Type      Use     
smemw                                                FB12_2  139   I/O       I                
smemr                                                FB12_3  138   I/O       I                
xp_address<0>                                        FB13_1  79    I/O       I                
xp_address<1>                                        FB13_2  80    I/O       I                
xp_address<2>                                        FB13_3  81    I/O       I                
xp_address<3>                                        FB13_4  84    I/O       I                
xp_address<4>                                        FB13_5  86    I/O       I                
xp_address<5>                                        FB13_12 87    I/O       I                
xp_address<6>                                        FB13_13 88    I/O       I                
xp_address<7>                                        FB13_14 89    I/O       I                
rst_taster                                           FB16_4  114   I/O       I                
ale                                                  FB16_16 108   I/O       I                

Legend:
Pin No. - ~ - User Assigned
PU          - Pull Up
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input            GCK - Global clock
               O  - Output           (b) - Buried macrocell
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               25/15
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  0/8
Number of PLA product terms used/remaining:                   48/0
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000
                              1     FB1_1   6    I/O     I     
adr_latched<3>                1     FB1_2   7    I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000
                              1     FB1_3   8    I/O     I     
adr_latched<5>                1     FB1_4   9    I/O     I     
adr_latched<6>                1     FB1_5   10   I/O     I     
(unused)                      0     FB1_6        (b)           
I2/load_data                  1     FB1_7        (b)     (b)   clk
I2/led_kvr                    2     FB1_8        (b)     (b)   clk
I2/curstate_FSM_FFd5          10    FB1_9        (b)     (b)   clk
I2/curstate_FSM_FFd6          15    FB1_10       (b)     (b)   clk
I2/curstate_FSM_FFd1          26    FB1_11       (b)     (b)   clk
Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001
                              1     FB1_12  11   I/O     I     
adr_latched<8>                1     FB1_13  12   I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001
                              1     FB1_14  13   I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000
                              1     FB1_15  15   I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001
                              1     FB1_16  16   I/O     I     

Signals Used by Logic in Function Block
  1: I2/curstate_FSM_FFd1                                10: Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000  18: address_max_fsm<3> 
  2: I2/curstate_FSM_FFd2                                11: N_PZ_1309                                            19: address_max_fsm<4> 
  3: I2/curstate_FSM_FFd3                                12: N_PZ_1310                                            20: address_max_fsm<5> 
  4: I2/curstate_FSM_FFd4                                13: N_PZ_1472                                            21: address_max_fsm<6> 
  5: I2/curstate_FSM_FFd5                                14: N_PZ_1473                                            22: address_max_fsm<7> 
  6: I2/curstate_FSM_FFd6                                15: address_max_fsm<0>                                   23: adr_latched<3> 
  7: I2/led_kvr                                          16: address_max_fsm<1>                                   24: reg_rd 
  8: Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000  17: address_max_fsm<2>                                   25: reg_wr 
  9: Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
I2/load_data      XXXXXX.................................. 6       
I2/led_kvr        XXXXXXX.......XXXXXXXX.................. 15      
I2/curstate_FSM_FFd5 
                  XXXXXX.....XXXXXXXXXXX.................. 17      
I2/curstate_FSM_FFd6 
                  XXXXXX.XXX....XXXXXXXXX.X............... 19      
I2/curstate_FSM_FFd1 
                  XXXXXX.XXXXXXXXXXXXXXXXXX............... 24      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               25/15
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  1/7
Number of PLA product terms used/remaining:                   40/8
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001
                              1     FB2_1   4    I/O     I     
Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000
                              1     FB2_2   3    I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001
                              1     FB2_3   206  I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000
                              1     FB2_4   205  I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001
                              1     FB2_5   204  I/O     I     
I2/curstate_FSM_FFd2          12    FB2_6        (b)     (b)   clk
N_PZ_1473                     8     FB2_7        (b)     (b)   
N_PZ_1574                     4     FB2_8        (b)     (b)   
I2/curstate_FSM_FFd3          10    FB2_9        (b)     (b)   clk
I2/curstate_FSM_FFd4          7     FB2_10       (b)     (b)   clk
master_enable2_previous       2     FB2_11       (b)     (b)   clk
Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000
                              1     FB2_12  203  I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001
                              1     FB2_13  202  I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000
                              1     FB2_14  201  I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001
                              1     FB2_15  199  I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000
                              1     FB2_16  198  I/O     I     

Signals Used by Logic in Function Block
  1: I2/curstate_FSM_FFd1                                 10: N_PZ_1309           18: address_max_fsm<5> 
  2: I2/curstate_FSM_FFd2                                 11: N_PZ_1310           19: address_max_fsm<6> 
  3: I2/curstate_FSM_FFd3                                 12: N_PZ_1574           20: address_max_fsm<7> 
  4: I2/curstate_FSM_FFd4                                 13: address_max_fsm<0>  21: adr_latched<3> 
  5: I2/curstate_FSM_FFd5                                 14: address_max_fsm<1>  22: ale 
  6: I2/curstate_FSM_FFd6                                 15: address_max_fsm<2>  23: master_enable2 
  7: Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000   16: address_max_fsm<3>  24: reg_rd 
  8: Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001   17: address_max_fsm<4>  25: reg_wr 
  9: Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
I2/curstate_FSM_FFd2 
                  XXXXXX...XXXXXXXXXXX.................... 17      
N_PZ_1473         XX.XXXXXX...........X..XX............... 11      
N_PZ_1574         XXXXX.XXX...........X..XX............... 11      
I2/curstate_FSM_FFd3 
                  XXXXXXXXX...........X..X................ 11      
I2/curstate_FSM_FFd4 
                  XXXXXX.................................. 6       
master_enable2_previous 
                  ......................X................. 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               38/2
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  1/7
Number of PLA product terms used/remaining:                   44/4
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000
                              1     FB3_1   17   I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001
                              1     FB3_2   18   I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000
                              1     FB3_3   19   I/O     I     
Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001
                              1     FB3_4   20   I/O     I     
(unused)                      0     FB3_5   21   I/O     I     
data_isa<1>_BUFR              10    FB3_6        (b)     (b)   
data_isa<7>_BUFR              11    FB3_7        (b)     (b)   
data_isa<3>_BUFR              12    FB3_8        (b)     (b)   
N_PZ_2896                     13    FB3_9        (b)     (b)   
N89                           2     FB3_10       (b)     (b)   
master_enable2                3     FB3_11       (b)     (b)   clk
(unused)                      0     FB3_12  22   I/O     I     
(unused)                      0     FB3_13  24   I/O           
(unused)                      0     FB3_14  25   I/O           
reg_rd                        1     FB3_15  26   I/O     (b)   clk
nvram_oe_BUFR                 2     FB3_16  27   I/O     (b)   

Signals Used by Logic in Function Block
  1: Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000   14: master_enable2_previous  27: read_id1_register 
  2: Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001   15: mode_register<1>         28: read_id2_register 
  3: Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000  16: mode_register<3>         29: read_jumper_register 
  4: N_PZ_1377                                            17: mode_register<7>         30: read_led_register 
  5: adr_latched<3>                                       18: ms_in                    31: read_mode_register 
  6: aen                                                  19: nvram_ce                 32: read_page_register 
  7: base_addr_jp<0>                                      20: nvram_cs                 33: reg_rd 
  8: cs                                                   21: nvram_data<1>.PIN        34: smemr 
  9: cw7                                                  22: nvram_data<3>.PIN        35: test2 
 10: data_max_reg_in<1>                                   23: nvram_data<7>.PIN        36: xp_address<1> 
 11: data_max_reg_in<3>                                   24: page_register<1>         37: xp_address<3> 
 12: data_max_reg_in<7>                                   25: page_register<3>         38: xp_address<7> 
 13: iord                                                 26: page_register<7>        

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
data_isa<1>_BUFR  XXXXX.X..X..X.X...XXX..X...XX.XXXXXX.... 21      
data_isa<7>_BUFR  XXXXX...X..XX...X.XX..X..XX.XXXXXXX..X.. 22      
data_isa<3>_BUFR  XXXXX.....X.X..X..XX.X..X.X.XXXXXXX.X... 21      
N_PZ_2896         XXXXX.......X.....XX......XXXXXXXXX..... 17      
N89               XXX.X...........................X....... 5       
master_enable2    XXX.X........X...X..............X....... 7       
reg_rd            .....X.X....X........................... 3       
nvram_oe_BUFR     ............X.....XX.............X...... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               12/28
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  3/5
Number of PLA product terms used/remaining:                   19/29
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
nvram_data<7>                 2     FB4_1   197  I/O     I/O   clk
nvram_data<6>                 2     FB4_2   196  I/O     I/O   clk
nvram_data<5>                 2     FB4_3   195  I/O     I/O   clk
nvram_data<4>                 2     FB4_4   194  I/O     I/O   clk
nvram_data<3>                 2     FB4_5   193  I/O     I/O   clk
mode_register<6>              2     FB4_6        (b)     (b)   
mode_register<5>              2     FB4_7        (b)     (b)   
mode_register<4>              2     FB4_8        (b)     (b)   
mode_register<3>              2     FB4_9        (b)     (b)   
mode_register<2>              2     FB4_10       (b)     (b)   
mode_register<1>              2     FB4_11       (b)     (b)   
nvram_data<2>                 2     FB4_12  192  I/O     I/O   clk
nvram_data<1>                 2     FB4_13  190  I/O     I/O   clk
mode_register<0>              2     FB4_14  189  TDO/I/O (b)   
nvram_data<0>                 2     FB4_15  188  I/O     I/O   clk
mode_register<7>              2     FB4_16  187  I/O     (b)   

Signals Used by Logic in Function Block
  1: I6/Mtrien_nvram_data                                  5: data_isa<0>.PIN    9: data_isa<4>.PIN 
  2: Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000    6: data_isa<1>.PIN   10: data_isa<5>.PIN 
  3: Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000   7: data_isa<2>.PIN   11: data_isa<6>.PIN 
  4: N_PZ_2876                                             8: data_isa<3>.PIN   12: data_isa<7>.PIN 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
nvram_data<7>     X..........X............................ 2       
nvram_data<6>     X.........X............................. 2       
nvram_data<5>     X........X.............................. 2       
nvram_data<4>     X.......X............................... 2       
nvram_data<3>     X......X................................ 2       
mode_register<6>  .XXX......X............................. 4       
mode_register<5>  .XXX.....X.............................. 4       
mode_register<4>  .XXX....X............................... 4       
mode_register<3>  .XXX...X................................ 4       
mode_register<2>  .XXX..X................................. 4       
mode_register<1>  .XXX.X.................................. 4       
nvram_data<2>     X.....X................................. 2       
nvram_data<1>     X....X.................................. 2       
mode_register<0>  .XXXX................................... 4       
nvram_data<0>     X...X................................... 2       
mode_register<7>  .XXX.......X............................ 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               38/2
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  3/5
Number of PLA product terms used/remaining:                   29/19
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
data_isa<0>                   3     FB5_1   28   I/O     I/O   
data_isa<1>                   3     FB5_2   29   I/O     I/O   
(unused)                      0     FB5_3   30   TCK/I/O       
data_isa<2>                   13    FB5_4   31   I/O     I/O   
data_isa<3>                   3     FB5_5   33   I/O     I/O   
(unused)                      0     FB5_6        (b)           
(unused)                      0     FB5_7        (b)           
(unused)                      0     FB5_8        (b)           
(unused)                      0     FB5_9        (b)           
(unused)                      0     FB5_10       (b)           
(unused)                      0     FB5_11       (b)           
data_isa<4>                   3     FB5_12  34   I/O     I/O   
data_isa<5>                   13    FB5_13  35   I/O     I/O   
data_isa<6>                   3     FB5_14  36   I/O     I/O   
data_isa<7>                   3     FB5_15  37   I/O     I/O   
data_isa<8>                   4     FB5_16  38   I/O     I/O   

Signals Used by Logic in Function Block
  1: Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000   14: data_isa<6>_BUFR    27: power_supply_24V 
  2: Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001   15: data_isa<7>_BUFR    28: read_id2_register 
  3: Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000  16: data_max_reg_in<2>  29: read_jumper_register 
  4: N89                                                  17: data_max_reg_in<5>  30: read_led_register 
  5: N_PZ_1066                                            18: data_max_reg_in<8>  31: read_mode_register 
  6: N_PZ_1377                                            19: iord                32: read_page_register 
  7: N_PZ_2896                                            20: mode_register<5>    33: reg_rd 
  8: adr_latched<3>                                       21: nvram_ce            34: reg_wr 
  9: base_addr_jp<1>                                      22: nvram_cs            35: smemr 
 10: data_isa<0>_BUFR                                     23: nvram_data<2>.PIN   36: test2 
 11: data_isa<1>_BUFR                                     24: nvram_data<5>.PIN   37: xp_address<2> 
 12: data_isa<3>_BUFR                                     25: page_register<2>    38: xp_address<5> 
 13: data_isa<4>_BUFR                                     26: page_register<5>   

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
data_isa<0>       ......X..X.......................X...... 3       
data_isa<1>       ......X...X......................X...... 3       
data_isa<2>       XXXXXXXXX......X..X.XXX.X..XXX.XXXXXX... 24      
data_isa<3>       ......X....X.....................X...... 3       
data_isa<4>       ......X.....X....................X...... 3       
data_isa<5>       XXXX.XXX........X.XXXX.X.X.XXXXXXXXX.X.. 24      
data_isa<6>       ......X......X...................X...... 3       
data_isa<7>       ......X.......X..................X...... 3       
data_isa<8>       XXXX...X.........X........X.....XX.X.... 10      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               38/2
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  2/6
Number of PLA product terms used/remaining:                   28/20
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
data_isa<15>                  3     FB6_1   78   I/O     I/O   
data_isa<14>                  3     FB6_2   77   I/O     I/O   
data_isa<13>                  3     FB6_3   76   I/O     I/O   
data_isa<12>                  3     FB6_4   73   I/O     I/O   
data_isa<11>                  3     FB6_5   71   I/O     I/O   
(unused)                      0     FB6_6        (b)           
(unused)                      0     FB6_7        (b)           
(unused)                      0     FB6_8        (b)           
(unused)                      0     FB6_9        (b)           
data_isa<6>_BUFR              10    FB6_10       (b)     (b)   
data_isa<0>_BUFR              10    FB6_11       (b)     (b)   
data_isa<10>                  3     FB6_12  70   I/O     I/O   
data_isa<9>                   3     FB6_13  69   I/O     I/O   
(unused)                      0     FB6_14  68   I/O     I     
iq_o_syn                      1     FB6_15  67   I/O     O     
(unused)                      0     FB6_16  66   I/O     I     

Signals Used by Logic in Function Block
  1: Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000   14: data_max_reg_in<15>  27: page_register<6> 
  2: Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001   15: data_max_reg_in<6>   28: read_jumper_register 
  3: Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000  16: data_max_reg_in<9>   29: read_led_register 
  4: N89                                                  17: iord                 30: read_mode_register 
  5: N_PZ_1377                                            18: iq_i_syn             31: read_page_register 
  6: adr_latched<3>                                       19: master_enable2       32: reg_rd 
  7: cw6                                                  20: mode_register<0>     33: reg_wr 
  8: data_max_reg_in<0>                                   21: mode_register<6>     34: smemr 
  9: data_max_reg_in<10>                                  22: nvram_ce             35: test2 
 10: data_max_reg_in<11>                                  23: nvram_cs             36: wdt_enable 
 11: data_max_reg_in<12>                                  24: nvram_data<0>.PIN    37: xp_address<0> 
 12: data_max_reg_in<13>                                  25: nvram_data<6>.PIN    38: xp_address<6> 
 13: data_max_reg_in<14>                                  26: page_register<0>    

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
data_isa<15>      XXXX.X.......X.................XX....... 8       
data_isa<14>      XXXX.X......X..................XX....... 8       
data_isa<13>      XXXX.X.....X...................XX....... 8       
data_isa<12>      XXXX.X....X....................XX....... 8       
data_isa<11>      XXXX.X...X.....................XX....... 8       
data_isa<6>_BUFR  XXX.XXX.......X.X...XXX.X.XXXXXX.XX..X.. 21      
data_isa<0>_BUFR  XXXXXX.X........X..X.XXX.X.XXXXX.XXXX... 22      
data_isa<10>      XXXX.X..X......................XX....... 8       
data_isa<9>       XXXX.X.........X...............XX....... 8       
iq_o_syn          .................XX..................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               16/24
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  5/3
Number of PLA product terms used/remaining:                   22/26
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
data_max<0>                   4     FB7_1   39   I/O     I/O   
data_max<1>                   4     FB7_2   40   I/O     I/O   
data_max<2>                   4     FB7_3   42   I/O     I/O   
data_max<3>                   4     FB7_4   43   I/O     I/O   
data_max<4>                   4     FB7_5   44   I/O     I/O   
address_max_fsm<4>            2     FB7_6        (b)     (b)   
address_max_fsm<3>            2     FB7_7        (b)     (b)   
address_max_fsm<2>            2     FB7_8        (b)     (b)   
address_max_fsm<1>            2     FB7_9        (b)     (b)   
address_max_fsm<0>            2     FB7_10       (b)     (b)   
wdt_enable                    2     FB7_11       (b)     (b)   clk
data_max<5>                   4     FB7_12  45   I/O     I/O   
data_max<6>                   4     FB7_13  46   I/O     I/O   
data_max<7>                   4     FB7_14  47   I/O     I/O   
data_max<8>                   4     FB7_15  48   I/O     I/O   
data_max<9>                   4     FB7_16  49   I/O     I/O   

Signals Used by Logic in Function Block
  1: I2/load_address    7: data_isa<4>       12: data_isa<9> 
  2: I2/load_data       8: data_isa<5>       13: data_out_enable 
  3: data_isa<0>        9: data_isa<6>       14: master_enable 
  4: data_isa<1>       10: data_isa<7>       15: wdt_enable 
  5: data_isa<2>       11: data_isa<8>       16: write_wdt_en 
  6: data_isa<3>      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
data_max<0>       .XX.........XX.......................... 4       
data_max<1>       .X.X........XX.......................... 4       
data_max<2>       .X..X.......XX.......................... 4       
data_max<3>       .X...X......XX.......................... 4       
data_max<4>       .X....X.....XX.......................... 4       
address_max_fsm<4> 
                  X.....X................................. 2       
address_max_fsm<3> 
                  X....X.................................. 2       
address_max_fsm<2> 
                  X...X................................... 2       
address_max_fsm<1> 
                  X..X.................................... 2       
address_max_fsm<0> 
                  X.X..................................... 2       
wdt_enable        ..X...........XX........................ 3       
data_max<5>       .X.....X....XX.......................... 4       
data_max<6>       .X......X...XX.......................... 4       
data_max<7>       .X.......X..XX.......................... 4       
data_max<8>       .X........X.XX.......................... 4       
data_max<9>       .X.........XXX.......................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               23/17
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  4/4
Number of PLA product terms used/remaining:                   24/24
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
data_max<15>                  4     FB8_1   65   I/O     I/O   
data_max<14>                  4     FB8_2   64   I/O     I/O   
data_max<13>                  4     FB8_3   62   I/O     I/O   
data_max<12>                  4     FB8_4   61   I/O     I/O   
data_max<11>                  4     FB8_5   60   I/O     I/O   
reg_wr                        1     FB8_6        (b)     (b)   clk
N_PZ_1472                     2     FB8_7        (b)     (b)   
N_PZ_1309                     2     FB8_8        (b)     (b)   
N_PZ_1310                     2     FB8_9        (b)     (b)   
I2/write_lpt_en               1     FB8_10       (b)     (b)   clk
I2/load_address               1     FB8_11       (b)     (b)   clk
data_max<10>                  4     FB8_12  59   I/O     I/O   
I6/Mtrien_nvram_address<20>   2     FB8_13  58   I/O     (b)   
nvram_we_BUFR                 2     FB8_14  57   I/O     (b)   
I6/Mtrien_nvram_data          2     FB8_15  56   I/O     I     clk
wdt_trg                       1     FB8_16  55   I/O     O     clk

Signals Used by Logic in Function Block
  1: I2/curstate_FSM_FFd1   9: N_PZ_877          17: data_isa<15> 
  2: I2/curstate_FSM_FFd2  10: aen               18: data_out_enable 
  3: I2/curstate_FSM_FFd3  11: cs                19: iowr 
  4: I2/curstate_FSM_FFd4  12: data_isa<10>      20: master_enable 
  5: I2/curstate_FSM_FFd5  13: data_isa<11>      21: nvram_ce 
  6: I2/curstate_FSM_FFd6  14: data_isa<12>      22: nvram_cs 
  7: I2/load_data          15: data_isa<13>      23: smemw 
  8: N_PZ_1377             16: data_isa<14>     

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
data_max<15>      ......X.........XX.X.................... 4       
data_max<14>      ......X........X.X.X.................... 4       
data_max<13>      ......X.......X..X.X.................... 4       
data_max<12>      ......X......X...X.X.................... 4       
data_max<11>      ......X.....X....X.X.................... 4       
reg_wr            .........XX.......X..................... 3       
N_PZ_1472         XXXXX................................... 5       
N_PZ_1309         .XXXXX.................................. 5       
N_PZ_1310         XXXXXX.................................. 6       
I2/write_lpt_en   XX.XXX.................................. 5       
I2/load_address   XX.XXX.................................. 5       
data_max<10>      ......X....X.....X.X.................... 4       
I6/Mtrien_nvram_address<20> 
                  .......XX............................... 2       
nvram_we_BUFR     .......XX.........X...X................. 4       
I6/Mtrien_nvram_data 
                  .......XX.........X.XXX................. 6       
wdt_trg           XXXXXX.................................. 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB9  ***********************************
Number of function block inputs used/remaining:               23/17
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  3/5
Number of PLA product terms used/remaining:                   20/28
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
address_max<0>                3     FB9_1   153  I/O     I/O   
address_max<1>                3     FB9_2   154  I/O     I/O   
address_max<2>                3     FB9_3   159  I/O     I/O   
address_max<3>                3     FB9_4   160  I/O     I/O   
address_max<4>                3     FB9_5   161  I/O     I/O   
led_rad_sig                   1     FB9_6        (b)     (b)   
reset_CPU_not0001             2     FB9_7        (b)     (b)   
master_enable1                2     FB9_8        (b)     (b)   clk
address_max_fsm<7>            2     FB9_9        (b)     (b)   
address_max_fsm<6>            2     FB9_10       (b)     (b)   
address_max_fsm<5>            2     FB9_11       (b)     (b)   
address_max<5>                3     FB9_12  162  I/O     I/O   
address_max<6>                3     FB9_13  163  I/O     I/O   
address_max<7>                3     FB9_14  164  I/O     I/O   
N_PZ_2834                     1     FB9_15  166  I/O     (b)   
direction_245                 2     FB9_16  167  I/O     O     clk

Signals Used by Logic in Function Block
  1: I2/load_address    9: data_isa<4>       17: ms_in 
  2: N_PZ_1309         10: data_isa<5>       18: nvram_rst 
  3: N_PZ_1310         11: data_isa<6>       19: reset 
  4: bale              12: data_isa<7>       20: rst_taster 
  5: data_isa<0>       13: master_enable     21: wdt_enable 
  6: data_isa<1>       14: mode_register<5>  22: wdt_out_stari 
  7: data_isa<2>       15: mode_register<6>  23: xp_present_in 
  8: data_isa<3>       16: mode_register<7> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
address_max<0>    X...X.......X........................... 3       
address_max<1>    X....X......X........................... 3       
address_max<2>    X.....X.....X........................... 3       
address_max<3>    X......X....X........................... 3       
address_max<4>    X.......X...X........................... 3       
led_rad_sig       ...X.................................... 1       
reset_CPU_not0001 
                  .................X.XXX.................. 4       
master_enable1    ................X.X..XX................. 4       
address_max_fsm<7> 
                  X..........X............................ 2       
address_max_fsm<6> 
                  X.........X............................. 2       
address_max_fsm<5> 
                  X........X.............................. 2       
address_max<5>    X........X..X........................... 3       
address_max<6>    X.........X.X........................... 3       
address_max<7>    X..........XX........................... 3       
N_PZ_2834         .............XXX........................ 3       
direction_245     .XX..................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB10 ***********************************
Number of function block inputs used/remaining:               38/2
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  1/7
Number of PLA product terms used/remaining:                   40/8
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
(unused)                      0     FB10_1  151  I/O     I     
(unused)                      0     FB10_2  150  I/O     I     
(unused)                      0     FB10_3  149  I/O     I     
page_register<1>              2     FB10_4  148  I/O     I     
page_register<0>              2     FB10_5  147  I/O     I     
read_page_register            4     FB10_6       (b)     (b)   
read_mode_register            4     FB10_7       (b)     (b)   
read_led_register             4     FB10_8       (b)     (b)   
read_jumper_register          4     FB10_9       (b)     (b)   
read_id2_register             4     FB10_10      (b)     (b)   
read_id1_register             4     FB10_11      (b)     (b)   
cs                            2     FB10_12 146  I/O     O     
iocs16                        2     FB10_13 145  I/O     O     
N_PZ_2876                     4     FB10_14 144  I/O     I     
N_PZ_1066                     4     FB10_15 142  I/O     I     
mrst                          1     FB10_16 141  I/O     O     

Signals Used by Logic in Function Block
  1: Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000  14: Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001   27: ale 
  2: Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000  15: Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000   28: base_addr_jp<0> 
  3: Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001  16: Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001   29: base_addr_jp<1> 
  4: Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001  17: Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000   30: cs 
  5: Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000  18: Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001   31: cw6 
  6: Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001  19: Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001   32: data_isa<0>.PIN 
  7: Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000  20: Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000  33: data_isa<1>.PIN 
  8: Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001  21: N_PZ_2876                                            34: iord 
  9: Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000  22: adr_latched<3>                                       35: iowr 
 10: Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001  23: adr_latched<5>                                       36: mode_register<2> 
 11: Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000  24: adr_latched<6>                                       37: reset_CPU.PIN 
 12: Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001  25: adr_latched<8>                                       38: rst_dof_dsbl 
 13: Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000  26: aen                                                 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
page_register<1>  X..................XX...........X....... 4       
page_register<0>  X..................XX..........X........ 4       
read_page_register 
                  XXXXXXXXXXXXXXXXXXXX.XXXXXXXX....X...... 29      
read_mode_register 
                  XXXXXXXXXXXXXXXXXXXX.XXXXXXXX....X...... 29      
read_led_register 
                  XXXXXXXXXXXXXXXXXXXX.XXXXXXXX....X...... 29      
read_jumper_register 
                  XXXXXXXXXXXXXXXXXXXX.XXXXXXXX....X...... 29      
read_id2_register 
                  XXXXXXXXXXXXXXXXXXXX.XXXXXXXX....X...... 29      
read_id1_register 
                  XXXXXXXXXXXXXXXXXXXX.XXXXXXXX....X...... 29      
cs                .XXXXXXXXXXXXXXXXX....XXX.X...X......... 22      
iocs16            ..................XX.X.......X...XX..... 6       
N_PZ_2876         .XXXXXXXXXXXXXXXXXX..XXXXXXXX.....X..... 27      
N_PZ_1066         XXXXXXXXXXXXXXXXXXXX.XXXXXXXX....X.X.... 30      
mrst              ....................................XX.. 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB11 ***********************************
Number of function block inputs used/remaining:               35/5
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  2/6
Number of PLA product terms used/remaining:                   37/11
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
bale                          7     FB11_1  168  I/O     O     clk
brd                           5     FB11_2  169  I/O     O     clk
bwr                           6     FB11_3  170  I/O     O     clk
write_wdt_en                  1     FB11_4  171  I/O     O     clk
data_out_enable               1     FB11_5  172  I/O     O     clk
data_isa<4>_BUFR              10    FB11_6       (b)     (b)   
page_register<7>              2     FB11_7       (b)     (b)   
page_register<6>              2     FB11_8       (b)     (b)   
page_register<5>              2     FB11_9       (b)     (b)   
page_register<4>              2     FB11_10      (b)     (b)   
page_register<3>              2     FB11_11      (b)     (b)   
(unused)                      0     FB11_12 173  I/O     I     
load_buffer                   2     FB11_13 175  I/O     O     clk
page_register<2>              2     FB11_14 176  TDI/I/O (b)   
(unused)                      0     FB11_15 177  I/O     I     
(unused)                      0     FB11_16 178  I/O           

Signals Used by Logic in Function Block
  1: I2/curstate_FSM_FFd1                                 13: N_PZ_2876           25: nvram_ce 
  2: I2/curstate_FSM_FFd2                                 14: adr_latched<3>      26: nvram_cs 
  3: I2/curstate_FSM_FFd3                                 15: data_isa<2>.PIN     27: nvram_data<4>.PIN 
  4: I2/curstate_FSM_FFd4                                 16: data_isa<3>.PIN     28: page_register<4> 
  5: I2/curstate_FSM_FFd5                                 17: data_isa<4>.PIN     29: read_led_register 
  6: I2/curstate_FSM_FFd6                                 18: data_isa<5>.PIN     30: read_mode_register 
  7: Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000   19: data_isa<6>.PIN     31: read_page_register 
  8: Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001   20: data_isa<7>.PIN     32: reg_rd 
  9: Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000  21: data_max_reg_in<4>  33: smemr 
 10: N_PZ_1309                                            22: iord                34: test2 
 11: N_PZ_1310                                            23: master_enable       35: xp_address<4> 
 12: N_PZ_1377                                            24: mode_register<4>   

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
bale              XXXXXX...XX...........X................. 9       
brd               XXXXXX................X................. 7       
bwr               XXXXXX................X................. 7       
write_wdt_en      XX.XXX.................................. 5       
data_out_enable   .........XX............................. 2       
data_isa<4>_BUFR  ......XXX..X.X......XX.XXXXXXXXXXXX..... 19      
page_register<7>  ......X.X...X......X.................... 4       
page_register<6>  ......X.X...X.....X..................... 4       
page_register<5>  ......X.X...X....X...................... 4       
page_register<4>  ......X.X...X...X....................... 4       
page_register<3>  ......X.X...X..X........................ 4       
load_buffer       XXXXXX.................................. 6       
page_register<2>  ......X.X...X.X......................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB12 ***********************************
Number of function block inputs used/remaining:               36/4
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  1/7
Number of PLA product terms used/remaining:                   19/29
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
(unused)                      0     FB12_1  140  I/O     I     
(unused)                      0     FB12_2  139  I/O     I     
(unused)                      0     FB12_3  138  I/O     I     
nvram_we                      1     FB12_4  137  I/O     O     
nvram_oe                      1     FB12_5  136  I/O     O     
(unused)                      0     FB12_6       (b)           
(unused)                      0     FB12_7       (b)           
(unused)                      0     FB12_8       (b)           
(unused)                      0     FB12_9       (b)           
N_PZ_877                      2     FB12_10      (b)     (b)   
N_PZ_1377                     13    FB12_11      (b)     (b)   
nvram_cs                      2     FB12_12 135  I/O     O     
nvram_ce                      11    FB12_13 133  I/O     O     
led_lpt                       3     FB12_14 132  I/O     O     
led_kvr                       1     FB12_15 131  I/O     O     clk
led_rad                       1     FB12_16 130  I/O     O     clk

Signals Used by Logic in Function Block
  1: I2/led_kvr        13: address_isa<19>   25: base_addr_jp<1> 
  2: I2/write_lpt_en   14: address_isa<20>   26: data_isa<3> 
  3: N_PZ_2834         15: address_isa<21>   27: led_rad_sig 
  4: address_isa<10>   16: address_isa<22>   28: master_enable 
  5: address_isa<11>   17: address_isa<23>   29: mode_register<0> 
  6: address_isa<12>   18: address_isa<4>    30: mode_register<1> 
  7: address_isa<13>   19: address_isa<5>    31: mode_register<2> 
  8: address_isa<14>   20: address_isa<6>    32: mode_register<3> 
  9: address_isa<15>   21: address_isa<7>    33: mode_register<4> 
 10: address_isa<16>   22: address_isa<8>    34: nvram_oe_BUFR 
 11: address_isa<17>   23: address_isa<9>    35: nvram_we_BUFR 
 12: address_isa<18>   24: aen               36: reset 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
nvram_we          ..................................X..... 1       
nvram_oe          .................................X...... 1       
N_PZ_877          ...XXXXXXXXXXXXXXXXXXXXXX..........X.... 23      
N_PZ_1377         ..XXXXXXXXXXXXXXXXXXXXXXX...XXXXX..X.... 29      
nvram_cs          ...XXXXXXXXXXXXXXXXXXXXXX..........X.... 23      
nvram_ce          ..X.....XXXXXXXXX......X....XXXXX..X.... 17      
led_lpt           .X.......................X.............. 2       
led_kvr           X....................................... 1       
led_rad           ..........................XX............ 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB13 ***********************************
Number of function block inputs used/remaining:               28/12
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  3/5
Number of PLA product terms used/remaining:                   19/29
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
data_max_reg_in<5>            3     FB13_1  79   I/O     I     
data_max_reg_in<4>            3     FB13_2  80   I/O     I     
data_max_reg_in<3>            3     FB13_3  81   I/O     I     
data_max_reg_in<2>            3     FB13_4  84   I/O     I     
data_max_reg_in<1>            3     FB13_5  86   I/O     I     
data_max_reg_in<14>           3     FB13_6       (b)     (b)   
data_max_reg_in<13>           3     FB13_7       (b)     (b)   
data_max_reg_in<12>           3     FB13_8       (b)     (b)   
data_max_reg_in<11>           3     FB13_9       (b)     (b)   
data_max_reg_in<10>           3     FB13_10      (b)     (b)   
data_max_reg_in<0>            3     FB13_11      (b)     (b)   
data_max_reg_in<15>           3     FB13_12 87   I/O     I     
ms_in                         0     FB13_13 88   I/O     I     clk
xp_present_in                 0     FB13_14 89   I/O     I     clk
nvram_address<20>             3     FB13_15 90   I/O     O     
nvram_address<19>             3     FB13_16 91   I/O     O     

Signals Used by Logic in Function Block
  1: I6/Mtrien_nvram_address<20>  11: address_max<7>.PIN  20: data_max<2>.PIN 
  2: N_PZ_877                     12: data_max<0>.PIN     21: data_max<3>.PIN 
  3: address_isa<19>              13: data_max<10>.PIN    22: data_max<4>.PIN 
  4: address_max<0>.PIN           14: data_max<11>.PIN    23: data_max<5>.PIN 
  5: address_max<1>.PIN           15: data_max<12>.PIN    24: load_buffer 
  6: address_max<2>.PIN           16: data_max<13>.PIN    25: nvram_ce 
  7: address_max<3>.PIN           17: data_max<14>.PIN    26: nvram_cs 
  8: address_max<4>.PIN           18: data_max<15>.PIN    27: page_register<4> 
  9: address_max<5>.PIN           19: data_max<1>.PIN     28: page_register<5> 
 10: address_max<6>.PIN          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
data_max_reg_in<5> 
                  ...XXXXXXXX...........XX................ 10      
data_max_reg_in<4> 
                  ...XXXXXXXX..........X.X................ 10      
data_max_reg_in<3> 
                  ...XXXXXXXX.........X..X................ 10      
data_max_reg_in<2> 
                  ...XXXXXXXX........X...X................ 10      
data_max_reg_in<1> 
                  ...XXXXXXXX.......X....X................ 10      
data_max_reg_in<14> 
                  ...XXXXXXXX.....X......X................ 10      
data_max_reg_in<13> 
                  ...XXXXXXXX....X.......X................ 10      
data_max_reg_in<12> 
                  ...XXXXXXXX...X........X................ 10      
data_max_reg_in<11> 
                  ...XXXXXXXX..X.........X................ 10      
data_max_reg_in<10> 
                  ...XXXXXXXX.X..........X................ 10      
data_max_reg_in<0> 
                  ...XXXXXXXXX...........X................ 10      
data_max_reg_in<15> 
                  ...XXXXXXXX......X.....X................ 10      
nvram_address<20> 
                  XX......................XX.X............ 5       
nvram_address<19> 
                  .XX.......................X............. 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB14 ***********************************
Number of function block inputs used/remaining:               22/18
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  1/7
Number of PLA product terms used/remaining:                   15/33
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
nvram_address<0>              2     FB14_1  129  I/O     O     
nvram_address<1>              2     FB14_2  128  I/O     O     
data_max_reg_in<6>            3     FB14_3  127  TMS/I/O (b)   
nvram_address<2>              2     FB14_4  126  I/O     O     
nvram_address<3>              2     FB14_5  124  I/O     O     
(unused)                      0     FB14_6       (b)           
(unused)                      0     FB14_7       (b)           
(unused)                      0     FB14_8       (b)           
data_max_reg_in<9>            3     FB14_9       (b)     (b)   
data_max_reg_in<8>            3     FB14_10      (b)     (b)   
data_max_reg_in<7>            3     FB14_11      (b)     (b)   
nvram_address<4>              2     FB14_12 123  I/O     O     
nvram_address<5>              2     FB14_13 122  I/O     O     
nvram_address<6>              2     FB14_14 121  I/O     O     
nvram_address<7>              2     FB14_15 120  I/O     O     
nvram_address<8>              2     FB14_16 119  I/O     O     

Signals Used by Logic in Function Block
  1: address_isa<0>     9: address_isa<8>      16: address_max<6>.PIN 
  2: address_isa<1>    10: address_max<0>.PIN  17: address_max<7>.PIN 
  3: address_isa<2>    11: address_max<1>.PIN  18: data_max<6>.PIN 
  4: address_isa<3>    12: address_max<2>.PIN  19: data_max<7>.PIN 
  5: address_isa<4>    13: address_max<3>.PIN  20: data_max<8>.PIN 
  6: address_isa<5>    14: address_max<4>.PIN  21: data_max<9>.PIN 
  7: address_isa<6>    15: address_max<5>.PIN  22: load_buffer 
  8: address_isa<7>   

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
nvram_address<0>  X....................................... 1       
nvram_address<1>  .X...................................... 1       
data_max_reg_in<6> 
                  .........XXXXXXXXX...X.................. 10      
nvram_address<2>  ..X..................................... 1       
nvram_address<3>  ...X.................................... 1       
data_max_reg_in<9> 
                  .........XXXXXXXX...XX.................. 10      
data_max_reg_in<8> 
                  .........XXXXXXXX..X.X.................. 10      
data_max_reg_in<7> 
                  .........XXXXXXXX.X..X.................. 10      
nvram_address<4>  ....X................................... 1       
nvram_address<5>  .....X.................................. 1       
nvram_address<6>  ......X................................. 1       
nvram_address<7>  .......X................................ 1       
nvram_address<8>  ........X............................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB15 ***********************************
Number of function block inputs used/remaining:               15/25
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  0/8
Number of PLA product terms used/remaining:                   14/34
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
nvram_address<18>             3     FB15_1  92   I/O     O     
nvram_address<17>             3     FB15_2  93   I/O     O     
nvram_address<16>             3     FB15_3  95   I/O     O     
nvram_address<15>             3     FB15_4  96   I/O     O     
nvram_address<14>             2     FB15_5  97   I/O     O     
(unused)                      0     FB15_6       (b)           
(unused)                      0     FB15_7       (b)           
(unused)                      0     FB15_8       (b)           
(unused)                      0     FB15_9       (b)           
(unused)                      0     FB15_10      (b)           
(unused)                      0     FB15_11      (b)           
nvram_address<13>             2     FB15_12 98   I/O     O     
nvram_address<12>             2     FB15_13 99   I/O     O     
nvram_address<11>             2     FB15_14 100  I/O     O     
nvram_address<10>             2     FB15_15 101  I/O     O     
nvram_address<9>              2     FB15_16 102  I/O     O     

Signals Used by Logic in Function Block
  1: N_PZ_877           6: address_isa<14>   11: address_isa<9> 
  2: address_isa<10>    7: address_isa<15>   12: page_register<0> 
  3: address_isa<11>    8: address_isa<16>   13: page_register<1> 
  4: address_isa<12>    9: address_isa<17>   14: page_register<2> 
  5: address_isa<13>   10: address_isa<18>   15: page_register<3> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
nvram_address<18> 
                  X........X....X......................... 3       
nvram_address<17> 
                  X.......X....X.......................... 3       
nvram_address<16> 
                  X......X....X........................... 3       
nvram_address<15> 
                  X.....X....X............................ 3       
nvram_address<14> 
                  .....X.................................. 1       
nvram_address<13> 
                  ....X................................... 1       
nvram_address<12> 
                  ...X.................................... 1       
nvram_address<11> 
                  ..X..................................... 1       
nvram_address<10> 
                  .X...................................... 1       
nvram_address<9>  ..........X............................. 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB16 ***********************************
Number of function block inputs used/remaining:               10/30
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  1/7
Number of PLA product terms used/remaining:                   6/42
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
led_pwr_good_tps              1     FB16_1  118  I/O     O     
led_wdt                       1     FB16_2  117  I/O     O     
test2                         1     FB16_3  115  I/O     O     
(unused)                      0     FB16_4  114  I/O     I     
master_enable                 1     FB16_5  113  I/O     O     
(unused)                      0     FB16_6       (b)           
(unused)                      0     FB16_7       (b)           
(unused)                      0     FB16_8       (b)           
(unused)                      0     FB16_9       (b)           
(unused)                      0     FB16_10      (b)           
(unused)                      0     FB16_11      (b)           
(unused)                      0     FB16_12 112  I/O           
reset_CPU                     1     FB16_13 111  I/O     I/O   
(unused)                      0     FB16_14 110  I/O           
led_master_enable             1     FB16_15 109  I/O     O     
(unused)                      0     FB16_16 108  I/O     I     

Signals Used by Logic in Function Block
  1: Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000    5: master_enable1     8: reg_rd 
  2: Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001    6: master_enable2     9: reset_CPU_not0001 
  3: Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000   7: pwr_good_tps      10: wdt_sig_stari 
  4: adr_latched<3>                                      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
led_pwr_good_tps  ......X................................. 1       
led_wdt           .........X.............................. 1       
test2             XXXX...X................................ 5       
master_enable     ....XX.................................. 2       
reset_CPU         ........X............................... 1       
led_master_enable 
                  ....XX.................................. 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_I2/curstate_FSM_FFd1: FDCPE port map (I2/curstate_FSM_FFd1,I2/curstate_FSM_FFd1_D,clk,reset,NOT ,'1');
I2/curstate_FSM_FFd1_D <= ((NOT I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5)
	OR (N_PZ_1473 AND N_PZ_1310)
	OR (N_PZ_1473 AND N_PZ_1309)
	OR (N_PZ_1310 AND N_PZ_1472)
	OR (N_PZ_1472 AND N_PZ_1309)
	OR (NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd3)
	OR (I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd5)
	OR (NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd3 AND 
	I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6)
	OR (NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd3 AND 
	I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (reg_wr AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND 
	N_PZ_1473)
	OR (reg_wr AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND 
	N_PZ_1472)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND 
	N_PZ_1473)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND 
	N_PZ_1472)
	OR (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND N_PZ_1473)
	OR (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND N_PZ_1472)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6)
	OR (NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd5)
	OR (reg_wr AND I2/curstate_FSM_FFd1 AND 
	NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND 
	NOT I2/curstate_FSM_FFd6)
	OR (reg_rd AND I2/curstate_FSM_FFd1 AND 
	NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND 
	NOT I2/curstate_FSM_FFd6)
	OR (reg_wr AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND 
	NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6)
	OR (reg_wr AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND 
	NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5 AND address_max_fsm(0) AND 
	address_max_fsm(1) AND address_max_fsm(2) AND address_max_fsm(3) AND 
	NOT address_max_fsm(4) AND NOT address_max_fsm(5) AND NOT address_max_fsm(6) AND 
	NOT address_max_fsm(7))
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5 AND NOT address_max_fsm(0) AND 
	NOT address_max_fsm(1) AND NOT address_max_fsm(2) AND NOT address_max_fsm(3) AND 
	NOT address_max_fsm(4) AND NOT address_max_fsm(5) AND NOT address_max_fsm(6) AND 
	NOT address_max_fsm(7)));

FDCPE_I2/curstate_FSM_FFd2: FDCPE port map (I2/curstate_FSM_FFd2,I2/curstate_FSM_FFd2_D,clk,reset,'0','1');
I2/curstate_FSM_FFd2_D <= NOT ((NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT N_PZ_1574)
	XOR ((I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT N_PZ_1574 AND I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT N_PZ_1574 AND NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd6)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT N_PZ_1574 AND NOT I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT N_PZ_1574 AND NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6)
	OR (I2/curstate_FSM_FFd2 AND NOT N_PZ_1574 AND 
	NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd2 AND NOT N_PZ_1574 AND 
	NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd6 AND NOT N_PZ_1309)
	OR (NOT I2/curstate_FSM_FFd1 AND NOT N_PZ_1574 AND 
	NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	NOT N_PZ_1574 AND I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5 AND N_PZ_1310)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT N_PZ_1574 AND NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd5 AND 
	address_max_fsm(0) AND address_max_fsm(1) AND address_max_fsm(2) AND 
	address_max_fsm(3) AND NOT address_max_fsm(4) AND NOT address_max_fsm(5) AND 
	NOT address_max_fsm(6) AND NOT address_max_fsm(7))
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT N_PZ_1574 AND NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd5 AND 
	NOT address_max_fsm(0) AND NOT address_max_fsm(1) AND NOT address_max_fsm(2) AND 
	NOT address_max_fsm(3) AND NOT address_max_fsm(4) AND NOT address_max_fsm(5) AND 
	NOT address_max_fsm(6) AND NOT address_max_fsm(7))));

FDCPE_I2/curstate_FSM_FFd3: FDCPE port map (I2/curstate_FSM_FFd3,I2/curstate_FSM_FFd3_D,clk,reset,'0','1');
I2/curstate_FSM_FFd3_D <= ((I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd4)
	OR (NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd3)
	OR (I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd3 AND 
	NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd4 AND 
	NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5)
	OR (NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5)
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd3 AND 
	NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd3 AND 
	NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5));

FTCPE_I2/curstate_FSM_FFd4: FTCPE port map (I2/curstate_FSM_FFd4,I2/curstate_FSM_FFd4_T,clk,reset,'0','1');
I2/curstate_FSM_FFd4_T <= (I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND 
	I2/curstate_FSM_FFd6)
	XOR ((NOT I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd4 AND 
	NOT I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6)
	OR (NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND 
	I2/curstate_FSM_FFd5));

FDCPE_I2/curstate_FSM_FFd5: FDCPE port map (I2/curstate_FSM_FFd5,I2/curstate_FSM_FFd5_D,clk,reset,'0','1');
I2/curstate_FSM_FFd5_D <= NOT (((NOT I2/curstate_FSM_FFd1 AND NOT N_PZ_1473 AND NOT N_PZ_1472)
	OR (NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd6 AND 
	NOT N_PZ_1473)
	OR (NOT I2/curstate_FSM_FFd4 AND NOT N_PZ_1473 AND N_PZ_1310)
	OR (I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND 
	NOT I2/curstate_FSM_FFd5 AND NOT N_PZ_1473)
	OR (NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd6 AND 
	NOT N_PZ_1473 AND NOT N_PZ_1472)
	OR (NOT I2/curstate_FSM_FFd2 AND I2/curstate_FSM_FFd4 AND 
	NOT N_PZ_1473 AND NOT N_PZ_1310 AND NOT N_PZ_1472)
	OR (NOT I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd4 AND 
	I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5 AND NOT N_PZ_1473)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5 AND 
	NOT N_PZ_1473 AND address_max_fsm(0) AND address_max_fsm(1) AND 
	address_max_fsm(2) AND address_max_fsm(3) AND NOT address_max_fsm(4) AND 
	NOT address_max_fsm(5) AND NOT address_max_fsm(6) AND NOT address_max_fsm(7))
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5 AND 
	NOT N_PZ_1473 AND NOT address_max_fsm(0) AND NOT address_max_fsm(1) AND 
	NOT address_max_fsm(2) AND NOT address_max_fsm(3) AND NOT address_max_fsm(4) AND 
	NOT address_max_fsm(5) AND NOT address_max_fsm(6) AND NOT address_max_fsm(7))));

FTCPE_I2/curstate_FSM_FFd6: FTCPE port map (I2/curstate_FSM_FFd6,I2/curstate_FSM_FFd6_T,clk,reset,'0','1');
I2/curstate_FSM_FFd6_T <= ((I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd3 AND 
	I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd4 AND 
	I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd6)
	OR (NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd3 AND 
	NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd4 AND 
	NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd4 AND 
	NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd4 AND 
	NOT I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5)
	OR (NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd5)
	OR (NOT I2/curstate_FSM_FFd2 AND I2/curstate_FSM_FFd3 AND 
	NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (reg_wr AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND NOT adr_latched(3) AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5)
	OR (reg_wr AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5 AND address_max_fsm(0) AND 
	address_max_fsm(1) AND address_max_fsm(2) AND address_max_fsm(3) AND 
	NOT address_max_fsm(4) AND NOT address_max_fsm(5) AND NOT address_max_fsm(6) AND 
	NOT address_max_fsm(7))
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5 AND NOT address_max_fsm(0) AND 
	NOT address_max_fsm(1) AND NOT address_max_fsm(2) AND NOT address_max_fsm(3) AND 
	NOT address_max_fsm(4) AND NOT address_max_fsm(5) AND NOT address_max_fsm(6) AND 
	NOT address_max_fsm(7)));

FTCPE_I2/led_kvr: FTCPE port map (I2/led_kvr,I2/led_kvr_T,clk,'0','0','1');
I2/led_kvr_T <= ((NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5 AND 
	address_max_fsm(0) AND address_max_fsm(1) AND address_max_fsm(2) AND 
	address_max_fsm(3) AND NOT address_max_fsm(4) AND NOT address_max_fsm(5) AND 
	NOT address_max_fsm(6) AND NOT address_max_fsm(7) AND I2/led_kvr)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5 AND address_max_fsm(0) AND address_max_fsm(1) AND 
	address_max_fsm(2) AND address_max_fsm(3) AND NOT address_max_fsm(4) AND 
	NOT address_max_fsm(5) AND NOT address_max_fsm(6) AND NOT address_max_fsm(7) AND 
	NOT I2/led_kvr));

FDCPE_I2/load_address: FDCPE port map (I2/load_address,I2/load_address_D,NOT clk,'0','0','1');
I2/load_address_D <= (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5);

FDCPE_I2/load_data: FDCPE port map (I2/load_data,I2/load_data_D,NOT clk,'0','0','1');
I2/load_data_D <= (NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5);

FDCPE_I2/write_lpt_en: FDCPE port map (I2/write_lpt_en,I2/write_lpt_en_D,NOT clk,'0','0','1');
I2/write_lpt_en_D <= (I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5);

LDCP_I6/Mtrien_nvram_address20: LDCP port map (I6/Mtrien_nvram_address(20),NOT N_PZ_1377,NOT N_PZ_877,'0','0');

FDCPE_I6/Mtrien_nvram_data: FDCPE port map (I6/Mtrien_nvram_data,I6/Mtrien_nvram_data_D,clk,'0','0','1');
I6/Mtrien_nvram_data_D <= NOT (((NOT iowr AND N_PZ_1377 AND N_PZ_877)
	OR (NOT nvram_ce AND nvram_cs AND N_PZ_1377 AND NOT smemw)));

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000,address_isa(2),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000,address_isa(4),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001,address_isa(7),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001,address_isa(9),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000,address_isa(10),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001,address_isa(11),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000,address_isa(12),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001,address_isa(13),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000,address_isa(14),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001,address_isa(15),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000,address_isa(16),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001,address_isa(17),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000,address_isa(18),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001,address_isa(19),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000,address_isa(20),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001,address_isa(21),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000,address_isa(22),ale,'0','0','1');

FDCPE_Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001: FDCPE port map (Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001,address_isa(23),ale,'0','0','1');

FDCPE_Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001: FDCPE port map (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001,address_isa(1),ale,'0','0','1');

FDCPE_Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000: FDCPE port map (Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000,address_isa(0),ale,'0','0','1');


N89 <= (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT adr_latched(3) AND reg_rd)
	XOR (
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000);


N_PZ_1066 <= ((NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND NOT base_addr_jp(1) AND 
	NOT mode_register(2))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND NOT base_addr_jp(1) AND 
	NOT mode_register(2))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND base_addr_jp(1) AND 
	NOT mode_register(2))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND base_addr_jp(1) AND 
	NOT mode_register(2)));


N_PZ_1309 <= ((NOT I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd4 AND 
	NOT I2/curstate_FSM_FFd5)
	OR (NOT I2/curstate_FSM_FFd2 AND I2/curstate_FSM_FFd3 AND 
	NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5));


N_PZ_1310 <= ((NOT I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd4 AND 
	I2/curstate_FSM_FFd6)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5));


N_PZ_1377 <= ((NOT aen AND NOT reset AND address_isa(19) AND address_isa(23) AND 
	address_isa(22) AND address_isa(20) AND address_isa(21) AND 
	address_isa(18) AND address_isa(16) AND address_isa(17) AND 
	address_isa(15) AND mode_register(3))
	OR (NOT aen AND NOT reset AND address_isa(19) AND address_isa(23) AND 
	address_isa(22) AND address_isa(20) AND address_isa(21) AND 
	address_isa(18) AND address_isa(16) AND address_isa(17) AND 
	address_isa(15) AND mode_register(4))
	OR (NOT aen AND NOT reset AND address_isa(19) AND address_isa(23) AND 
	address_isa(22) AND address_isa(20) AND address_isa(21) AND 
	address_isa(18) AND address_isa(16) AND address_isa(17) AND 
	address_isa(15) AND NOT N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	address_isa(18) AND address_isa(16) AND NOT address_isa(17) AND 
	address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	mode_register(2) AND mode_register(0) AND mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	address_isa(18) AND address_isa(16) AND NOT address_isa(17) AND 
	NOT address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	mode_register(2) AND NOT mode_register(0) AND mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	address_isa(18) AND NOT address_isa(16) AND NOT address_isa(17) AND 
	address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	mode_register(2) AND mode_register(0) AND NOT mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	address_isa(18) AND NOT address_isa(16) AND NOT address_isa(17) AND 
	NOT address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	mode_register(2) AND NOT mode_register(0) AND NOT mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	NOT address_isa(18) AND address_isa(16) AND address_isa(17) AND 
	address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	NOT mode_register(2) AND mode_register(0) AND mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	NOT address_isa(18) AND address_isa(16) AND address_isa(17) AND 
	NOT address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	NOT mode_register(2) AND NOT mode_register(0) AND mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	NOT address_isa(18) AND NOT address_isa(16) AND address_isa(17) AND 
	address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	NOT mode_register(2) AND mode_register(0) AND NOT mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	NOT address_isa(18) AND NOT address_isa(16) AND address_isa(17) AND 
	NOT address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	NOT mode_register(2) AND NOT mode_register(0) AND NOT mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND base_addr_jp(1) AND NOT reset AND NOT address_isa(19) AND 
	NOT address_isa(23) AND NOT address_isa(22) AND NOT address_isa(20) AND 
	NOT address_isa(21) AND NOT address_isa(18) AND NOT address_isa(16) AND 
	NOT address_isa(17) AND NOT address_isa(15) AND address_isa(8) AND 
	NOT address_isa(11) AND NOT address_isa(7) AND address_isa(6) AND 
	NOT address_isa(14) AND NOT address_isa(13) AND NOT address_isa(10) AND 
	NOT address_isa(9) AND address_isa(4) AND NOT address_isa(12) AND 
	NOT address_isa(5))
	OR (NOT aen AND NOT base_addr_jp(1) AND NOT reset AND NOT address_isa(19) AND 
	NOT address_isa(23) AND NOT address_isa(22) AND NOT address_isa(20) AND 
	NOT address_isa(21) AND NOT address_isa(18) AND NOT address_isa(16) AND 
	NOT address_isa(17) AND NOT address_isa(15) AND address_isa(8) AND 
	NOT address_isa(11) AND NOT address_isa(7) AND address_isa(6) AND 
	NOT address_isa(14) AND NOT address_isa(13) AND NOT address_isa(10) AND 
	NOT address_isa(9) AND address_isa(4) AND NOT address_isa(12) AND 
	address_isa(5)));


N_PZ_1472 <= ((NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd3 AND 
	I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd5)
	OR (NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd5));


N_PZ_1473 <= ((NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd4 AND 
	NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND NOT I2/curstate_FSM_FFd1 AND 
	NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5)
	OR (reg_wr AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5)
	OR (reg_wr AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5)
	OR (NOT reg_wr AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND NOT I2/curstate_FSM_FFd1 AND 
	NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd6 AND 
	NOT I2/curstate_FSM_FFd5));


N_PZ_1574 <= ((
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd5)
	OR (reg_wr AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd5)
	OR (reg_wr AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd5)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd5));


N_PZ_2834 <= (NOT mode_register(5) AND mode_register(6) AND 
	NOT mode_register(7));


N_PZ_2876 <= ((NOT iowr AND NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND adr_latched(3) AND NOT base_addr_jp(0) AND 
	NOT base_addr_jp(1))
	OR (NOT iowr AND NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND NOT adr_latched(3) AND base_addr_jp(0) AND 
	NOT base_addr_jp(1))
	OR (NOT iowr AND NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND adr_latched(3) AND NOT base_addr_jp(0) AND 
	base_addr_jp(1))
	OR (NOT iowr AND NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND NOT adr_latched(3) AND base_addr_jp(0) AND 
	base_addr_jp(1)));


N_PZ_2896 <= ((test2)
	OR (read_led_register)
	OR (read_id2_register)
	OR (read_jumper_register)
	OR (read_id1_register)
	OR (read_page_register)
	OR (read_mode_register)
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd)
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (NOT iord AND nvram_ce AND NOT nvram_cs AND N_PZ_1377)
	OR (NOT smemr AND NOT nvram_ce AND nvram_cs AND N_PZ_1377)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000));


N_PZ_877 <= ((NOT aen AND base_addr_jp(1) AND NOT reset AND NOT address_isa(19) AND 
	NOT address_isa(23) AND NOT address_isa(22) AND NOT address_isa(20) AND 
	NOT address_isa(21) AND NOT address_isa(18) AND NOT address_isa(16) AND 
	NOT address_isa(17) AND NOT address_isa(15) AND address_isa(8) AND 
	NOT address_isa(11) AND NOT address_isa(7) AND address_isa(6) AND 
	NOT address_isa(14) AND NOT address_isa(13) AND NOT address_isa(10) AND 
	NOT address_isa(9) AND address_isa(4) AND NOT address_isa(12) AND 
	NOT address_isa(5))
	OR (NOT aen AND NOT base_addr_jp(1) AND NOT reset AND NOT address_isa(19) AND 
	NOT address_isa(23) AND NOT address_isa(22) AND NOT address_isa(20) AND 
	NOT address_isa(21) AND NOT address_isa(18) AND NOT address_isa(16) AND 
	NOT address_isa(17) AND NOT address_isa(15) AND address_isa(8) AND 
	NOT address_isa(11) AND NOT address_isa(7) AND address_isa(6) AND 
	NOT address_isa(14) AND NOT address_isa(13) AND NOT address_isa(10) AND 
	NOT address_isa(9) AND address_isa(4) AND NOT address_isa(12) AND 
	address_isa(5)));

FDCPE_address_max0: FDCPE port map (address_max_I(0),data_isa_latched(0),I2/load_address,'0','0','1');
address_max(0) <= address_max_I(0) when address_max_OE(0) = '1' else 'Z';
address_max_OE(0) <= NOT master_enable;

FDCPE_address_max1: FDCPE port map (address_max_I(1),data_isa_latched(1),I2/load_address,'0','0','1');
address_max(1) <= address_max_I(1) when address_max_OE(1) = '1' else 'Z';
address_max_OE(1) <= NOT master_enable;

FDCPE_address_max2: FDCPE port map (address_max_I(2),data_isa_latched(2),I2/load_address,'0','0','1');
address_max(2) <= address_max_I(2) when address_max_OE(2) = '1' else 'Z';
address_max_OE(2) <= NOT master_enable;

FDCPE_address_max3: FDCPE port map (address_max_I(3),data_isa_latched(3),I2/load_address,'0','0','1');
address_max(3) <= address_max_I(3) when address_max_OE(3) = '1' else 'Z';
address_max_OE(3) <= NOT master_enable;

FDCPE_address_max4: FDCPE port map (address_max_I(4),data_isa_latched(4),I2/load_address,'0','0','1');
address_max(4) <= address_max_I(4) when address_max_OE(4) = '1' else 'Z';
address_max_OE(4) <= NOT master_enable;

FDCPE_address_max5: FDCPE port map (address_max_I(5),data_isa_latched(5),I2/load_address,'0','0','1');
address_max(5) <= address_max_I(5) when address_max_OE(5) = '1' else 'Z';
address_max_OE(5) <= NOT master_enable;

FDCPE_address_max6: FDCPE port map (address_max_I(6),data_isa_latched(6),I2/load_address,'0','0','1');
address_max(6) <= address_max_I(6) when address_max_OE(6) = '1' else 'Z';
address_max_OE(6) <= NOT master_enable;

FDCPE_address_max7: FDCPE port map (address_max_I(7),data_isa_latched(7),I2/load_address,'0','0','1');
address_max(7) <= address_max_I(7) when address_max_OE(7) = '1' else 'Z';
address_max_OE(7) <= NOT master_enable;

LDCP_address_max_fsm0: LDCP port map (address_max_fsm(0),data_isa_latched(0),I2/load_address,'0','0');

LDCP_address_max_fsm1: LDCP port map (address_max_fsm(1),data_isa_latched(1),I2/load_address,'0','0');

LDCP_address_max_fsm2: LDCP port map (address_max_fsm(2),data_isa_latched(2),I2/load_address,'0','0');

LDCP_address_max_fsm3: LDCP port map (address_max_fsm(3),data_isa_latched(3),I2/load_address,'0','0');

LDCP_address_max_fsm4: LDCP port map (address_max_fsm(4),data_isa_latched(4),I2/load_address,'0','0');

LDCP_address_max_fsm5: LDCP port map (address_max_fsm(5),data_isa_latched(5),I2/load_address,'0','0');

LDCP_address_max_fsm6: LDCP port map (address_max_fsm(6),data_isa_latched(6),I2/load_address,'0','0');

LDCP_address_max_fsm7: LDCP port map (address_max_fsm(7),data_isa_latched(7),I2/load_address,'0','0');

FDCPE_adr_latched3: FDCPE port map (adr_latched(3),address_isa(3),ale,'0','0','1');

FDCPE_adr_latched5: FDCPE port map (adr_latched(5),address_isa(5),ale,'0','0','1');

FDCPE_adr_latched6: FDCPE port map (adr_latched(6),address_isa(6),ale,'0','0','1');

FDCPE_adr_latched8: FDCPE port map (adr_latched(8),address_isa(8),ale,'0','0','1');

FDCPE_bale: FDCPE port map (bale_I,bale,NOT clk,'0','0','1');
bale <= ((NOT I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5 AND 
	NOT N_PZ_1310 AND NOT N_PZ_1309)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd4 AND 
	NOT I2/curstate_FSM_FFd6 AND NOT N_PZ_1310 AND NOT N_PZ_1309)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd4 AND 
	I2/curstate_FSM_FFd5 AND NOT N_PZ_1310 AND NOT N_PZ_1309)
	OR (I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd4 AND 
	I2/curstate_FSM_FFd5 AND NOT N_PZ_1310 AND NOT N_PZ_1309)
	OR (NOT I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd4 AND 
	NOT I2/curstate_FSM_FFd5 AND NOT N_PZ_1310 AND NOT N_PZ_1309)
	OR (NOT I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND 
	I2/curstate_FSM_FFd6 AND NOT N_PZ_1310 AND NOT N_PZ_1309));
bale <= bale_I when bale_OE = '1' else 'Z';
bale_OE <= NOT master_enable;

FDCPE_brd: FDCPE port map (brd_I,brd,NOT clk,'0','0','1');
brd <= NOT (((NOT I2/curstate_FSM_FFd2 AND I2/curstate_FSM_FFd3 AND 
	I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6)
	OR (NOT I2/curstate_FSM_FFd2 AND I2/curstate_FSM_FFd3 AND 
	I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd5)
	OR (NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd2 AND I2/curstate_FSM_FFd3 AND 
	NOT I2/curstate_FSM_FFd4 AND I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)));
brd <= brd_I when brd_OE = '1' else 'Z';
brd_OE <= NOT master_enable;

FDCPE_bwr: FDCPE port map (bwr_I,bwr,NOT clk,'0','0','1');
bwr <= NOT (((NOT I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd4 AND 
	I2/curstate_FSM_FFd6)
	OR (NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd3 AND 
	I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd2 AND NOT I2/curstate_FSM_FFd3 AND 
	I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd5)
	OR (I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	NOT I2/curstate_FSM_FFd3 AND I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5)
	OR (NOT I2/curstate_FSM_FFd2 AND I2/curstate_FSM_FFd3 AND 
	NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6 AND NOT I2/curstate_FSM_FFd5)));
bwr <= bwr_I when bwr_OE = '1' else 'Z';
bwr_OE <= NOT master_enable;


cs <= ((NOT ale AND cw6 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND NOT adr_latched(6) AND adr_latched(8))
	OR (NOT ale AND NOT cw6 AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND NOT adr_latched(6) AND adr_latched(8)));


data_isa(0)_BUFR <= NOT (((read_led_register)
	OR (read_jumper_register)
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	N89)
	OR (test2 AND NOT xp_address(0))
	OR (read_page_register AND NOT page_register(0))
	OR (read_mode_register AND NOT mode_register(0))
	OR (N89 AND NOT data_max_reg_in(0))
	OR (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT wdt_enable)
	OR (NOT iord AND nvram_ce AND NOT nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(0).PIN)
	OR (NOT smemr AND NOT nvram_ce AND nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(0).PIN)));


data_isa(1)_BUFR <= NOT (((read_id2_register)
	OR (test2 AND NOT xp_address(1))
	OR (base_addr_jp(0) AND read_jumper_register)
	OR (read_page_register AND NOT page_register(1))
	OR (read_mode_register AND NOT mode_register(1))
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd)
	OR (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (NOT iord AND nvram_ce AND NOT nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(1).PIN)
	OR (NOT smemr AND NOT nvram_ce AND nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(1).PIN)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(1))));


data_isa(3)_BUFR <= NOT (((read_led_register)
	OR (read_jumper_register)
	OR (read_id1_register)
	OR (test2 AND NOT xp_address(3))
	OR (read_page_register AND NOT page_register(3))
	OR (read_mode_register AND NOT mode_register(3))
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (NOT iord AND nvram_ce AND NOT nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(3).PIN)
	OR (NOT smemr AND NOT nvram_ce AND nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(3).PIN)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(3))));


data_isa(4)_BUFR <= NOT (((read_led_register)
	OR (test2 AND NOT xp_address(4))
	OR (read_page_register AND NOT page_register(4))
	OR (read_mode_register AND NOT mode_register(4))
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (NOT iord AND nvram_ce AND NOT nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(4).PIN)
	OR (NOT smemr AND NOT nvram_ce AND nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(4).PIN)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(4))));


data_isa(6)_BUFR <= NOT (((read_led_register)
	OR (read_jumper_register)
	OR (test2 AND NOT xp_address(6))
	OR (read_page_register AND NOT page_register(6))
	OR (read_mode_register AND NOT mode_register(6))
	OR (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (NOT cw6 AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (NOT iord AND nvram_ce AND NOT nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(6).PIN)
	OR (NOT smemr AND NOT nvram_ce AND nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(6).PIN)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(6))));


data_isa(7)_BUFR <= NOT (((read_led_register)
	OR (read_jumper_register)
	OR (read_id1_register)
	OR (test2 AND NOT xp_address(7))
	OR (read_page_register AND NOT page_register(7))
	OR (read_mode_register AND NOT mode_register(7))
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (NOT iord AND nvram_ce AND NOT nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(7).PIN)
	OR (NOT smemr AND NOT nvram_ce AND nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(7).PIN)
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT cw7)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(7))));


data_isa(0) <= data_isa(0)_BUFR;
data_isa(0) <= data_isa_I(0) when data_isa_OE(0) = '1' else 'Z';
data_isa_OE(0) <= N_PZ_2896;FDCPE_data_isa_latched0: FDCPE port map (data_isa_latched(0),data_isa(0).PIN,reg_wr,'0','0','1');


data_isa(1) <= data_isa(1)_BUFR;
data_isa(1) <= data_isa_I(1) when data_isa_OE(1) = '1' else 'Z';
data_isa_OE(1) <= N_PZ_2896;FDCPE_data_isa_latched1: FDCPE port map (data_isa_latched(1),data_isa(1).PIN,reg_wr,'0','0','1');


data_isa(2) <= NOT (((read_led_register)
	OR (read_id2_register)
	OR (N_PZ_1066)
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	N89)
	OR (test2 AND NOT xp_address(2))
	OR (base_addr_jp(1) AND read_jumper_register)
	OR (read_page_register AND NOT page_register(2))
	OR (N89 AND NOT data_max_reg_in(2))
	OR (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (NOT iord AND nvram_ce AND NOT nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(2).PIN)
	OR (NOT smemr AND NOT nvram_ce AND nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(2).PIN)));
data_isa(2) <= data_isa_I(2) when data_isa_OE(2) = '1' else 'Z';
data_isa_OE(2) <= N_PZ_2896;FDCPE_data_isa_latched2: FDCPE port map (data_isa_latched(2),data_isa(2).PIN,reg_wr,'0','0','1');


data_isa(3) <= data_isa(3)_BUFR;
data_isa(3) <= data_isa_I(3) when data_isa_OE(3) = '1' else 'Z';
data_isa_OE(3) <= N_PZ_2896;FDCPE_data_isa_latched3: FDCPE port map (data_isa_latched(3),data_isa(3).PIN,reg_wr,'0','0','1');


data_isa(4) <= data_isa(4)_BUFR;
data_isa(4) <= data_isa_I(4) when data_isa_OE(4) = '1' else 'Z';
data_isa_OE(4) <= N_PZ_2896;FDCPE_data_isa_latched4: FDCPE port map (data_isa_latched(4),data_isa(4).PIN,reg_wr,'0','0','1');


data_isa(5) <= NOT (((read_led_register)
	OR (read_id2_register)
	OR (read_jumper_register)
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	N89)
	OR (test2 AND NOT xp_address(5))
	OR (read_page_register AND NOT page_register(5))
	OR (read_mode_register AND NOT mode_register(5))
	OR (N89 AND NOT data_max_reg_in(5))
	OR (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000)
	OR (NOT iord AND nvram_ce AND NOT nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(5).PIN)
	OR (NOT smemr AND NOT nvram_ce AND nvram_cs AND N_PZ_1377 AND 
	NOT nvram_data(5).PIN)));
data_isa(5) <= data_isa_I(5) when data_isa_OE(5) = '1' else 'Z';
data_isa_OE(5) <= N_PZ_2896;FDCPE_data_isa_latched5: FDCPE port map (data_isa_latched(5),data_isa(5).PIN,reg_wr,'0','0','1');


data_isa(6) <= data_isa(6)_BUFR;
data_isa(6) <= data_isa_I(6) when data_isa_OE(6) = '1' else 'Z';
data_isa_OE(6) <= N_PZ_2896;FDCPE_data_isa_latched6: FDCPE port map (data_isa_latched(6),data_isa(6).PIN,reg_wr,'0','0','1');


data_isa(7) <= data_isa(7)_BUFR;
data_isa(7) <= data_isa_I(7) when data_isa_OE(7) = '1' else 'Z';
data_isa_OE(7) <= N_PZ_2896;FDCPE_data_isa_latched7: FDCPE port map (data_isa_latched(7),data_isa(7).PIN,reg_wr,'0','0','1');


data_isa(8) <= NOT (((test2 AND NOT power_supply_24V)
	OR (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(8))));
data_isa(8) <= data_isa_I(8) when data_isa_OE(8) = '1' else 'Z';
data_isa_OE(8) <= NOT ((NOT test2 AND NOT N89));FDCPE_data_isa_latched8: FDCPE port map (data_isa_latched(8),data_isa(8).PIN,reg_wr,'0','0','1');


data_isa(9) <= NOT ((NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(9)));
data_isa(9) <= data_isa_I(9) when data_isa_OE(9) = '1' else 'Z';
data_isa_OE(9) <= N89;FDCPE_data_isa_latched9: FDCPE port map (data_isa_latched(9),data_isa(9).PIN,reg_wr,'0','0','1');


data_isa(10) <= NOT ((NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(10)));
data_isa(10) <= data_isa_I(10) when data_isa_OE(10) = '1' else 'Z';
data_isa_OE(10) <= N89;FDCPE_data_isa_latched10: FDCPE port map (data_isa_latched(10),data_isa(10).PIN,reg_wr,'0','0','1');


data_isa(11) <= NOT ((NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(11)));
data_isa(11) <= data_isa_I(11) when data_isa_OE(11) = '1' else 'Z';
data_isa_OE(11) <= N89;FDCPE_data_isa_latched11: FDCPE port map (data_isa_latched(11),data_isa(11).PIN,reg_wr,'0','0','1');


data_isa(12) <= NOT ((NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(12)));
data_isa(12) <= data_isa_I(12) when data_isa_OE(12) = '1' else 'Z';
data_isa_OE(12) <= N89;FDCPE_data_isa_latched12: FDCPE port map (data_isa_latched(12),data_isa(12).PIN,reg_wr,'0','0','1');


data_isa(13) <= NOT ((NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(13)));
data_isa(13) <= data_isa_I(13) when data_isa_OE(13) = '1' else 'Z';
data_isa_OE(13) <= N89;FDCPE_data_isa_latched13: FDCPE port map (data_isa_latched(13),data_isa(13).PIN,reg_wr,'0','0','1');


data_isa(14) <= NOT ((NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(14)));
data_isa(14) <= data_isa_I(14) when data_isa_OE(14) = '1' else 'Z';
data_isa_OE(14) <= N89;FDCPE_data_isa_latched14: FDCPE port map (data_isa_latched(14),data_isa(14).PIN,reg_wr,'0','0','1');


data_isa(15) <= NOT ((NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT data_max_reg_in(15)));
data_isa(15) <= data_isa_I(15) when data_isa_OE(15) = '1' else 'Z';
data_isa_OE(15) <= N89;FDCPE_data_isa_latched15: FDCPE port map (data_isa_latched(15),data_isa(15).PIN,reg_wr,'0','0','1');

FDCPE_data_max0: FDCPE port map (data_max_I(0),data_isa_latched(0),I2/load_data,'0','0',NOT master_enable);
data_max(0) <= data_max_I(0) when data_max_OE(0) = '1' else 'Z';
data_max_OE(0) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max1: FDCPE port map (data_max_I(1),data_isa_latched(1),I2/load_data,'0','0',NOT master_enable);
data_max(1) <= data_max_I(1) when data_max_OE(1) = '1' else 'Z';
data_max_OE(1) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max2: FDCPE port map (data_max_I(2),data_isa_latched(2),I2/load_data,'0','0',NOT master_enable);
data_max(2) <= data_max_I(2) when data_max_OE(2) = '1' else 'Z';
data_max_OE(2) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max3: FDCPE port map (data_max_I(3),data_isa_latched(3),I2/load_data,'0','0',NOT master_enable);
data_max(3) <= data_max_I(3) when data_max_OE(3) = '1' else 'Z';
data_max_OE(3) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max4: FDCPE port map (data_max_I(4),data_isa_latched(4),I2/load_data,'0','0',NOT master_enable);
data_max(4) <= data_max_I(4) when data_max_OE(4) = '1' else 'Z';
data_max_OE(4) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max5: FDCPE port map (data_max_I(5),data_isa_latched(5),I2/load_data,'0','0',NOT master_enable);
data_max(5) <= data_max_I(5) when data_max_OE(5) = '1' else 'Z';
data_max_OE(5) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max6: FDCPE port map (data_max_I(6),data_isa_latched(6),I2/load_data,'0','0',NOT master_enable);
data_max(6) <= data_max_I(6) when data_max_OE(6) = '1' else 'Z';
data_max_OE(6) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max7: FDCPE port map (data_max_I(7),data_isa_latched(7),I2/load_data,'0','0',NOT master_enable);
data_max(7) <= data_max_I(7) when data_max_OE(7) = '1' else 'Z';
data_max_OE(7) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max8: FDCPE port map (data_max_I(8),data_isa_latched(8),I2/load_data,'0','0',NOT master_enable);
data_max(8) <= data_max_I(8) when data_max_OE(8) = '1' else 'Z';
data_max_OE(8) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max9: FDCPE port map (data_max_I(9),data_isa_latched(9),I2/load_data,'0','0',NOT master_enable);
data_max(9) <= data_max_I(9) when data_max_OE(9) = '1' else 'Z';
data_max_OE(9) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max10: FDCPE port map (data_max_I(10),data_isa_latched(10),I2/load_data,'0','0',NOT master_enable);
data_max(10) <= data_max_I(10) when data_max_OE(10) = '1' else 'Z';
data_max_OE(10) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max11: FDCPE port map (data_max_I(11),data_isa_latched(11),I2/load_data,'0','0',NOT master_enable);
data_max(11) <= data_max_I(11) when data_max_OE(11) = '1' else 'Z';
data_max_OE(11) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max12: FDCPE port map (data_max_I(12),data_isa_latched(12),I2/load_data,'0','0',NOT master_enable);
data_max(12) <= data_max_I(12) when data_max_OE(12) = '1' else 'Z';
data_max_OE(12) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max13: FDCPE port map (data_max_I(13),data_isa_latched(13),I2/load_data,'0','0',NOT master_enable);
data_max(13) <= data_max_I(13) when data_max_OE(13) = '1' else 'Z';
data_max_OE(13) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max14: FDCPE port map (data_max_I(14),data_isa_latched(14),I2/load_data,'0','0',NOT master_enable);
data_max(14) <= data_max_I(14) when data_max_OE(14) = '1' else 'Z';
data_max_OE(14) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max15: FDCPE port map (data_max_I(15),data_isa_latched(15),I2/load_data,'0','0',NOT master_enable);
data_max(15) <= data_max_I(15) when data_max_OE(15) = '1' else 'Z';
data_max_OE(15) <= (NOT master_enable AND NOT data_out_enable);

FDCPE_data_max_reg_in0: FDCPE port map (data_max_reg_in(0),data_max_reg_in_D(0),load_buffer,'0','0','1');
data_max_reg_in_D(0) <= NOT (((NOT data_max(0).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN)));

FDCPE_data_max_reg_in1: FDCPE port map (data_max_reg_in(1),data_max_reg_in_D(1),load_buffer,'0','0','1');
data_max_reg_in_D(1) <= ((data_max(1).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in2: FDCPE port map (data_max_reg_in(2),data_max_reg_in_D(2),load_buffer,'0','0','1');
data_max_reg_in_D(2) <= ((data_max(2).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in3: FDCPE port map (data_max_reg_in(3),data_max_reg_in_D(3),load_buffer,'0','0','1');
data_max_reg_in_D(3) <= ((data_max(3).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in4: FDCPE port map (data_max_reg_in(4),data_max_reg_in_D(4),load_buffer,'0','0','1');
data_max_reg_in_D(4) <= ((data_max(4).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in5: FDCPE port map (data_max_reg_in(5),data_max_reg_in_D(5),load_buffer,'0','0','1');
data_max_reg_in_D(5) <= ((data_max(5).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in6: FDCPE port map (data_max_reg_in(6),data_max_reg_in_D(6),load_buffer,'0','0','1');
data_max_reg_in_D(6) <= ((data_max(6).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in7: FDCPE port map (data_max_reg_in(7),data_max_reg_in_D(7),load_buffer,'0','0','1');
data_max_reg_in_D(7) <= ((data_max(7).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in8: FDCPE port map (data_max_reg_in(8),data_max_reg_in_D(8),load_buffer,'0','0','1');
data_max_reg_in_D(8) <= ((data_max(8).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in9: FDCPE port map (data_max_reg_in(9),data_max_reg_in_D(9),load_buffer,'0','0','1');
data_max_reg_in_D(9) <= ((data_max(9).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in10: FDCPE port map (data_max_reg_in(10),data_max_reg_in_D(10),load_buffer,'0','0','1');
data_max_reg_in_D(10) <= ((data_max(10).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in11: FDCPE port map (data_max_reg_in(11),data_max_reg_in_D(11),load_buffer,'0','0','1');
data_max_reg_in_D(11) <= ((data_max(11).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in12: FDCPE port map (data_max_reg_in(12),data_max_reg_in_D(12),load_buffer,'0','0','1');
data_max_reg_in_D(12) <= ((data_max(12).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in13: FDCPE port map (data_max_reg_in(13),data_max_reg_in_D(13),load_buffer,'0','0','1');
data_max_reg_in_D(13) <= ((data_max(13).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in14: FDCPE port map (data_max_reg_in(14),data_max_reg_in_D(14),load_buffer,'0','0','1');
data_max_reg_in_D(14) <= ((data_max(14).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_max_reg_in15: FDCPE port map (data_max_reg_in(15),data_max_reg_in_D(15),load_buffer,'0','0','1');
data_max_reg_in_D(15) <= ((data_max(15).PIN)
	OR (NOT address_max(2).PIN AND NOT address_max(1).PIN AND 
	NOT address_max(0).PIN AND NOT address_max(7).PIN AND NOT address_max(6).PIN AND 
	NOT address_max(5).PIN AND NOT address_max(4).PIN AND NOT address_max(3).PIN));

FDCPE_data_out_enable: FDCPE port map (data_out_enable,data_out_enable_D,NOT clk,'0','0','1');
data_out_enable_D <= (NOT N_PZ_1310 AND NOT N_PZ_1309);

FDCPE_direction_245: FDCPE port map (direction_245,direction_245_D,NOT clk,'0',NOT ,'1');
direction_245_D <= NOT ((NOT N_PZ_1310 AND NOT N_PZ_1309));


iocs16 <= NOT (((NOT iowr AND cs AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3))
	OR (cs AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord)));


iq_o_syn <= (master_enable2 AND NOT iq_i_syn);

FDCPE_led_kvr: FDCPE port map (led_kvr,NOT I2/led_kvr,clk,'0','0','1');

FDCPE_led_lpt: FDCPE port map (led_lpt,NOT data_isa_latched(3),I2/write_lpt_en,'0',NOT ,'1');


led_master_enable <= (master_enable2 AND master_enable1);


led_pwr_good_tps <= pwr_good_tps;

FDCPE_led_rad: FDCPE port map (led_rad,led_rad_D,clk,'0','0','1');
led_rad_D <= NOT ((NOT master_enable AND led_rad_sig));

FTCPE_led_rad_sig: FTCPE port map (led_rad_sig,'1',bale,'0','0','1');


led_wdt <= wdt_sig_stari;

FDCPE_load_buffer: FDCPE port map (load_buffer,load_buffer_D,NOT clk,'0','0','1');
load_buffer_D <= ((I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd3)
	OR (NOT I2/curstate_FSM_FFd1 AND I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5));

FDCPE_master_enable1: FDCPE port map (master_enable1,master_enable1_D,clk,'0','0','1');
master_enable1_D <= NOT (((xp_present_in)
	OR (NOT reset AND ms_in AND NOT wdt_out_stari)));

FDCPE_master_enable2: FDCPE port map (master_enable2,master_enable2_D,clk,'0',NOT ,'1');
master_enable2_D <= NOT (((NOT ms_in AND NOT master_enable2_previous)
	OR (Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT ms_in)));

FDCPE_master_enable2_previous: FDCPE port map (master_enable2_previous,master_enable2,clk,'0',NOT ,'1');


master_enable <= (master_enable2 AND master_enable1);

LDCP_mode_register0: LDCP port map (mode_register(0),data_isa(0).PIN,,'0','0');
mode_register_G(0) <= (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_mode_register1: LDCP port map (mode_register(1),data_isa(1).PIN,,'0','0');
mode_register_G(1) <= (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_mode_register2: LDCP port map (mode_register(2),data_isa(2).PIN,,'0','0');
mode_register_G(2) <= (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_mode_register3: LDCP port map (mode_register(3),data_isa(3).PIN,,'0','0');
mode_register_G(3) <= (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_mode_register4: LDCP port map (mode_register(4),data_isa(4).PIN,,'0','0');
mode_register_G(4) <= (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_mode_register5: LDCP port map (mode_register(5),data_isa(5).PIN,,'0','0');
mode_register_G(5) <= (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_mode_register6: LDCP port map (mode_register(6),data_isa(6).PIN,,'0','0');
mode_register_G(6) <= (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_mode_register7: LDCP port map (mode_register(7),data_isa(7).PIN,,'0','0');
mode_register_G(7) <= (
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);


mrst <= NOT ((rst_dof_dsbl AND NOT reset_CPU.PIN));

FDCPE_ms_in: FDCPE port map (ms_in,xp_address(6),clk,'0','0','1');


nvram_address_I(0) <= address_isa(0);
nvram_address(0) <= nvram_address_I(0) when nvram_address_OE(0) = '1' else 'Z';
nvram_address_OE(0) <= N_PZ_1377;


nvram_address_I(1) <= address_isa(1);
nvram_address(1) <= nvram_address_I(1) when nvram_address_OE(1) = '1' else 'Z';
nvram_address_OE(1) <= N_PZ_1377;


nvram_address_I(2) <= address_isa(2);
nvram_address(2) <= nvram_address_I(2) when nvram_address_OE(2) = '1' else 'Z';
nvram_address_OE(2) <= N_PZ_1377;


nvram_address_I(3) <= address_isa(3);
nvram_address(3) <= nvram_address_I(3) when nvram_address_OE(3) = '1' else 'Z';
nvram_address_OE(3) <= N_PZ_1377;


nvram_address_I(4) <= address_isa(4);
nvram_address(4) <= nvram_address_I(4) when nvram_address_OE(4) = '1' else 'Z';
nvram_address_OE(4) <= N_PZ_1377;


nvram_address_I(5) <= address_isa(5);
nvram_address(5) <= nvram_address_I(5) when nvram_address_OE(5) = '1' else 'Z';
nvram_address_OE(5) <= N_PZ_1377;


nvram_address_I(6) <= address_isa(6);
nvram_address(6) <= nvram_address_I(6) when nvram_address_OE(6) = '1' else 'Z';
nvram_address_OE(6) <= N_PZ_1377;


nvram_address_I(7) <= address_isa(7);
nvram_address(7) <= nvram_address_I(7) when nvram_address_OE(7) = '1' else 'Z';
nvram_address_OE(7) <= N_PZ_1377;


nvram_address_I(8) <= address_isa(8);
nvram_address(8) <= nvram_address_I(8) when nvram_address_OE(8) = '1' else 'Z';
nvram_address_OE(8) <= N_PZ_1377;


nvram_address_I(9) <= address_isa(9);
nvram_address(9) <= nvram_address_I(9) when nvram_address_OE(9) = '1' else 'Z';
nvram_address_OE(9) <= N_PZ_1377;


nvram_address_I(10) <= address_isa(10);
nvram_address(10) <= nvram_address_I(10) when nvram_address_OE(10) = '1' else 'Z';
nvram_address_OE(10) <= N_PZ_1377;


nvram_address_I(11) <= address_isa(11);
nvram_address(11) <= nvram_address_I(11) when nvram_address_OE(11) = '1' else 'Z';
nvram_address_OE(11) <= N_PZ_1377;


nvram_address_I(12) <= address_isa(12);
nvram_address(12) <= nvram_address_I(12) when nvram_address_OE(12) = '1' else 'Z';
nvram_address_OE(12) <= N_PZ_1377;


nvram_address_I(13) <= address_isa(13);
nvram_address(13) <= nvram_address_I(13) when nvram_address_OE(13) = '1' else 'Z';
nvram_address_OE(13) <= N_PZ_1377;


nvram_address_I(14) <= address_isa(14);
nvram_address(14) <= nvram_address_I(14) when nvram_address_OE(14) = '1' else 'Z';
nvram_address_OE(14) <= N_PZ_1377;


nvram_address_I(15) <= NOT (((NOT address_isa(15) AND N_PZ_877)
	OR (NOT N_PZ_877 AND NOT page_register(0))));
nvram_address(15) <= nvram_address_I(15) when nvram_address_OE(15) = '1' else 'Z';
nvram_address_OE(15) <= N_PZ_1377;


nvram_address_I(16) <= NOT (((NOT address_isa(16) AND N_PZ_877)
	OR (NOT N_PZ_877 AND NOT page_register(1))));
nvram_address(16) <= nvram_address_I(16) when nvram_address_OE(16) = '1' else 'Z';
nvram_address_OE(16) <= N_PZ_1377;


nvram_address_I(17) <= NOT (((NOT address_isa(17) AND N_PZ_877)
	OR (NOT N_PZ_877 AND NOT page_register(2))));
nvram_address(17) <= nvram_address_I(17) when nvram_address_OE(17) = '1' else 'Z';
nvram_address_OE(17) <= N_PZ_1377;


nvram_address_I(18) <= NOT (((NOT address_isa(18) AND N_PZ_877)
	OR (NOT N_PZ_877 AND NOT page_register(3))));
nvram_address(18) <= nvram_address_I(18) when nvram_address_OE(18) = '1' else 'Z';
nvram_address_OE(18) <= N_PZ_1377;


nvram_address_I(19) <= NOT (((NOT address_isa(19) AND N_PZ_877)
	OR (NOT N_PZ_877 AND NOT page_register(4))));
nvram_address(19) <= nvram_address_I(19) when nvram_address_OE(19) = '1' else 'Z';
nvram_address_OE(19) <= N_PZ_1377;

LDCP_nvram_address20: LDCP port map (nvram_address_I(20),nvram_address(20),NOT N_PZ_877,'0','0');
nvram_address(20) <= (NOT nvram_ce AND nvram_cs AND page_register(5));
nvram_address(20) <= nvram_address_I(20) when nvram_address_OE(20) = '1' else 'Z';
nvram_address_OE(20) <= NOT I6/Mtrien_nvram_address(20);


nvram_ce <= NOT (((NOT aen AND NOT reset AND address_isa(19) AND address_isa(23) AND 
	address_isa(22) AND address_isa(20) AND address_isa(21) AND 
	address_isa(18) AND address_isa(16) AND address_isa(17) AND 
	address_isa(15) AND mode_register(3))
	OR (NOT aen AND NOT reset AND address_isa(19) AND address_isa(23) AND 
	address_isa(22) AND address_isa(20) AND address_isa(21) AND 
	address_isa(18) AND address_isa(16) AND address_isa(17) AND 
	address_isa(15) AND mode_register(4))
	OR (NOT aen AND NOT reset AND address_isa(19) AND address_isa(23) AND 
	address_isa(22) AND address_isa(20) AND address_isa(21) AND 
	address_isa(18) AND address_isa(16) AND address_isa(17) AND 
	address_isa(15) AND NOT N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	address_isa(18) AND address_isa(16) AND NOT address_isa(17) AND 
	address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	mode_register(2) AND mode_register(0) AND mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	address_isa(18) AND address_isa(16) AND NOT address_isa(17) AND 
	NOT address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	mode_register(2) AND NOT mode_register(0) AND mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	address_isa(18) AND NOT address_isa(16) AND NOT address_isa(17) AND 
	address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	mode_register(2) AND mode_register(0) AND NOT mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	address_isa(18) AND NOT address_isa(16) AND NOT address_isa(17) AND 
	NOT address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	mode_register(2) AND NOT mode_register(0) AND NOT mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	NOT address_isa(18) AND address_isa(16) AND address_isa(17) AND 
	address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	NOT mode_register(2) AND mode_register(0) AND mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	NOT address_isa(18) AND address_isa(16) AND address_isa(17) AND 
	NOT address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	NOT mode_register(2) AND NOT mode_register(0) AND mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	NOT address_isa(18) AND NOT address_isa(16) AND address_isa(17) AND 
	address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	NOT mode_register(2) AND mode_register(0) AND NOT mode_register(1) AND N_PZ_2834)
	OR (NOT aen AND NOT reset AND address_isa(19) AND NOT address_isa(23) AND 
	NOT address_isa(22) AND NOT address_isa(20) AND NOT address_isa(21) AND 
	NOT address_isa(18) AND NOT address_isa(16) AND address_isa(17) AND 
	NOT address_isa(15) AND NOT mode_register(3) AND NOT mode_register(4) AND 
	NOT mode_register(2) AND NOT mode_register(0) AND NOT mode_register(1) AND N_PZ_2834)));


nvram_cs <= NOT (((NOT aen AND base_addr_jp(1) AND NOT reset AND NOT address_isa(19) AND 
	NOT address_isa(23) AND NOT address_isa(22) AND NOT address_isa(20) AND 
	NOT address_isa(21) AND NOT address_isa(18) AND NOT address_isa(16) AND 
	NOT address_isa(17) AND NOT address_isa(15) AND address_isa(8) AND 
	NOT address_isa(11) AND NOT address_isa(7) AND address_isa(6) AND 
	NOT address_isa(14) AND NOT address_isa(13) AND NOT address_isa(10) AND 
	NOT address_isa(9) AND address_isa(4) AND NOT address_isa(12) AND 
	NOT address_isa(5))
	OR (NOT aen AND NOT base_addr_jp(1) AND NOT reset AND NOT address_isa(19) AND 
	NOT address_isa(23) AND NOT address_isa(22) AND NOT address_isa(20) AND 
	NOT address_isa(21) AND NOT address_isa(18) AND NOT address_isa(16) AND 
	NOT address_isa(17) AND NOT address_isa(15) AND address_isa(8) AND 
	NOT address_isa(11) AND NOT address_isa(7) AND address_isa(6) AND 
	NOT address_isa(14) AND NOT address_isa(13) AND NOT address_isa(10) AND 
	NOT address_isa(9) AND address_isa(4) AND NOT address_isa(12) AND 
	address_isa(5))));

FDCPE_nvram_data0: FDCPE port map (nvram_data_I(0),data_isa(0).PIN,clk,'0','0','1');
nvram_data(0) <= nvram_data_I(0) when nvram_data_OE(0) = '1' else 'Z';
nvram_data_OE(0) <= NOT I6/Mtrien_nvram_data;

FDCPE_nvram_data1: FDCPE port map (nvram_data_I(1),data_isa(1).PIN,clk,'0','0','1');
nvram_data(1) <= nvram_data_I(1) when nvram_data_OE(1) = '1' else 'Z';
nvram_data_OE(1) <= NOT I6/Mtrien_nvram_data;

FDCPE_nvram_data2: FDCPE port map (nvram_data_I(2),data_isa(2).PIN,clk,'0','0','1');
nvram_data(2) <= nvram_data_I(2) when nvram_data_OE(2) = '1' else 'Z';
nvram_data_OE(2) <= NOT I6/Mtrien_nvram_data;

FDCPE_nvram_data3: FDCPE port map (nvram_data_I(3),data_isa(3).PIN,clk,'0','0','1');
nvram_data(3) <= nvram_data_I(3) when nvram_data_OE(3) = '1' else 'Z';
nvram_data_OE(3) <= NOT I6/Mtrien_nvram_data;

FDCPE_nvram_data4: FDCPE port map (nvram_data_I(4),data_isa(4).PIN,clk,'0','0','1');
nvram_data(4) <= nvram_data_I(4) when nvram_data_OE(4) = '1' else 'Z';
nvram_data_OE(4) <= NOT I6/Mtrien_nvram_data;

FDCPE_nvram_data5: FDCPE port map (nvram_data_I(5),data_isa(5).PIN,clk,'0','0','1');
nvram_data(5) <= nvram_data_I(5) when nvram_data_OE(5) = '1' else 'Z';
nvram_data_OE(5) <= NOT I6/Mtrien_nvram_data;

FDCPE_nvram_data6: FDCPE port map (nvram_data_I(6),data_isa(6).PIN,clk,'0','0','1');
nvram_data(6) <= nvram_data_I(6) when nvram_data_OE(6) = '1' else 'Z';
nvram_data_OE(6) <= NOT I6/Mtrien_nvram_data;

FDCPE_nvram_data7: FDCPE port map (nvram_data_I(7),data_isa(7).PIN,clk,'0','0','1');
nvram_data(7) <= nvram_data_I(7) when nvram_data_OE(7) = '1' else 'Z';
nvram_data_OE(7) <= NOT I6/Mtrien_nvram_data;


nvram_oe_BUFR <= NOT (((NOT iord AND nvram_ce AND NOT nvram_cs)
	OR (NOT smemr AND NOT nvram_ce AND nvram_cs)));


nvram_oe <= nvram_oe_BUFR;


nvram_we_BUFR <= NOT (((NOT iowr AND N_PZ_1377 AND N_PZ_877)
	OR (N_PZ_1377 AND NOT N_PZ_877 AND NOT smemw)));


nvram_we <= nvram_we_BUFR;

LDCP_page_register0: LDCP port map (page_register(0),data_isa(0).PIN,,'0','0');
page_register_G(0) <= (
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_page_register1: LDCP port map (page_register(1),data_isa(1).PIN,,'0','0');
page_register_G(1) <= (
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_page_register2: LDCP port map (page_register(2),data_isa(2).PIN,,'0','0');
page_register_G(2) <= (
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_page_register3: LDCP port map (page_register(3),data_isa(3).PIN,,'0','0');
page_register_G(3) <= (
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_page_register4: LDCP port map (page_register(4),data_isa(4).PIN,,'0','0');
page_register_G(4) <= (
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_page_register5: LDCP port map (page_register(5),data_isa(5).PIN,,'0','0');
page_register_G(5) <= (
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_page_register6: LDCP port map (page_register(6),data_isa(6).PIN,,'0','0');
page_register_G(6) <= (
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);

LDCP_page_register7: LDCP port map (page_register(7),data_isa(7).PIN,,'0','0');
page_register_G(7) <= (
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND 
	N_PZ_2876);


read_id1_register <= ((NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND base_addr_jp(1)));


read_id2_register <= ((NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND base_addr_jp(1)));


read_jumper_register <= ((NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND base_addr_jp(1)));


read_led_register <= ((NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND base_addr_jp(1)));


read_mode_register <= ((NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND base_addr_jp(1)));


read_page_register <= ((NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND NOT base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND NOT base_addr_jp(0) AND base_addr_jp(1))
	OR (NOT aen AND NOT ale AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001 AND NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000 AND 
	NOT Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001 AND NOT adr_latched(5) AND adr_latched(6) AND adr_latched(8) AND 
	NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND NOT iord AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000 AND base_addr_jp(0) AND base_addr_jp(1)));

FDCPE_reg_rd: FDCPE port map (reg_rd,reg_rd_D,clk,'0','0','1');
reg_rd_D <= (NOT aen AND cs AND NOT iord);

FDCPE_reg_wr: FDCPE port map (reg_wr,reg_wr_D,clk,'0','0','1');
reg_wr_D <= (NOT iowr AND NOT aen AND cs);


reset_CPU_I <= '0';
reset_CPU <= reset_CPU_I when reset_CPU_OE = '1' else 'Z';
reset_CPU_OE <= NOT reset_CPU_not0001;


reset_CPU_not0001 <= ((NOT wdt_out_stari AND rst_taster AND nvram_rst)
	OR (rst_taster AND nvram_rst AND NOT wdt_enable));


test2 <= (NOT Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001 AND 
	NOT Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000 AND NOT adr_latched(3) AND reg_rd AND 
	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000);

FDCPE_wdt_enable: FDCPE port map (wdt_enable,wdt_enable_D,clk,'0','0','1');
wdt_enable_D <= ((data_isa_latched(0) AND write_wdt_en)
	OR (wdt_enable AND NOT write_wdt_en));

FDCPE_wdt_trg: FDCPE port map (wdt_trg,wdt_trg_D,NOT clk,'0','0','1');
wdt_trg_D <= NOT ((NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd3 AND NOT I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6 AND 
	I2/curstate_FSM_FFd5));

FDCPE_write_wdt_en: FDCPE port map (write_wdt_en,write_wdt_en_D,NOT clk,'0','0','1');
write_wdt_en_D <= (NOT I2/curstate_FSM_FFd1 AND NOT I2/curstate_FSM_FFd2 AND 
	I2/curstate_FSM_FFd4 AND NOT I2/curstate_FSM_FFd6 AND I2/curstate_FSM_FFd5);

FDCPE_xp_present_in: FDCPE port map (xp_present_in,xp_address(7),clk,'0','0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XCR3256XL-12-PQ208


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 NC                              105 NC                            
  2 NC                              106 NC                            
  3 address_isa<0>                  107 VCC                           
  4 address_isa<1>                  108 ale                           
  5 VCC                             109 led_master_enable             
  6 address_isa<2>                  110 WPU                           
  7 address_isa<3>                  111 reset_CPU                     
  8 address_isa<4>                  112 WPU                           
  9 address_isa<5>                  113 master_enable                 
 10 address_isa<6>                  114 rst_taster                    
 11 address_isa<7>                  115 test2                         
 12 address_isa<8>                  116 PE                            
 13 address_isa<9>                  117 led_wdt                       
 14 GND                             118 led_pwr_good_tps              
 15 address_isa<10>                 119 nvram_address<8>              
 16 address_isa<11>                 120 nvram_address<7>              
 17 address_isa<12>                 121 nvram_address<6>              
 18 address_isa<13>                 122 nvram_address<5>              
 19 address_isa<14>                 123 nvram_address<4>              
 20 address_isa<15>                 124 nvram_address<3>              
 21 base_addr_jp<0>                 125 VCC                           
 22 base_addr_jp<1>                 126 nvram_address<2>              
 23 VCC                             127 TMS                           
 24 WPU                             128 nvram_address<1>              
 25 WPU                             129 nvram_address<0>              
 26 WPU                             130 led_rad                       
 27 WPU                             131 led_kvr                       
 28 data_isa<0>                     132 led_lpt                       
 29 data_isa<1>                     133 nvram_ce                      
 30 TCK                             134 GND                           
 31 data_isa<2>                     135 nvram_cs                      
 32 GND                             136 nvram_oe                      
 33 data_isa<3>                     137 nvram_we                      
 34 data_isa<4>                     138 smemr                         
 35 data_isa<5>                     139 smemw                         
 36 data_isa<6>                     140 nvram_rst                     
 37 data_isa<7>                     141 mrst                          
 38 data_isa<8>                     142 cw7                           
 39 data_max<0>                     143 VCC                           
 40 data_max<1>                     144 reset                         
 41 VCC                             145 iocs16                        
 42 data_max<2>                     146 cs                            
 43 data_max<3>                     147 cw6                           
 44 data_max<4>                     148 aen                           
 45 data_max<5>                     149 pwr_good_tps                  
 46 data_max<6>                     150 iord                          
 47 data_max<7>                     151 iowr                          
 48 data_max<8>                     152 GND                           
 49 data_max<9>                     153 address_max<0>                
 50 GND                             154 address_max<1>                
 51 NC                              155 NC                            
 52 NC                              156 NC                            
 53 NC                              157 NC                            
 54 NC                              158 NC                            
 55 wdt_trg                         159 address_max<2>                
 56 wdt_out_stari                   160 address_max<3>                
 57 WPU                             161 address_max<4>                
 58 WPU                             162 address_max<5>                
 59 data_max<10>                    163 address_max<6>                
 60 data_max<11>                    164 address_max<7>                
 61 data_max<12>                    165 VCC                           
 62 data_max<13>                    166 WPU                           
 63 VCC                             167 direction_245                 
 64 data_max<14>                    168 bale                          
 65 data_max<15>                    169 brd                           
 66 iq_i_syn                        170 bwr                           
 67 iq_o_syn                        171 write_wdt_en                  
 68 wdt_sig_stari                   172 data_out_enable               
 69 data_isa<9>                     173 rst_dof_dsbl                  
 70 data_isa<10>                    174 GND                           
 71 data_isa<11>                    175 load_buffer                   
 72 GND                             176 TDI                           
 73 data_isa<12>                    177 power_supply_24V              
 74 VCC                             178 WPU                           
 75 GND                             179 VCC                           
 76 data_isa<13>                    180 GND                           
 77 data_isa<14>                    181 clk                           
 78 data_isa<15>                    182 TIE                           
 79 xp_address<0>                   183 TIE                           
 80 xp_address<1>                   184 TIE                           
 81 xp_address<2>                   185 GND                           
 82 GND                             186 VCC                           
 83 VCC                             187 WPU                           
 84 xp_address<3>                   188 nvram_data<0>                 
 85 VCC                             189 TDO                           
 86 xp_address<4>                   190 nvram_data<1>                 
 87 xp_address<5>                   191 VCC                           
 88 xp_address<6>                   192 nvram_data<2>                 
 89 xp_address<7>                   193 nvram_data<3>                 
 90 nvram_address<20>               194 nvram_data<4>                 
 91 nvram_address<19>               195 nvram_data<5>                 
 92 nvram_address<18>               196 nvram_data<6>                 
 93 nvram_address<17>               197 nvram_data<7>                 
 94 GND                             198 address_isa<16>               
 95 nvram_address<16>               199 address_isa<17>               
 96 nvram_address<15>               200 GND                           
 97 nvram_address<14>               201 address_isa<18>               
 98 nvram_address<13>               202 address_isa<19>               
 99 nvram_address<12>               203 address_isa<20>               
100 nvram_address<11>               204 address_isa<21>               
101 nvram_address<10>               205 address_isa<22>               
102 nvram_address<9>                206 address_isa<23>               
103 NC                              207 NC                            
104 NC                              208 NC                            


Legend :  NC  = Not Connected, unbonded pin
          PE  = Port Enable pin
         WPU  = Unused with Internal Weak Pull Up
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xcr3256xl-12-PQ208
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : ON
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : PULLUP
Set Input-Only Termination                  : FLOAT
Set Universal Control Term Optimization     : OFF
Enable Foldback NANDs                       : OFF
Reserve ISP Pins                            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Input Limit                                 : 31
Pterm Limit                                 : 28
