###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Wed Mar 22 16:59:06 2023
#  Design:            top
#  Command:           set_db timing_analysis_clock_propagation_mode sdc_control
###############################################################
Path 1: MET (6.244 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.177 (P)          0.077 (P)
          Arrival:=         11.177              5.014
 
Clock Gating Setup:-         0.000
    Required Time:=         11.177
     Launch Clock:-          5.014
        Data Path:-         -0.081
            Slack:=          6.244
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.135    5.014  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.065  -0.081    4.933  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/B      -      B       R     AND2X4          1  0.075   0.038    4.933  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X4          9  0.699   0.694   11.177  
#-------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (6.245 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.177 (P)          0.080 (P)
          Arrival:=         11.177              5.017
 
Clock Gating Setup:-         0.000
    Required Time:=         11.177
     Launch Clock:-          5.017
        Data Path:-         -0.084
            Slack:=          6.245
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.133    5.017  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.084    4.933  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B      -      B       R     AND2X4          1  0.062   0.037    4.933  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X4          9  0.686   0.694   11.177  
#-------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (6.249 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.177 (P)          0.080 (P)
          Arrival:=         11.177              5.017
 
Clock Gating Setup:-         0.000
    Required Time:=         11.177
     Launch Clock:-          5.017
        Data Path:-         -0.088
            Slack:=          6.249
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.133    5.017  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.088    4.928  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B      -      B       R     AND2X4          1  0.061   0.032    4.928  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X4          9  0.690   0.694   11.177  
#-------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (6.251 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.177 (P)          0.078 (P)
          Arrival:=         11.177              5.015
 
Clock Gating Setup:-         0.000
    Required Time:=         11.177
     Launch Clock:-          5.015
        Data Path:-         -0.088
            Slack:=          6.251
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.135    5.015  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.088    4.926  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/B      -      B       R     AND2X4          1  0.063   0.032    4.926  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X4          9  0.691   0.694   11.177  
#-------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (6.253 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.177 (P)          0.077 (P)
          Arrival:=         11.177              5.014
 
Clock Gating Setup:-         0.000
    Required Time:=         11.177
     Launch Clock:-          5.014
        Data Path:-         -0.089
            Slack:=          6.253
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.135    5.014  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.089    4.925  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/B      -      B       R     AND2X4          1  0.061   0.031    4.925  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X4          9  0.687   0.694   11.177  
#-------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (6.262 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.177 (P)          0.078 (P)
          Arrival:=         11.177              5.015
 
Clock Gating Setup:-         0.000
    Required Time:=         11.177
     Launch Clock:-          5.015
        Data Path:-         -0.100
            Slack:=          6.262
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.135    5.015  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.100    4.915  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B      -      B       R     AND2X4          1  0.046   0.025    4.915  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A  -      A       R     AND2X4          9  0.686   0.694   11.177  
#-------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (6.267 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.177 (P)          0.083 (P)
          Arrival:=         11.177              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         11.177
     Launch Clock:-          5.020
        Data Path:-         -0.109
            Slack:=          6.267
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.050    5.142  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.287  -0.122    5.020  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.086  -0.109    4.911  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/B      -      B       R     AND2X4          1  0.037   0.018    4.911  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/A  -      A       R     AND2X4          9  0.723   0.694   11.177  
#--------------------------------------------------------------------------------------------------------------------------
Path 8: MET (6.280 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.167 (P)          0.084 (P)
          Arrival:=         11.167              5.021
 
Clock Gating Setup:-         0.000
    Required Time:=         11.167
     Launch Clock:-          5.021
        Data Path:-         -0.134
            Slack:=          6.280
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.128    5.021  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.134    4.887  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/B      -      B       R     AND2X4          1  0.011   0.007    4.887  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.010   11.167  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X4         32  0.119   0.045   11.167  
#-------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (6.280 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.169 (P)          0.084 (P)
          Arrival:=         11.169              5.021
 
Clock Gating Setup:-         0.000
    Required Time:=         11.169
     Launch Clock:-          5.021
        Data Path:-         -0.132
            Slack:=          6.280
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.128    5.021  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.132    4.889  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B      -      B       R     AND2X4          1  0.013   0.007    4.889  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.008   11.169  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X4         32  0.119   0.047   11.169  
#-------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (6.281 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.084 (P)
          Arrival:=         11.170              5.021
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.021
        Data Path:-         -0.132
            Slack:=          6.281
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.128    5.021  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.132    4.889  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/B      -      B       R     AND2X4          1  0.012   0.008    4.889  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.008   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X4         32  0.119   0.048   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (6.283 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.085 (P)
          Arrival:=         11.170              5.021
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.021
        Data Path:-         -0.135
            Slack:=          6.283
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.128    5.021  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.135    4.887  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/B      -      B       R     AND2X4          1  0.011   0.006    4.887  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/A  -      A       R     AND2X4         32  0.119   0.048   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (6.285 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.168 (P)          0.084 (P)
          Arrival:=         11.168              5.021
 
Clock Gating Setup:-         0.000
    Required Time:=         11.168
     Launch Clock:-          5.021
        Data Path:-         -0.138
            Slack:=          6.285
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.128    5.021  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.138    4.883  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/B      -      B       R     AND2X4          1  0.010   0.006    4.883  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.010   11.168  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/A  -      A       R     AND2X4         32  0.119   0.046   11.168  
#-------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (6.285 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.168 (P)          0.078 (P)
          Arrival:=         11.168              5.015
 
Clock Gating Setup:-         0.000
    Required Time:=         11.168
     Launch Clock:-          5.015
        Data Path:-         -0.131
            Slack:=          6.285
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.134    5.015  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.131    4.884  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/B      -      B       R     AND2X4          1  0.013   0.008    4.884  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.009   11.168  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X4         32  0.119   0.047   11.168  
#-------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (6.286 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.081 (P)
          Arrival:=         11.170              5.018
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.018
        Data Path:-         -0.133
            Slack:=          6.286
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.132    5.018  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.133    4.884  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B      -      B       R     AND2X4          1  0.009   0.006    4.884  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X4         32  0.119   0.048   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (6.286 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.169 (P)          0.083 (P)
          Arrival:=         11.169              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         11.169
     Launch Clock:-          5.020
        Data Path:-         -0.137
            Slack:=          6.286
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.130    5.020  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.137    4.882  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B      -      B       R     AND2X4          1  0.011   0.006    4.882  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.009   11.169  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X4         32  0.119   0.047   11.169  
#-------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (6.287 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.169 (P)          0.081 (P)
          Arrival:=         11.169              5.018
 
Clock Gating Setup:-         0.000
    Required Time:=         11.169
     Launch Clock:-          5.018
        Data Path:-         -0.136
            Slack:=          6.287
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.132    5.018  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.136    4.882  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B      -      B       R     AND2X4          1  0.012   0.006    4.882  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.009   11.169  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X4         32  0.119   0.047   11.169  
#-------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (6.287 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.083 (P)
          Arrival:=         11.170              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.020
        Data Path:-         -0.137
            Slack:=          6.287
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.130    5.020  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.137    4.883  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/B      -      B       R     AND2X4          1  0.011   0.006    4.883  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.008   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X4         32  0.119   0.048   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (6.288 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.171 (P)          0.084 (P)
          Arrival:=         11.171              5.021
 
Clock Gating Setup:-         0.000
    Required Time:=         11.171
     Launch Clock:-          5.021
        Data Path:-         -0.138
            Slack:=          6.288
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.129    5.021  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.138    4.883  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/B      -      B       R     AND2X4          1  0.010   0.005    4.883  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.171  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X4         32  0.119   0.049   11.171  
#-------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (6.289 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.083 (P)
          Arrival:=         11.170              5.019
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.019
        Data Path:-         -0.138
            Slack:=          6.289
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.130    5.019  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.138    4.882  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/B      -      B       R     AND2X4          1  0.010   0.006    4.882  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X4         32  0.119   0.049   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (6.289 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.084 (P)
          Arrival:=         11.170              5.021
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.021
        Data Path:-         -0.140
            Slack:=          6.289
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.128    5.021  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.140    4.881  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/B      -      B       R     AND2X4          1  0.009   0.006    4.881  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X4         32  0.119   0.048   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (6.289 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.084 (P)
          Arrival:=         11.170              5.021
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.021
        Data Path:-         -0.140
            Slack:=          6.289
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.128    5.021  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.140    4.881  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/B      -      B       R     AND2X4          1  0.009   0.005    4.881  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X4         32  0.119   0.048   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (6.289 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.169 (P)          0.078 (P)
          Arrival:=         11.169              5.015
 
Clock Gating Setup:-         0.000
    Required Time:=         11.169
     Launch Clock:-          5.015
        Data Path:-         -0.135
            Slack:=          6.289
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.135    5.015  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.135    4.880  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B      -      B       R     AND2X4          1  0.012   0.007    4.880  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.008   11.169  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X4         32  0.119   0.047   11.169  
#-------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (6.290 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.079 (P)
          Arrival:=         11.170              5.016
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.016
        Data Path:-         -0.136
            Slack:=          6.290
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.133    5.016  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.136    4.880  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/B      -      B       R     AND2X4          1  0.010   0.007    4.880  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.008   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X4         32  0.119   0.048   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (6.290 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.079 (P)
          Arrival:=         11.170              5.016
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.016
        Data Path:-         -0.136
            Slack:=          6.290
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.133    5.016  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.136    4.880  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/B      -      B       R     AND2X4          1  0.010   0.007    4.880  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.008   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X4         32  0.119   0.048   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (6.291 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.084 (P)
          Arrival:=         11.170              5.021
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.021
        Data Path:-         -0.142
            Slack:=          6.291
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.128    5.021  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.142    4.879  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/B      -      B       R     AND2X4          1  0.009   0.005    4.879  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X4         32  0.119   0.048   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (6.292 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.081 (P)
          Arrival:=         11.170              5.018
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.018
        Data Path:-         -0.139
            Slack:=          6.292
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.132    5.018  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.139    4.879  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B      -      B       R     AND2X4          1  0.009   0.005    4.879  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X4         32  0.119   0.049   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (6.292 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.171 (P)          0.081 (P)
          Arrival:=         11.171              5.018
 
Clock Gating Setup:-         0.000
    Required Time:=         11.171
     Launch Clock:-          5.018
        Data Path:-         -0.139
            Slack:=          6.292
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.132    5.018  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.139    4.879  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/B      -      B       R     AND2X4          1  0.010   0.005    4.879  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.171  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X4         32  0.119   0.049   11.171  
#-------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (6.292 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.171 (P)          0.081 (P)
          Arrival:=         11.171              5.018
 
Clock Gating Setup:-         0.000
    Required Time:=         11.171
     Launch Clock:-          5.018
        Data Path:-         -0.139
            Slack:=          6.292
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.131    5.018  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.139    4.878  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/B      -      B       R     AND2X4          1  0.009   0.005    4.878  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.171  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/A  -      A       R     AND2X4         32  0.119   0.049   11.171  
#-------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (6.294 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.168 (P)          0.078 (P)
          Arrival:=         11.168              5.015
 
Clock Gating Setup:-         0.000
    Required Time:=         11.168
     Launch Clock:-          5.015
        Data Path:-         -0.141
            Slack:=          6.294
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.134    5.015  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.141    4.874  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/B      -      B       R     AND2X4          1  0.010   0.006    4.874  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.010   11.168  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X4         32  0.119   0.046   11.168  
#-------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (6.294 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.084 (P)
          Arrival:=         11.170              5.021
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.021
        Data Path:-         -0.144
            Slack:=          6.294
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.128    5.021  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.067  -0.144    4.877  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B      -      B       R     AND2X4          1  0.008   0.004    4.877  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A  -      A       R     AND2X4         32  0.119   0.049   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (6.297 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.079 (P)
          Arrival:=         11.170              5.016
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          5.016
        Data Path:-         -0.144
            Slack:=          6.297
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.133    5.016  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.066  -0.144    4.873  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/B      -      B       R     AND2X4          1  0.008   0.004    4.873  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.170  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X4         32  0.119   0.048   11.170  
#-------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (6.303 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.171 (P)          0.077 (P)
          Arrival:=         11.171              5.014
 
Clock Gating Setup:-         0.000
    Required Time:=         11.171
     Launch Clock:-          5.014
        Data Path:-         -0.146
            Slack:=          6.303
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                               -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                     -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                            -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q                    -      A->Q    F     BUX12           8  0.004   0.058    5.149  
  RISCV_STEEL_INST/CTS_337                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_33/Q                    -      A->Q    F     BUX6           41  0.287  -0.135    5.014  
  RISCV_STEEL_INST/CTS_333                                            -      -       -     (net)          41      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.065  -0.146    4.868  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/B      -      B       R     AND2X4          1  0.008   0.004    4.868  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                           -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX8           32  0.683  -0.007   11.171  
  RISCV_STEEL_INST/CTS_331                                        -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X4         32  0.119   0.049   11.171  
#-------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (6.309 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.167 (P)          0.060 (P)
          Arrival:=         11.167              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         11.167
     Launch Clock:-          4.997
        Data Path:-         -0.139
            Slack:=          6.309
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.050    5.142  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.287  -0.145    4.997  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.037  -0.139    4.858  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/B      -      B       R     AND2X2          1  0.004   0.001    4.858  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX8           32  0.683  -0.010   11.167  
  RISCV_STEEL_INST/CTS_331                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/A  -      A       R     AND2X2         32  0.119   0.045   11.167  
#--------------------------------------------------------------------------------------------------------------------------
Path 34: MET (6.311 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.169 (P)          0.060 (P)
          Arrival:=         11.169              4.996
 
Clock Gating Setup:-         0.000
    Required Time:=         11.169
     Launch Clock:-          4.996
        Data Path:-         -0.138
            Slack:=          6.311
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.050    5.142  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.287  -0.145    4.996  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.038  -0.138    4.858  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/B      -      B       R     AND2X2          1  0.004   0.001    4.858  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX8           32  0.683  -0.008   11.169  
  RISCV_STEEL_INST/CTS_331                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/A  -      A       R     AND2X2         32  0.119   0.047   11.169  
#--------------------------------------------------------------------------------------------------------------------------
Path 35: MET (6.313 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.199 (P)          0.070 (P)
          Arrival:=         11.199              5.007
 
Clock Gating Setup:-         0.000
    Required Time:=         11.199
     Launch Clock:-          5.007
        Data Path:-         -0.122
            Slack:=          6.313
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.050    5.142  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.287  -0.135    5.007  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.046  -0.122    4.885  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/B      -      B       R     AND2X1          1  0.004   0.000    4.885  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q            -      A->Q    R     BUX2            1  0.785  -0.082   11.095  
  RISCV_STEEL_INST/CTS_338                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q           -      A->Q    R     BUX12           8  0.004   0.103   11.199  
  RISCV_STEEL_INST/CTS_337                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/A  -      A       R     AND2X1          8  0.287   0.129   11.199  
#--------------------------------------------------------------------------------------------------------------------------
Path 36: MET (6.320 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.169 (P)          0.060 (P)
          Arrival:=         11.170              4.996
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          4.996
        Data Path:-         -0.147
            Slack:=          6.320
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.050    5.142  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.287  -0.145    4.996  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.038  -0.147    4.849  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/B      -      B       R     AND2X2          1  0.004   0.001    4.849  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX8           32  0.683  -0.008   11.170  
  RISCV_STEEL_INST/CTS_331                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/A  -      A       R     AND2X2         32  0.119   0.048   11.170  
#--------------------------------------------------------------------------------------------------------------------------
Path 37: MET (6.323 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.199 (P)          0.072 (P)
          Arrival:=         11.199              5.008
 
Clock Gating Setup:-         0.000
    Required Time:=         11.199
     Launch Clock:-          5.008
        Data Path:-         -0.133
            Slack:=          6.323
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.050    5.142  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.287  -0.133    5.008  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.046  -0.133    4.876  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/B      -      B       R     AND2X1          1  0.004   0.001    4.876  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q            -      A->Q    R     BUX2            1  0.785  -0.082   11.095  
  RISCV_STEEL_INST/CTS_338                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q           -      A->Q    R     BUX12           8  0.004   0.103   11.199  
  RISCV_STEEL_INST/CTS_337                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/A  -      A       R     AND2X1          8  0.287   0.129   11.199  
#--------------------------------------------------------------------------------------------------------------------------
Path 38: MET (6.329 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.170 (P)          0.061 (P)
          Arrival:=         11.170              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          4.998
        Data Path:-         -0.157
            Slack:=          6.329
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.050    5.142  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_36/Q               -      A->Q    F     BUX8           64  0.287  -0.144    4.998  
  RISCV_STEEL_INST/CTS_336                                       -      -       -     (net)          64      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.045  -0.157    4.841  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/B      -      B       R     AND2X2          1  0.004   0.001    4.841  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX8           32  0.683  -0.007   11.170  
  RISCV_STEEL_INST/CTS_331                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/A  -      A       R     AND2X2         32  0.119   0.048   11.170  
#--------------------------------------------------------------------------------------------------------------------------
Path 39: MET (6.331 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.198 (P)          0.060 (P)
          Arrival:=         11.198              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         11.198
     Launch Clock:-          4.997
        Data Path:-         -0.131
            Slack:=          6.331
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q                -      A->Q    F     BUX2            1  0.194  -0.180    5.091  
  RISCV_STEEL_INST/CTS_338                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q               -      A->Q    F     BUX12           8  0.004   0.056    5.147  
  RISCV_STEEL_INST/CTS_337                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_34/Q               -      A->Q    F     BUX8           67  0.287  -0.150    4.997  
  RISCV_STEEL_INST/CTS_334                                       -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.004  -0.131    4.866  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/B      -      B       R     AND2X1          1  0.004   0.001    4.866  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L1_2/Q            -      A->Q    R     BUX2            1  0.785  -0.082   11.095  
  RISCV_STEEL_INST/CTS_338                                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_10/Q           -      A->Q    R     BUX12           8  0.004   0.102   11.198  
  RISCV_STEEL_INST/CTS_337                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/A  -      A       R     AND2X1          8  0.287   0.128   11.198  
#--------------------------------------------------------------------------------------------------------------------------
Path 40: MET (6.355 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.063
      Net Latency:+          1.169 (P)          0.012 (P)
          Arrival:=         11.170              4.948
 
Clock Gating Setup:-         0.000
    Required Time:=         11.170
     Launch Clock:-          4.948
        Data Path:-         -0.134
            Slack:=          6.355
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.937  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             9  0.160   0.335    5.272  
  CTS_3                                                          -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX8           32  0.295  -0.109    5.163  
  RISCV_STEEL_INST/CTS_331                                       -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/CTS_cdb_BUF_clock_1__G0_L2_9/Q                -      A->Q    F     BUX2            1  0.119  -0.160    5.003  
  RISCV_STEEL_INST/CTS_330                                       -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_31/Q               -      A->Q    F     BUX12          96  0.004  -0.055    4.948  
  RISCV_STEEL_INST/CTS_329                                       -      -       -     (net)          96      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.086  -0.134    4.814  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/B      -      B       R     AND2X2          1  0.004   0.001    4.814  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             9  0.003   1.177   11.177  
  CTS_3                                                      -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX8           32  0.683  -0.008   11.170  
  RISCV_STEEL_INST/CTS_331                                   -      -       -     (net)          32      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/A  -      A       R     AND2X2         32  0.119   0.048   11.170  
#--------------------------------------------------------------------------------------------------------------------------

