INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sources_1/bd/design_1/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_AXI_Native_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/5e66/image_loader_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_image_loader_module_0_0/sim/design_1_image_loader_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_image_loader_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_0/src/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/1e62/perceptron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perceptron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_0/sim/design_1_perceptron_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_perceptron_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1BOGR4T
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_J0G1J0
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_19YU2FS
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_1/sim/design_1_perceptron_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_perceptron_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_2/sim/design_1_perceptron_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_perceptron_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/c04c/axi4_lite_register_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axi4_lite_register_m_0_0/sim/design_1_axi4_lite_register_m_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi4_lite_register_m_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/9576/axi4_lite_layer_connector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_layer_connector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axi4_lite_layer_conn_0_0/sim/design_1_axi4_lite_layer_conn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi4_lite_layer_conn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_design_1_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_design_1_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_1_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sim_1/new/test_read_write_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_read_write_file_tb
INFO: [VRFC 10-2458] undeclared symbol a_0_tready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sim_1/new/test_read_write_file_tb.v:53]
INFO: [VRFC 10-2458] undeclared symbol a_0_tvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sim_1/new/test_read_write_file_tb.v:54]
