Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,8
design__instance__area,95.0912
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,6.753258503522375E-7
power__switching__total,0.0000025432641450606752
power__leakage__total,7.785568717499913E-11
power__total,0.0000032186676435230765
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0
timing__hold__ws__corner:nom_tt_025C_1v80,9.92678056741058
timing__setup__ws__corner:nom_tt_025C_1v80,14.354546402272227
timing__hold__tns__corner:nom_tt_025C_1v80,0
timing__setup__tns__corner:nom_tt_025C_1v80,0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,inf
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0
timing__hold__ws__corner:nom_ss_100C_1v60,10.103978384401188
timing__setup__ws__corner:nom_ss_100C_1v60,14.101134881110099
timing__hold__tns__corner:nom_ss_100C_1v60,0
timing__setup__tns__corner:nom_ss_100C_1v60,0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,inf
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0
timing__hold__ws__corner:nom_ff_n40C_1v95,9.864967788543364
timing__setup__ws__corner:nom_ff_n40C_1v95,14.468864738083393
timing__hold__tns__corner:nom_ff_n40C_1v95,0
timing__setup__tns__corner:nom_ff_n40C_1v95,0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,inf
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0
clock__skew__worst_setup,0
timing__hold__ws,9.864967788543364
timing__setup__ws,14.101134881110099
timing__hold__tns,0
timing__setup__tns,0
timing__hold__wns,0
timing__setup__wns,0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 24.83 35.55
design__core__bbox,5.52 10.88 18.86 24.48
flow__warnings__count,4
flow__errors__count,0
design__io,16
design__die__area,882.707
design__core__area,181.424
design__instance__count__stdcell,8
design__instance__area__stdcell,95.0912
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.524138
design__instance__utilization__stdcell,0.524138
