{"vcs1":{"timestamp_begin":1765617245.623196726, "rt":1.80, "ut":0.06, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765617245.240679922}
{"VCS_COMP_START_TIME": 1765617245.240679922}
{"VCS_COMP_END_TIME": 1765617247.469821778}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/6M1L/verilog/tsl18cio250/zero +define+FUNCTIONAL +define+SIM hkspi_tb.v -o simv"}
