---
date: '2017-01-15'
title: 'Fibonacci Sequnence Generator IP'
github: ''
external: ''
tech:
  - SystemVerilog
  - Xilinx Vivado
  - Xilinx Nexys4DDR FPGA
company: ''
showInProjects: true
---

Synthesizable hardware block that generates Fibonacci sequence based on the start value and order.
