// Seed: 794290575
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
);
  assign id_0 = 1;
  assign id_0 = ~id_2;
  assign id_0 = 1'd0;
  logic id_3;
  logic id_4;
  logic id_5;
  type_12(
      1, 1 == 1
  );
  assign id_5 = 1'h0;
  logic id_6;
  logic id_7;
  assign id_5 = id_5;
endmodule
