============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Anlogic/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Mon Dec  2 10:07:41 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  4.141258s wall, 3.400822s user + 0.249602s system = 3.650423s CPU (88.1%)

RUN-1004 : used memory is 261 MB, reserved memory is 240 MB, peak memory is 261 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P141;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P71; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P85; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.398308s wall, 3.229221s user + 0.046800s system = 3.276021s CPU (96.4%)

RUN-1004 : used memory is 160 MB, reserved memory is 196 MB, peak memory is 267 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.641009s wall, 1.310408s user + 0.078001s system = 1.388409s CPU (84.6%)

RUN-1004 : used memory is 205 MB, reserved memory is 238 MB, peak memory is 267 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.698310s wall, 1.388409s user + 0.046800s system = 1.435209s CPU (84.5%)

RUN-1004 : used memory is 346 MB, reserved memory is 368 MB, peak memory is 346 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.59 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.155519s wall, 14.851295s user + 0.280802s system = 15.132097s CPU (88.2%)

RUN-1004 : used memory is 326 MB, reserved memory is 365 MB, peak memory is 414 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.773254s wall, 2.620817s user + 0.078001s system = 2.698817s CPU (97.3%)

RUN-1004 : used memory is 329 MB, reserved memory is 366 MB, peak memory is 414 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.173003s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (101.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 929739
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 526038, overlap = 193
PHY-3002 : Step(2): len = 356161, overlap = 251.75
PHY-3002 : Step(3): len = 272409, overlap = 279
PHY-3002 : Step(4): len = 220205, overlap = 296.75
PHY-3002 : Step(5): len = 180937, overlap = 310.75
PHY-3002 : Step(6): len = 148185, overlap = 328.25
PHY-3002 : Step(7): len = 123582, overlap = 345.25
PHY-3002 : Step(8): len = 96863.5, overlap = 364.75
PHY-3002 : Step(9): len = 86564.2, overlap = 371.75
PHY-3002 : Step(10): len = 74947.7, overlap = 381.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.96783e-07
PHY-3002 : Step(11): len = 73516.5, overlap = 381.25
PHY-3002 : Step(12): len = 75499.6, overlap = 375.25
PHY-3002 : Step(13): len = 80629.7, overlap = 369
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.79357e-06
PHY-3002 : Step(14): len = 77614.1, overlap = 366.5
PHY-3002 : Step(15): len = 104858, overlap = 336.5
PHY-3002 : Step(16): len = 118217, overlap = 295.25
PHY-3002 : Step(17): len = 110234, overlap = 296.75
PHY-3002 : Step(18): len = 108758, overlap = 299
PHY-3002 : Step(19): len = 109441, overlap = 302
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.58713e-06
PHY-3002 : Step(20): len = 109212, overlap = 303
PHY-3002 : Step(21): len = 116947, overlap = 288.75
PHY-3002 : Step(22): len = 120127, overlap = 281.25
PHY-3002 : Step(23): len = 118834, overlap = 274.75
PHY-3002 : Step(24): len = 121206, overlap = 266.75
PHY-3002 : Step(25): len = 124092, overlap = 259.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.17426e-06
PHY-3002 : Step(26): len = 124884, overlap = 253.5
PHY-3002 : Step(27): len = 133617, overlap = 247.25
PHY-3002 : Step(28): len = 135958, overlap = 232.75
PHY-3002 : Step(29): len = 135112, overlap = 226.75
PHY-3002 : Step(30): len = 137589, overlap = 218.75
PHY-3002 : Step(31): len = 138737, overlap = 216
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.43485e-05
PHY-3002 : Step(32): len = 143413, overlap = 209.75
PHY-3002 : Step(33): len = 154458, overlap = 186.5
PHY-3002 : Step(34): len = 151357, overlap = 182.75
PHY-3002 : Step(35): len = 150628, overlap = 173.75
PHY-3002 : Step(36): len = 151144, overlap = 170.25
PHY-3002 : Step(37): len = 152213, overlap = 173.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.8697e-05
PHY-3002 : Step(38): len = 158134, overlap = 163
PHY-3002 : Step(39): len = 168855, overlap = 156.25
PHY-3002 : Step(40): len = 166039, overlap = 155.5
PHY-3002 : Step(41): len = 164930, overlap = 153.25
PHY-3002 : Step(42): len = 165052, overlap = 145.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002581s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.244411s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (91.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.773386s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (92.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.25625e-06
PHY-3002 : Step(43): len = 166732, overlap = 156.5
PHY-3002 : Step(44): len = 166673, overlap = 157.25
PHY-3002 : Step(45): len = 165649, overlap = 158.25
PHY-3002 : Step(46): len = 161992, overlap = 163.75
PHY-3002 : Step(47): len = 156773, overlap = 176.5
PHY-3002 : Step(48): len = 151894, overlap = 188
PHY-3002 : Step(49): len = 147012, overlap = 198.25
PHY-3002 : Step(50): len = 142578, overlap = 209
PHY-3002 : Step(51): len = 139863, overlap = 214.75
PHY-3002 : Step(52): len = 137940, overlap = 220.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.25125e-05
PHY-3002 : Step(53): len = 143554, overlap = 214.75
PHY-3002 : Step(54): len = 153821, overlap = 183.25
PHY-3002 : Step(55): len = 152524, overlap = 180.75
PHY-3002 : Step(56): len = 153212, overlap = 181.25
PHY-3002 : Step(57): len = 154255, overlap = 181
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43686e-05
PHY-3002 : Step(58): len = 164105, overlap = 159
PHY-3002 : Step(59): len = 173104, overlap = 145.5
PHY-3002 : Step(60): len = 172648, overlap = 145
PHY-3002 : Step(61): len = 172859, overlap = 141.25
PHY-3002 : Step(62): len = 173291, overlap = 136.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.87372e-05
PHY-3002 : Step(63): len = 179578, overlap = 126
PHY-3002 : Step(64): len = 187314, overlap = 117
PHY-3002 : Step(65): len = 185930, overlap = 118
PHY-3002 : Step(66): len = 185504, overlap = 116
PHY-3002 : Step(67): len = 186542, overlap = 109.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.58988e-05
PHY-3002 : Step(68): len = 195156, overlap = 100.75
PHY-3002 : Step(69): len = 199604, overlap = 101
PHY-3002 : Step(70): len = 200800, overlap = 99
PHY-3002 : Step(71): len = 202091, overlap = 99.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.108540s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (97.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.718000s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18796e-05
PHY-3002 : Step(72): len = 210229, overlap = 182.5
PHY-3002 : Step(73): len = 208167, overlap = 169.75
PHY-3002 : Step(74): len = 203031, overlap = 167.5
PHY-3002 : Step(75): len = 196443, overlap = 176
PHY-3002 : Step(76): len = 189699, overlap = 185
PHY-3002 : Step(77): len = 184774, overlap = 194.25
PHY-3002 : Step(78): len = 180265, overlap = 201.75
PHY-3002 : Step(79): len = 176011, overlap = 210
PHY-3002 : Step(80): len = 173314, overlap = 213.5
PHY-3002 : Step(81): len = 171448, overlap = 217.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143759
PHY-3002 : Step(82): len = 179892, overlap = 201.25
PHY-3002 : Step(83): len = 184872, overlap = 192
PHY-3002 : Step(84): len = 188331, overlap = 183.5
PHY-3002 : Step(85): len = 189213, overlap = 175
PHY-3002 : Step(86): len = 189551, overlap = 175.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287518
PHY-3002 : Step(87): len = 197875, overlap = 164.25
PHY-3002 : Step(88): len = 200474, overlap = 157.75
PHY-3002 : Step(89): len = 204926, overlap = 152
PHY-3002 : Step(90): len = 207314, overlap = 153.25
PHY-3002 : Step(91): len = 208363, overlap = 150.25
PHY-3002 : Step(92): len = 209379, overlap = 152
PHY-3002 : Step(93): len = 210605, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000575037
PHY-3002 : Step(94): len = 215775, overlap = 152.25
PHY-3002 : Step(95): len = 217150, overlap = 149
PHY-3002 : Step(96): len = 220202, overlap = 144.5
PHY-3002 : Step(97): len = 222452, overlap = 142.25
PHY-3002 : Step(98): len = 223164, overlap = 140.5
PHY-3002 : Step(99): len = 223560, overlap = 139.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00108972
PHY-3002 : Step(100): len = 226489, overlap = 139.5
PHY-3002 : Step(101): len = 227436, overlap = 139.75
PHY-3002 : Step(102): len = 229236, overlap = 137.75
PHY-3002 : Step(103): len = 230399, overlap = 135.75
PHY-3002 : Step(104): len = 231243, overlap = 136.25
PHY-3002 : Step(105): len = 231963, overlap = 135.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00190888
PHY-3002 : Step(106): len = 233274, overlap = 137.25
PHY-3002 : Step(107): len = 234578, overlap = 138.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00266774
PHY-3002 : Step(108): len = 235315, overlap = 137.75
PHY-3002 : Step(109): len = 236434, overlap = 133.75
PHY-3002 : Step(110): len = 237444, overlap = 139.25
PHY-3002 : Step(111): len = 237742, overlap = 139
PHY-3002 : Step(112): len = 238423, overlap = 138.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00380544
PHY-3002 : Step(113): len = 238755, overlap = 137.75
PHY-3002 : Step(114): len = 239791, overlap = 137.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00467577
PHY-3002 : Step(115): len = 239967, overlap = 136.75
PHY-3002 : Step(116): len = 240754, overlap = 138.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00521022
PHY-3002 : Step(117): len = 240917, overlap = 138.25
PHY-3002 : Step(118): len = 241745, overlap = 135.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00588997
PHY-3002 : Step(119): len = 241869, overlap = 135.25
PHY-3002 : Step(120): len = 242603, overlap = 134.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.323312s wall, 0.187201s user + 0.093601s system = 0.280802s CPU (86.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.101394s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (99.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.744620s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000293424
PHY-3002 : Step(121): len = 234180, overlap = 97.75
PHY-3002 : Step(122): len = 231697, overlap = 103.5
PHY-3002 : Step(123): len = 227041, overlap = 124.25
PHY-3002 : Step(124): len = 224725, overlap = 131.5
PHY-3002 : Step(125): len = 222901, overlap = 128.5
PHY-3002 : Step(126): len = 221286, overlap = 130.5
PHY-3002 : Step(127): len = 220384, overlap = 131
PHY-3002 : Step(128): len = 219757, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000586848
PHY-3002 : Step(129): len = 224039, overlap = 130.25
PHY-3002 : Step(130): len = 224450, overlap = 128.25
PHY-3002 : Step(131): len = 225845, overlap = 123.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103375
PHY-3002 : Step(132): len = 228687, overlap = 119
PHY-3002 : Step(133): len = 229797, overlap = 113.25
PHY-3002 : Step(134): len = 230537, overlap = 112.25
PHY-3002 : Step(135): len = 231524, overlap = 112.25
PHY-3002 : Step(136): len = 232081, overlap = 113
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0015901
PHY-3002 : Step(137): len = 233263, overlap = 113.25
PHY-3002 : Step(138): len = 234641, overlap = 112
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00203269
PHY-3002 : Step(139): len = 235313, overlap = 116
PHY-3002 : Step(140): len = 236509, overlap = 113.25
PHY-3002 : Step(141): len = 237270, overlap = 112.5
PHY-3002 : Step(142): len = 237661, overlap = 109.25
PHY-3002 : Step(143): len = 238327, overlap = 110.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00281446
PHY-3002 : Step(144): len = 238925, overlap = 112.25
PHY-3002 : Step(145): len = 239796, overlap = 111.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021695s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.9%)

PHY-3001 : Legalized: Len = 246934, Over = 0
PHY-3001 : Final: Len = 246934, Over = 0
RUN-1003 : finish command "place" in  22.561069s wall, 30.950598s user + 1.279208s system = 32.229807s CPU (142.9%)

RUN-1004 : used memory is 383 MB, reserved memory is 402 MB, peak memory is 414 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2994 to 2280
PHY-1001 : Pin misalignment score is improved from 2280 to 2235
PHY-1001 : Pin misalignment score is improved from 2235 to 2234
PHY-1001 : Pin misalignment score is improved from 2234 to 2232
PHY-1001 : Pin misalignment score is improved from 2232 to 2232
PHY-1001 : Pin local connectivity score is improved from 192 to 0
PHY-1001 : Pin misalignment score is improved from 2310 to 2253
PHY-1001 : Pin misalignment score is improved from 2253 to 2245
PHY-1001 : Pin misalignment score is improved from 2245 to 2245
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.181199s wall, 3.151220s user + 0.000000s system = 3.151220s CPU (99.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 318904, over cnt = 1711(21%), over = 3328, worst = 8
PHY-1002 : len = 327104, over cnt = 1452(18%), over = 2308, worst = 6
PHY-1002 : len = 334280, over cnt = 1392(17%), over = 1896, worst = 3
PHY-1002 : len = 357400, over cnt = 999(12%), over = 1095, worst = 3
PHY-1002 : len = 375120, over cnt = 799(9%), over = 824, worst = 3
PHY-1002 : len = 391000, over cnt = 708(8%), over = 717, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 38 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.536578s wall, 5.553636s user + 0.031200s system = 5.584836s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.123795s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (100.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 50448, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 0.498383s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (97.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50336, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.013998s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (111.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.006217s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (501.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 695864, over cnt = 2145(1%), over = 2237, worst = 3
PHY-1001 : End Routed; 27.759270s wall, 31.839804s user + 0.202801s system = 32.042605s CPU (115.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 606152, over cnt = 1035(0%), over = 1041, worst = 2
PHY-1001 : End DR Iter 1; 28.322231s wall, 28.017780s user + 0.015600s system = 28.033380s CPU (99.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599960, over cnt = 445(0%), over = 446, worst = 2
PHY-1001 : End DR Iter 2; 6.367267s wall, 6.286840s user + 0.046800s system = 6.333641s CPU (99.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602584, over cnt = 217(0%), over = 217, worst = 1
PHY-1001 : End DR Iter 3; 1.743640s wall, 1.747211s user + 0.000000s system = 1.747211s CPU (100.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 607392, over cnt = 98(0%), over = 98, worst = 1
PHY-1001 : End DR Iter 4; 1.791275s wall, 1.762811s user + 0.000000s system = 1.762811s CPU (98.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610000, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End DR Iter 5; 1.211375s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (96.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 612184, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 6; 2.005727s wall, 1.996813s user + 0.000000s system = 1.996813s CPU (99.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 613808, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 2.822753s wall, 2.823618s user + 0.000000s system = 2.823618s CPU (100.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614064, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 8; 1.894711s wall, 1.903212s user + 0.000000s system = 1.903212s CPU (100.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614064, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 9; 1.477817s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (97.1%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 614064, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 10; 1.452452s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (99.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614040, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 9; 1.457395s wall, 1.388409s user + 0.015600s system = 1.404009s CPU (96.3%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614040, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 10; 1.467153s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (98.9%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614040, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 11; 1.475076s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (100.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614040, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 12; 1.468969s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (98.8%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614040, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 13; 1.484113s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (99.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614368, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 0.956088s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (99.5%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 614384, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.391608s wall, 1.372809s user + 0.015600s system = 1.388409s CPU (99.8%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 614488, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614488
PHY-1001 : End DC Iter 3; 0.393518s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (99.1%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  97.998004s wall, 100.667445s user + 0.390002s system = 101.057448s CPU (103.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  106.949963s wall, 109.528302s user + 0.468003s system = 109.996305s CPU (102.8%)

RUN-1004 : used memory is 481 MB, reserved memory is 516 MB, peak memory is 515 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.776202s wall, 2.605217s user + 0.140401s system = 2.745618s CPU (98.9%)

RUN-1004 : used memory is 481 MB, reserved memory is 516 MB, peak memory is 515 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2123, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.156327s wall, 3.775224s user + 0.031200s system = 3.806424s CPU (91.6%)

RUN-1004 : used memory is 509 MB, reserved memory is 550 MB, peak memory is 515 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2125
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 55813
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 157394 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.349984s wall, 20.935334s user + 0.046800s system = 20.982135s CPU (184.9%)

RUN-1004 : used memory is 539 MB, reserved memory is 573 MB, peak memory is 548 MB
