// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_gemm_kernel_gemm_Pipeline_L21 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWVALID,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWREADY,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWADDR,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWID,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWLEN,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWSIZE,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWBURST,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWLOCK,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWCACHE,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWPROT,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWQOS,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWREGION,
        m_axi_merlin_gmem_kernel_gemm_128_0_AWUSER,
        m_axi_merlin_gmem_kernel_gemm_128_0_WVALID,
        m_axi_merlin_gmem_kernel_gemm_128_0_WREADY,
        m_axi_merlin_gmem_kernel_gemm_128_0_WDATA,
        m_axi_merlin_gmem_kernel_gemm_128_0_WSTRB,
        m_axi_merlin_gmem_kernel_gemm_128_0_WLAST,
        m_axi_merlin_gmem_kernel_gemm_128_0_WID,
        m_axi_merlin_gmem_kernel_gemm_128_0_WUSER,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARREADY,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARID,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION,
        m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER,
        m_axi_merlin_gmem_kernel_gemm_128_0_RVALID,
        m_axi_merlin_gmem_kernel_gemm_128_0_RREADY,
        m_axi_merlin_gmem_kernel_gemm_128_0_RDATA,
        m_axi_merlin_gmem_kernel_gemm_128_0_RLAST,
        m_axi_merlin_gmem_kernel_gemm_128_0_RID,
        m_axi_merlin_gmem_kernel_gemm_128_0_RFIFONUM,
        m_axi_merlin_gmem_kernel_gemm_128_0_RUSER,
        m_axi_merlin_gmem_kernel_gemm_128_0_RRESP,
        m_axi_merlin_gmem_kernel_gemm_128_0_BVALID,
        m_axi_merlin_gmem_kernel_gemm_128_0_BREADY,
        m_axi_merlin_gmem_kernel_gemm_128_0_BRESP,
        m_axi_merlin_gmem_kernel_gemm_128_0_BID,
        m_axi_merlin_gmem_kernel_gemm_128_0_BUSER,
        A_5_0_buf_address0,
        A_5_0_buf_ce0,
        A_5_0_buf_we0,
        A_5_0_buf_d0,
        A_5_0_buf_100_address0,
        A_5_0_buf_100_ce0,
        A_5_0_buf_100_we0,
        A_5_0_buf_100_d0,
        A_5_0_buf_101_address0,
        A_5_0_buf_101_ce0,
        A_5_0_buf_101_we0,
        A_5_0_buf_101_d0,
        A_5_0_buf_102_address0,
        A_5_0_buf_102_ce0,
        A_5_0_buf_102_we0,
        A_5_0_buf_102_d0,
        A_5_0_buf_103_address0,
        A_5_0_buf_103_ce0,
        A_5_0_buf_103_we0,
        A_5_0_buf_103_d0,
        A_5_0_buf_104_address0,
        A_5_0_buf_104_ce0,
        A_5_0_buf_104_we0,
        A_5_0_buf_104_d0,
        A_5_0_buf_105_address0,
        A_5_0_buf_105_ce0,
        A_5_0_buf_105_we0,
        A_5_0_buf_105_d0,
        A_5_0_buf_106_address0,
        A_5_0_buf_106_ce0,
        A_5_0_buf_106_we0,
        A_5_0_buf_106_d0,
        A_5_0_buf_107_address0,
        A_5_0_buf_107_ce0,
        A_5_0_buf_107_we0,
        A_5_0_buf_107_d0,
        A_5_0_buf_108_address0,
        A_5_0_buf_108_ce0,
        A_5_0_buf_108_we0,
        A_5_0_buf_108_d0,
        A_5_0_buf_109_address0,
        A_5_0_buf_109_ce0,
        A_5_0_buf_109_we0,
        A_5_0_buf_109_d0,
        A_5_0_buf_110_address0,
        A_5_0_buf_110_ce0,
        A_5_0_buf_110_we0,
        A_5_0_buf_110_d0,
        A_5_0_buf_111_address0,
        A_5_0_buf_111_ce0,
        A_5_0_buf_111_we0,
        A_5_0_buf_111_d0,
        A_5_0_buf_112_address0,
        A_5_0_buf_112_ce0,
        A_5_0_buf_112_we0,
        A_5_0_buf_112_d0,
        A_5_0_buf_113_address0,
        A_5_0_buf_113_ce0,
        A_5_0_buf_113_we0,
        A_5_0_buf_113_d0,
        A_5_0_buf_114_address0,
        A_5_0_buf_114_ce0,
        A_5_0_buf_114_we0,
        A_5_0_buf_114_d0,
        A_5_0_buf_115_address0,
        A_5_0_buf_115_ce0,
        A_5_0_buf_115_we0,
        A_5_0_buf_115_d0,
        A_5_0_buf_116_address0,
        A_5_0_buf_116_ce0,
        A_5_0_buf_116_we0,
        A_5_0_buf_116_d0,
        A_5_0_buf_117_address0,
        A_5_0_buf_117_ce0,
        A_5_0_buf_117_we0,
        A_5_0_buf_117_d0,
        A_5_0_buf_118_address0,
        A_5_0_buf_118_ce0,
        A_5_0_buf_118_we0,
        A_5_0_buf_118_d0,
        A_5_0_buf_119_address0,
        A_5_0_buf_119_ce0,
        A_5_0_buf_119_we0,
        A_5_0_buf_119_d0,
        A_5_0_buf_120_address0,
        A_5_0_buf_120_ce0,
        A_5_0_buf_120_we0,
        A_5_0_buf_120_d0,
        A_5_0_buf_121_address0,
        A_5_0_buf_121_ce0,
        A_5_0_buf_121_we0,
        A_5_0_buf_121_d0,
        A_5_0_buf_122_address0,
        A_5_0_buf_122_ce0,
        A_5_0_buf_122_we0,
        A_5_0_buf_122_d0,
        A_5_0_buf_123_address0,
        A_5_0_buf_123_ce0,
        A_5_0_buf_123_we0,
        A_5_0_buf_123_d0,
        A_5_0_buf_124_address0,
        A_5_0_buf_124_ce0,
        A_5_0_buf_124_we0,
        A_5_0_buf_124_d0,
        A_5_0_buf_125_address0,
        A_5_0_buf_125_ce0,
        A_5_0_buf_125_we0,
        A_5_0_buf_125_d0,
        A_5_0_buf_126_address0,
        A_5_0_buf_126_ce0,
        A_5_0_buf_126_we0,
        A_5_0_buf_126_d0,
        A_5_0_buf_127_address0,
        A_5_0_buf_127_ce0,
        A_5_0_buf_127_we0,
        A_5_0_buf_127_d0,
        A_5_0_buf_128_address0,
        A_5_0_buf_128_ce0,
        A_5_0_buf_128_we0,
        A_5_0_buf_128_d0,
        A_5_0_buf_129_address0,
        A_5_0_buf_129_ce0,
        A_5_0_buf_129_we0,
        A_5_0_buf_129_d0,
        A_5_0_buf_130_address0,
        A_5_0_buf_130_ce0,
        A_5_0_buf_130_we0,
        A_5_0_buf_130_d0,
        A_5_0_buf_131_address0,
        A_5_0_buf_131_ce0,
        A_5_0_buf_131_we0,
        A_5_0_buf_131_d0,
        A_5_0_buf_132_address0,
        A_5_0_buf_132_ce0,
        A_5_0_buf_132_we0,
        A_5_0_buf_132_d0,
        A_5_0_buf_133_address0,
        A_5_0_buf_133_ce0,
        A_5_0_buf_133_we0,
        A_5_0_buf_133_d0,
        A_5_0_buf_134_address0,
        A_5_0_buf_134_ce0,
        A_5_0_buf_134_we0,
        A_5_0_buf_134_d0,
        A_5_0_buf_135_address0,
        A_5_0_buf_135_ce0,
        A_5_0_buf_135_we0,
        A_5_0_buf_135_d0,
        A_5_0_buf_136_address0,
        A_5_0_buf_136_ce0,
        A_5_0_buf_136_we0,
        A_5_0_buf_136_d0,
        A_5_0_buf_137_address0,
        A_5_0_buf_137_ce0,
        A_5_0_buf_137_we0,
        A_5_0_buf_137_d0,
        A_5_0_buf_138_address0,
        A_5_0_buf_138_ce0,
        A_5_0_buf_138_we0,
        A_5_0_buf_138_d0,
        A_5_0_buf_139_address0,
        A_5_0_buf_139_ce0,
        A_5_0_buf_139_we0,
        A_5_0_buf_139_d0,
        A_5_0_buf_140_address0,
        A_5_0_buf_140_ce0,
        A_5_0_buf_140_we0,
        A_5_0_buf_140_d0,
        A_5_0_buf_141_address0,
        A_5_0_buf_141_ce0,
        A_5_0_buf_141_we0,
        A_5_0_buf_141_d0,
        A_5_0_buf_142_address0,
        A_5_0_buf_142_ce0,
        A_5_0_buf_142_we0,
        A_5_0_buf_142_d0,
        A_5_0_buf_143_address0,
        A_5_0_buf_143_ce0,
        A_5_0_buf_143_we0,
        A_5_0_buf_143_d0,
        A_5_0_buf_144_address0,
        A_5_0_buf_144_ce0,
        A_5_0_buf_144_we0,
        A_5_0_buf_144_d0,
        A_5_0_buf_145_address0,
        A_5_0_buf_145_ce0,
        A_5_0_buf_145_we0,
        A_5_0_buf_145_d0,
        A_5_0_buf_146_address0,
        A_5_0_buf_146_ce0,
        A_5_0_buf_146_we0,
        A_5_0_buf_146_d0,
        A_5_0_buf_147_address0,
        A_5_0_buf_147_ce0,
        A_5_0_buf_147_we0,
        A_5_0_buf_147_d0,
        A_5_0_buf_148_address0,
        A_5_0_buf_148_ce0,
        A_5_0_buf_148_we0,
        A_5_0_buf_148_d0,
        A_5_0_buf_149_address0,
        A_5_0_buf_149_ce0,
        A_5_0_buf_149_we0,
        A_5_0_buf_149_d0,
        A_5_0_buf_150_address0,
        A_5_0_buf_150_ce0,
        A_5_0_buf_150_we0,
        A_5_0_buf_150_d0,
        A_5_0_buf_151_address0,
        A_5_0_buf_151_ce0,
        A_5_0_buf_151_we0,
        A_5_0_buf_151_d0,
        A_5_0_buf_152_address0,
        A_5_0_buf_152_ce0,
        A_5_0_buf_152_we0,
        A_5_0_buf_152_d0,
        A_5_0_buf_153_address0,
        A_5_0_buf_153_ce0,
        A_5_0_buf_153_we0,
        A_5_0_buf_153_d0,
        A_5_0_buf_154_address0,
        A_5_0_buf_154_ce0,
        A_5_0_buf_154_we0,
        A_5_0_buf_154_d0,
        A_5_0_buf_155_address0,
        A_5_0_buf_155_ce0,
        A_5_0_buf_155_we0,
        A_5_0_buf_155_d0,
        A_5_0_buf_156_address0,
        A_5_0_buf_156_ce0,
        A_5_0_buf_156_we0,
        A_5_0_buf_156_d0,
        A_5_0_buf_157_address0,
        A_5_0_buf_157_ce0,
        A_5_0_buf_157_we0,
        A_5_0_buf_157_d0,
        A_5_0_buf_158_address0,
        A_5_0_buf_158_ce0,
        A_5_0_buf_158_we0,
        A_5_0_buf_158_d0,
        A_5_0_buf_159_address0,
        A_5_0_buf_159_ce0,
        A_5_0_buf_159_we0,
        A_5_0_buf_159_d0,
        A_5_0_buf_160_address0,
        A_5_0_buf_160_ce0,
        A_5_0_buf_160_we0,
        A_5_0_buf_160_d0,
        A_5_0_buf_161_address0,
        A_5_0_buf_161_ce0,
        A_5_0_buf_161_we0,
        A_5_0_buf_161_d0,
        A_5_0_buf_162_address0,
        A_5_0_buf_162_ce0,
        A_5_0_buf_162_we0,
        A_5_0_buf_162_d0,
        A_5_0_buf_163_address0,
        A_5_0_buf_163_ce0,
        A_5_0_buf_163_we0,
        A_5_0_buf_163_d0,
        A_5_0_buf_164_address0,
        A_5_0_buf_164_ce0,
        A_5_0_buf_164_we0,
        A_5_0_buf_164_d0,
        A_5_0_buf_165_address0,
        A_5_0_buf_165_ce0,
        A_5_0_buf_165_we0,
        A_5_0_buf_165_d0,
        A_5_0_buf_166_address0,
        A_5_0_buf_166_ce0,
        A_5_0_buf_166_we0,
        A_5_0_buf_166_d0,
        A_5_0_buf_167_address0,
        A_5_0_buf_167_ce0,
        A_5_0_buf_167_we0,
        A_5_0_buf_167_d0,
        A_5_0_buf_168_address0,
        A_5_0_buf_168_ce0,
        A_5_0_buf_168_we0,
        A_5_0_buf_168_d0,
        A_5_0_buf_169_address0,
        A_5_0_buf_169_ce0,
        A_5_0_buf_169_we0,
        A_5_0_buf_169_d0,
        A_5_0_buf_170_address0,
        A_5_0_buf_170_ce0,
        A_5_0_buf_170_we0,
        A_5_0_buf_170_d0,
        A_5_0_buf_171_address0,
        A_5_0_buf_171_ce0,
        A_5_0_buf_171_we0,
        A_5_0_buf_171_d0,
        A_5_0_buf_172_address0,
        A_5_0_buf_172_ce0,
        A_5_0_buf_172_we0,
        A_5_0_buf_172_d0,
        A_5_0_buf_173_address0,
        A_5_0_buf_173_ce0,
        A_5_0_buf_173_we0,
        A_5_0_buf_173_d0,
        A_5_0_buf_174_address0,
        A_5_0_buf_174_ce0,
        A_5_0_buf_174_we0,
        A_5_0_buf_174_d0,
        A_5_0_buf_175_address0,
        A_5_0_buf_175_ce0,
        A_5_0_buf_175_we0,
        A_5_0_buf_175_d0,
        A_5_0_buf_176_address0,
        A_5_0_buf_176_ce0,
        A_5_0_buf_176_we0,
        A_5_0_buf_176_d0,
        A_5_0_buf_177_address0,
        A_5_0_buf_177_ce0,
        A_5_0_buf_177_we0,
        A_5_0_buf_177_d0,
        A_5_0_buf_178_address0,
        A_5_0_buf_178_ce0,
        A_5_0_buf_178_we0,
        A_5_0_buf_178_d0,
        A_5_0_buf_179_address0,
        A_5_0_buf_179_ce0,
        A_5_0_buf_179_we0,
        A_5_0_buf_179_d0,
        A_5_0_buf_180_address0,
        A_5_0_buf_180_ce0,
        A_5_0_buf_180_we0,
        A_5_0_buf_180_d0,
        A_5_0_buf_181_address0,
        A_5_0_buf_181_ce0,
        A_5_0_buf_181_we0,
        A_5_0_buf_181_d0,
        A_5_0_buf_182_address0,
        A_5_0_buf_182_ce0,
        A_5_0_buf_182_we0,
        A_5_0_buf_182_d0,
        A_5_0_buf_183_address0,
        A_5_0_buf_183_ce0,
        A_5_0_buf_183_we0,
        A_5_0_buf_183_d0,
        A_5_0_buf_184_address0,
        A_5_0_buf_184_ce0,
        A_5_0_buf_184_we0,
        A_5_0_buf_184_d0,
        A_5_0_buf_185_address0,
        A_5_0_buf_185_ce0,
        A_5_0_buf_185_we0,
        A_5_0_buf_185_d0,
        A_5_0_buf_186_address0,
        A_5_0_buf_186_ce0,
        A_5_0_buf_186_we0,
        A_5_0_buf_186_d0,
        A_5_0_buf_187_address0,
        A_5_0_buf_187_ce0,
        A_5_0_buf_187_we0,
        A_5_0_buf_187_d0,
        A_5_0_buf_188_address0,
        A_5_0_buf_188_ce0,
        A_5_0_buf_188_we0,
        A_5_0_buf_188_d0,
        A_5_0_buf_189_address0,
        A_5_0_buf_189_ce0,
        A_5_0_buf_189_we0,
        A_5_0_buf_189_d0,
        A_5_0_buf_190_address0,
        A_5_0_buf_190_ce0,
        A_5_0_buf_190_we0,
        A_5_0_buf_190_d0,
        A_5_0_buf_191_address0,
        A_5_0_buf_191_ce0,
        A_5_0_buf_191_we0,
        A_5_0_buf_191_d0,
        A_5_0_buf_192_address0,
        A_5_0_buf_192_ce0,
        A_5_0_buf_192_we0,
        A_5_0_buf_192_d0,
        A_5_0_buf_193_address0,
        A_5_0_buf_193_ce0,
        A_5_0_buf_193_we0,
        A_5_0_buf_193_d0,
        A_5_0_buf_194_address0,
        A_5_0_buf_194_ce0,
        A_5_0_buf_194_we0,
        A_5_0_buf_194_d0,
        A_5_0_buf_195_address0,
        A_5_0_buf_195_ce0,
        A_5_0_buf_195_we0,
        A_5_0_buf_195_d0,
        A_5_0_buf_196_address0,
        A_5_0_buf_196_ce0,
        A_5_0_buf_196_we0,
        A_5_0_buf_196_d0,
        A_5_0_buf_197_address0,
        A_5_0_buf_197_ce0,
        A_5_0_buf_197_we0,
        A_5_0_buf_197_d0,
        A_5_0_buf_198_address0,
        A_5_0_buf_198_ce0,
        A_5_0_buf_198_we0,
        A_5_0_buf_198_d0,
        sext_ln1376
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_merlin_gmem_kernel_gemm_128_0_AWVALID;
input   m_axi_merlin_gmem_kernel_gemm_128_0_AWREADY;
output  [63:0] m_axi_merlin_gmem_kernel_gemm_128_0_AWADDR;
output  [0:0] m_axi_merlin_gmem_kernel_gemm_128_0_AWID;
output  [31:0] m_axi_merlin_gmem_kernel_gemm_128_0_AWLEN;
output  [2:0] m_axi_merlin_gmem_kernel_gemm_128_0_AWSIZE;
output  [1:0] m_axi_merlin_gmem_kernel_gemm_128_0_AWBURST;
output  [1:0] m_axi_merlin_gmem_kernel_gemm_128_0_AWLOCK;
output  [3:0] m_axi_merlin_gmem_kernel_gemm_128_0_AWCACHE;
output  [2:0] m_axi_merlin_gmem_kernel_gemm_128_0_AWPROT;
output  [3:0] m_axi_merlin_gmem_kernel_gemm_128_0_AWQOS;
output  [3:0] m_axi_merlin_gmem_kernel_gemm_128_0_AWREGION;
output  [0:0] m_axi_merlin_gmem_kernel_gemm_128_0_AWUSER;
output   m_axi_merlin_gmem_kernel_gemm_128_0_WVALID;
input   m_axi_merlin_gmem_kernel_gemm_128_0_WREADY;
output  [511:0] m_axi_merlin_gmem_kernel_gemm_128_0_WDATA;
output  [63:0] m_axi_merlin_gmem_kernel_gemm_128_0_WSTRB;
output   m_axi_merlin_gmem_kernel_gemm_128_0_WLAST;
output  [0:0] m_axi_merlin_gmem_kernel_gemm_128_0_WID;
output  [0:0] m_axi_merlin_gmem_kernel_gemm_128_0_WUSER;
output   m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID;
input   m_axi_merlin_gmem_kernel_gemm_128_0_ARREADY;
output  [63:0] m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR;
output  [0:0] m_axi_merlin_gmem_kernel_gemm_128_0_ARID;
output  [31:0] m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN;
output  [2:0] m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE;
output  [1:0] m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST;
output  [1:0] m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK;
output  [3:0] m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE;
output  [2:0] m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT;
output  [3:0] m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS;
output  [3:0] m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION;
output  [0:0] m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER;
input   m_axi_merlin_gmem_kernel_gemm_128_0_RVALID;
output   m_axi_merlin_gmem_kernel_gemm_128_0_RREADY;
input  [511:0] m_axi_merlin_gmem_kernel_gemm_128_0_RDATA;
input   m_axi_merlin_gmem_kernel_gemm_128_0_RLAST;
input  [0:0] m_axi_merlin_gmem_kernel_gemm_128_0_RID;
input  [8:0] m_axi_merlin_gmem_kernel_gemm_128_0_RFIFONUM;
input  [0:0] m_axi_merlin_gmem_kernel_gemm_128_0_RUSER;
input  [1:0] m_axi_merlin_gmem_kernel_gemm_128_0_RRESP;
input   m_axi_merlin_gmem_kernel_gemm_128_0_BVALID;
output   m_axi_merlin_gmem_kernel_gemm_128_0_BREADY;
input  [1:0] m_axi_merlin_gmem_kernel_gemm_128_0_BRESP;
input  [0:0] m_axi_merlin_gmem_kernel_gemm_128_0_BID;
input  [0:0] m_axi_merlin_gmem_kernel_gemm_128_0_BUSER;
output  [6:0] A_5_0_buf_address0;
output   A_5_0_buf_ce0;
output   A_5_0_buf_we0;
output  [31:0] A_5_0_buf_d0;
output  [6:0] A_5_0_buf_100_address0;
output   A_5_0_buf_100_ce0;
output   A_5_0_buf_100_we0;
output  [31:0] A_5_0_buf_100_d0;
output  [6:0] A_5_0_buf_101_address0;
output   A_5_0_buf_101_ce0;
output   A_5_0_buf_101_we0;
output  [31:0] A_5_0_buf_101_d0;
output  [6:0] A_5_0_buf_102_address0;
output   A_5_0_buf_102_ce0;
output   A_5_0_buf_102_we0;
output  [31:0] A_5_0_buf_102_d0;
output  [6:0] A_5_0_buf_103_address0;
output   A_5_0_buf_103_ce0;
output   A_5_0_buf_103_we0;
output  [31:0] A_5_0_buf_103_d0;
output  [6:0] A_5_0_buf_104_address0;
output   A_5_0_buf_104_ce0;
output   A_5_0_buf_104_we0;
output  [31:0] A_5_0_buf_104_d0;
output  [6:0] A_5_0_buf_105_address0;
output   A_5_0_buf_105_ce0;
output   A_5_0_buf_105_we0;
output  [31:0] A_5_0_buf_105_d0;
output  [6:0] A_5_0_buf_106_address0;
output   A_5_0_buf_106_ce0;
output   A_5_0_buf_106_we0;
output  [31:0] A_5_0_buf_106_d0;
output  [6:0] A_5_0_buf_107_address0;
output   A_5_0_buf_107_ce0;
output   A_5_0_buf_107_we0;
output  [31:0] A_5_0_buf_107_d0;
output  [6:0] A_5_0_buf_108_address0;
output   A_5_0_buf_108_ce0;
output   A_5_0_buf_108_we0;
output  [31:0] A_5_0_buf_108_d0;
output  [6:0] A_5_0_buf_109_address0;
output   A_5_0_buf_109_ce0;
output   A_5_0_buf_109_we0;
output  [31:0] A_5_0_buf_109_d0;
output  [6:0] A_5_0_buf_110_address0;
output   A_5_0_buf_110_ce0;
output   A_5_0_buf_110_we0;
output  [31:0] A_5_0_buf_110_d0;
output  [6:0] A_5_0_buf_111_address0;
output   A_5_0_buf_111_ce0;
output   A_5_0_buf_111_we0;
output  [31:0] A_5_0_buf_111_d0;
output  [6:0] A_5_0_buf_112_address0;
output   A_5_0_buf_112_ce0;
output   A_5_0_buf_112_we0;
output  [31:0] A_5_0_buf_112_d0;
output  [6:0] A_5_0_buf_113_address0;
output   A_5_0_buf_113_ce0;
output   A_5_0_buf_113_we0;
output  [31:0] A_5_0_buf_113_d0;
output  [6:0] A_5_0_buf_114_address0;
output   A_5_0_buf_114_ce0;
output   A_5_0_buf_114_we0;
output  [31:0] A_5_0_buf_114_d0;
output  [6:0] A_5_0_buf_115_address0;
output   A_5_0_buf_115_ce0;
output   A_5_0_buf_115_we0;
output  [31:0] A_5_0_buf_115_d0;
output  [6:0] A_5_0_buf_116_address0;
output   A_5_0_buf_116_ce0;
output   A_5_0_buf_116_we0;
output  [31:0] A_5_0_buf_116_d0;
output  [6:0] A_5_0_buf_117_address0;
output   A_5_0_buf_117_ce0;
output   A_5_0_buf_117_we0;
output  [31:0] A_5_0_buf_117_d0;
output  [6:0] A_5_0_buf_118_address0;
output   A_5_0_buf_118_ce0;
output   A_5_0_buf_118_we0;
output  [31:0] A_5_0_buf_118_d0;
output  [6:0] A_5_0_buf_119_address0;
output   A_5_0_buf_119_ce0;
output   A_5_0_buf_119_we0;
output  [31:0] A_5_0_buf_119_d0;
output  [6:0] A_5_0_buf_120_address0;
output   A_5_0_buf_120_ce0;
output   A_5_0_buf_120_we0;
output  [31:0] A_5_0_buf_120_d0;
output  [6:0] A_5_0_buf_121_address0;
output   A_5_0_buf_121_ce0;
output   A_5_0_buf_121_we0;
output  [31:0] A_5_0_buf_121_d0;
output  [6:0] A_5_0_buf_122_address0;
output   A_5_0_buf_122_ce0;
output   A_5_0_buf_122_we0;
output  [31:0] A_5_0_buf_122_d0;
output  [6:0] A_5_0_buf_123_address0;
output   A_5_0_buf_123_ce0;
output   A_5_0_buf_123_we0;
output  [31:0] A_5_0_buf_123_d0;
output  [6:0] A_5_0_buf_124_address0;
output   A_5_0_buf_124_ce0;
output   A_5_0_buf_124_we0;
output  [31:0] A_5_0_buf_124_d0;
output  [6:0] A_5_0_buf_125_address0;
output   A_5_0_buf_125_ce0;
output   A_5_0_buf_125_we0;
output  [31:0] A_5_0_buf_125_d0;
output  [6:0] A_5_0_buf_126_address0;
output   A_5_0_buf_126_ce0;
output   A_5_0_buf_126_we0;
output  [31:0] A_5_0_buf_126_d0;
output  [6:0] A_5_0_buf_127_address0;
output   A_5_0_buf_127_ce0;
output   A_5_0_buf_127_we0;
output  [31:0] A_5_0_buf_127_d0;
output  [6:0] A_5_0_buf_128_address0;
output   A_5_0_buf_128_ce0;
output   A_5_0_buf_128_we0;
output  [31:0] A_5_0_buf_128_d0;
output  [6:0] A_5_0_buf_129_address0;
output   A_5_0_buf_129_ce0;
output   A_5_0_buf_129_we0;
output  [31:0] A_5_0_buf_129_d0;
output  [6:0] A_5_0_buf_130_address0;
output   A_5_0_buf_130_ce0;
output   A_5_0_buf_130_we0;
output  [31:0] A_5_0_buf_130_d0;
output  [6:0] A_5_0_buf_131_address0;
output   A_5_0_buf_131_ce0;
output   A_5_0_buf_131_we0;
output  [31:0] A_5_0_buf_131_d0;
output  [6:0] A_5_0_buf_132_address0;
output   A_5_0_buf_132_ce0;
output   A_5_0_buf_132_we0;
output  [31:0] A_5_0_buf_132_d0;
output  [6:0] A_5_0_buf_133_address0;
output   A_5_0_buf_133_ce0;
output   A_5_0_buf_133_we0;
output  [31:0] A_5_0_buf_133_d0;
output  [6:0] A_5_0_buf_134_address0;
output   A_5_0_buf_134_ce0;
output   A_5_0_buf_134_we0;
output  [31:0] A_5_0_buf_134_d0;
output  [6:0] A_5_0_buf_135_address0;
output   A_5_0_buf_135_ce0;
output   A_5_0_buf_135_we0;
output  [31:0] A_5_0_buf_135_d0;
output  [6:0] A_5_0_buf_136_address0;
output   A_5_0_buf_136_ce0;
output   A_5_0_buf_136_we0;
output  [31:0] A_5_0_buf_136_d0;
output  [6:0] A_5_0_buf_137_address0;
output   A_5_0_buf_137_ce0;
output   A_5_0_buf_137_we0;
output  [31:0] A_5_0_buf_137_d0;
output  [6:0] A_5_0_buf_138_address0;
output   A_5_0_buf_138_ce0;
output   A_5_0_buf_138_we0;
output  [31:0] A_5_0_buf_138_d0;
output  [6:0] A_5_0_buf_139_address0;
output   A_5_0_buf_139_ce0;
output   A_5_0_buf_139_we0;
output  [31:0] A_5_0_buf_139_d0;
output  [6:0] A_5_0_buf_140_address0;
output   A_5_0_buf_140_ce0;
output   A_5_0_buf_140_we0;
output  [31:0] A_5_0_buf_140_d0;
output  [6:0] A_5_0_buf_141_address0;
output   A_5_0_buf_141_ce0;
output   A_5_0_buf_141_we0;
output  [31:0] A_5_0_buf_141_d0;
output  [6:0] A_5_0_buf_142_address0;
output   A_5_0_buf_142_ce0;
output   A_5_0_buf_142_we0;
output  [31:0] A_5_0_buf_142_d0;
output  [6:0] A_5_0_buf_143_address0;
output   A_5_0_buf_143_ce0;
output   A_5_0_buf_143_we0;
output  [31:0] A_5_0_buf_143_d0;
output  [6:0] A_5_0_buf_144_address0;
output   A_5_0_buf_144_ce0;
output   A_5_0_buf_144_we0;
output  [31:0] A_5_0_buf_144_d0;
output  [6:0] A_5_0_buf_145_address0;
output   A_5_0_buf_145_ce0;
output   A_5_0_buf_145_we0;
output  [31:0] A_5_0_buf_145_d0;
output  [6:0] A_5_0_buf_146_address0;
output   A_5_0_buf_146_ce0;
output   A_5_0_buf_146_we0;
output  [31:0] A_5_0_buf_146_d0;
output  [6:0] A_5_0_buf_147_address0;
output   A_5_0_buf_147_ce0;
output   A_5_0_buf_147_we0;
output  [31:0] A_5_0_buf_147_d0;
output  [6:0] A_5_0_buf_148_address0;
output   A_5_0_buf_148_ce0;
output   A_5_0_buf_148_we0;
output  [31:0] A_5_0_buf_148_d0;
output  [6:0] A_5_0_buf_149_address0;
output   A_5_0_buf_149_ce0;
output   A_5_0_buf_149_we0;
output  [31:0] A_5_0_buf_149_d0;
output  [6:0] A_5_0_buf_150_address0;
output   A_5_0_buf_150_ce0;
output   A_5_0_buf_150_we0;
output  [31:0] A_5_0_buf_150_d0;
output  [6:0] A_5_0_buf_151_address0;
output   A_5_0_buf_151_ce0;
output   A_5_0_buf_151_we0;
output  [31:0] A_5_0_buf_151_d0;
output  [6:0] A_5_0_buf_152_address0;
output   A_5_0_buf_152_ce0;
output   A_5_0_buf_152_we0;
output  [31:0] A_5_0_buf_152_d0;
output  [6:0] A_5_0_buf_153_address0;
output   A_5_0_buf_153_ce0;
output   A_5_0_buf_153_we0;
output  [31:0] A_5_0_buf_153_d0;
output  [6:0] A_5_0_buf_154_address0;
output   A_5_0_buf_154_ce0;
output   A_5_0_buf_154_we0;
output  [31:0] A_5_0_buf_154_d0;
output  [6:0] A_5_0_buf_155_address0;
output   A_5_0_buf_155_ce0;
output   A_5_0_buf_155_we0;
output  [31:0] A_5_0_buf_155_d0;
output  [6:0] A_5_0_buf_156_address0;
output   A_5_0_buf_156_ce0;
output   A_5_0_buf_156_we0;
output  [31:0] A_5_0_buf_156_d0;
output  [6:0] A_5_0_buf_157_address0;
output   A_5_0_buf_157_ce0;
output   A_5_0_buf_157_we0;
output  [31:0] A_5_0_buf_157_d0;
output  [6:0] A_5_0_buf_158_address0;
output   A_5_0_buf_158_ce0;
output   A_5_0_buf_158_we0;
output  [31:0] A_5_0_buf_158_d0;
output  [6:0] A_5_0_buf_159_address0;
output   A_5_0_buf_159_ce0;
output   A_5_0_buf_159_we0;
output  [31:0] A_5_0_buf_159_d0;
output  [6:0] A_5_0_buf_160_address0;
output   A_5_0_buf_160_ce0;
output   A_5_0_buf_160_we0;
output  [31:0] A_5_0_buf_160_d0;
output  [6:0] A_5_0_buf_161_address0;
output   A_5_0_buf_161_ce0;
output   A_5_0_buf_161_we0;
output  [31:0] A_5_0_buf_161_d0;
output  [6:0] A_5_0_buf_162_address0;
output   A_5_0_buf_162_ce0;
output   A_5_0_buf_162_we0;
output  [31:0] A_5_0_buf_162_d0;
output  [6:0] A_5_0_buf_163_address0;
output   A_5_0_buf_163_ce0;
output   A_5_0_buf_163_we0;
output  [31:0] A_5_0_buf_163_d0;
output  [6:0] A_5_0_buf_164_address0;
output   A_5_0_buf_164_ce0;
output   A_5_0_buf_164_we0;
output  [31:0] A_5_0_buf_164_d0;
output  [6:0] A_5_0_buf_165_address0;
output   A_5_0_buf_165_ce0;
output   A_5_0_buf_165_we0;
output  [31:0] A_5_0_buf_165_d0;
output  [6:0] A_5_0_buf_166_address0;
output   A_5_0_buf_166_ce0;
output   A_5_0_buf_166_we0;
output  [31:0] A_5_0_buf_166_d0;
output  [6:0] A_5_0_buf_167_address0;
output   A_5_0_buf_167_ce0;
output   A_5_0_buf_167_we0;
output  [31:0] A_5_0_buf_167_d0;
output  [6:0] A_5_0_buf_168_address0;
output   A_5_0_buf_168_ce0;
output   A_5_0_buf_168_we0;
output  [31:0] A_5_0_buf_168_d0;
output  [6:0] A_5_0_buf_169_address0;
output   A_5_0_buf_169_ce0;
output   A_5_0_buf_169_we0;
output  [31:0] A_5_0_buf_169_d0;
output  [6:0] A_5_0_buf_170_address0;
output   A_5_0_buf_170_ce0;
output   A_5_0_buf_170_we0;
output  [31:0] A_5_0_buf_170_d0;
output  [6:0] A_5_0_buf_171_address0;
output   A_5_0_buf_171_ce0;
output   A_5_0_buf_171_we0;
output  [31:0] A_5_0_buf_171_d0;
output  [6:0] A_5_0_buf_172_address0;
output   A_5_0_buf_172_ce0;
output   A_5_0_buf_172_we0;
output  [31:0] A_5_0_buf_172_d0;
output  [6:0] A_5_0_buf_173_address0;
output   A_5_0_buf_173_ce0;
output   A_5_0_buf_173_we0;
output  [31:0] A_5_0_buf_173_d0;
output  [6:0] A_5_0_buf_174_address0;
output   A_5_0_buf_174_ce0;
output   A_5_0_buf_174_we0;
output  [31:0] A_5_0_buf_174_d0;
output  [6:0] A_5_0_buf_175_address0;
output   A_5_0_buf_175_ce0;
output   A_5_0_buf_175_we0;
output  [31:0] A_5_0_buf_175_d0;
output  [6:0] A_5_0_buf_176_address0;
output   A_5_0_buf_176_ce0;
output   A_5_0_buf_176_we0;
output  [31:0] A_5_0_buf_176_d0;
output  [6:0] A_5_0_buf_177_address0;
output   A_5_0_buf_177_ce0;
output   A_5_0_buf_177_we0;
output  [31:0] A_5_0_buf_177_d0;
output  [6:0] A_5_0_buf_178_address0;
output   A_5_0_buf_178_ce0;
output   A_5_0_buf_178_we0;
output  [31:0] A_5_0_buf_178_d0;
output  [6:0] A_5_0_buf_179_address0;
output   A_5_0_buf_179_ce0;
output   A_5_0_buf_179_we0;
output  [31:0] A_5_0_buf_179_d0;
output  [6:0] A_5_0_buf_180_address0;
output   A_5_0_buf_180_ce0;
output   A_5_0_buf_180_we0;
output  [31:0] A_5_0_buf_180_d0;
output  [6:0] A_5_0_buf_181_address0;
output   A_5_0_buf_181_ce0;
output   A_5_0_buf_181_we0;
output  [31:0] A_5_0_buf_181_d0;
output  [6:0] A_5_0_buf_182_address0;
output   A_5_0_buf_182_ce0;
output   A_5_0_buf_182_we0;
output  [31:0] A_5_0_buf_182_d0;
output  [6:0] A_5_0_buf_183_address0;
output   A_5_0_buf_183_ce0;
output   A_5_0_buf_183_we0;
output  [31:0] A_5_0_buf_183_d0;
output  [6:0] A_5_0_buf_184_address0;
output   A_5_0_buf_184_ce0;
output   A_5_0_buf_184_we0;
output  [31:0] A_5_0_buf_184_d0;
output  [6:0] A_5_0_buf_185_address0;
output   A_5_0_buf_185_ce0;
output   A_5_0_buf_185_we0;
output  [31:0] A_5_0_buf_185_d0;
output  [6:0] A_5_0_buf_186_address0;
output   A_5_0_buf_186_ce0;
output   A_5_0_buf_186_we0;
output  [31:0] A_5_0_buf_186_d0;
output  [6:0] A_5_0_buf_187_address0;
output   A_5_0_buf_187_ce0;
output   A_5_0_buf_187_we0;
output  [31:0] A_5_0_buf_187_d0;
output  [6:0] A_5_0_buf_188_address0;
output   A_5_0_buf_188_ce0;
output   A_5_0_buf_188_we0;
output  [31:0] A_5_0_buf_188_d0;
output  [6:0] A_5_0_buf_189_address0;
output   A_5_0_buf_189_ce0;
output   A_5_0_buf_189_we0;
output  [31:0] A_5_0_buf_189_d0;
output  [6:0] A_5_0_buf_190_address0;
output   A_5_0_buf_190_ce0;
output   A_5_0_buf_190_we0;
output  [31:0] A_5_0_buf_190_d0;
output  [6:0] A_5_0_buf_191_address0;
output   A_5_0_buf_191_ce0;
output   A_5_0_buf_191_we0;
output  [31:0] A_5_0_buf_191_d0;
output  [6:0] A_5_0_buf_192_address0;
output   A_5_0_buf_192_ce0;
output   A_5_0_buf_192_we0;
output  [31:0] A_5_0_buf_192_d0;
output  [6:0] A_5_0_buf_193_address0;
output   A_5_0_buf_193_ce0;
output   A_5_0_buf_193_we0;
output  [31:0] A_5_0_buf_193_d0;
output  [6:0] A_5_0_buf_194_address0;
output   A_5_0_buf_194_ce0;
output   A_5_0_buf_194_we0;
output  [31:0] A_5_0_buf_194_d0;
output  [6:0] A_5_0_buf_195_address0;
output   A_5_0_buf_195_ce0;
output   A_5_0_buf_195_we0;
output  [31:0] A_5_0_buf_195_d0;
output  [6:0] A_5_0_buf_196_address0;
output   A_5_0_buf_196_ce0;
output   A_5_0_buf_196_we0;
output  [31:0] A_5_0_buf_196_d0;
output  [6:0] A_5_0_buf_197_address0;
output   A_5_0_buf_197_ce0;
output   A_5_0_buf_197_we0;
output  [31:0] A_5_0_buf_197_d0;
output  [6:0] A_5_0_buf_198_address0;
output   A_5_0_buf_198_ce0;
output   A_5_0_buf_198_we0;
output  [31:0] A_5_0_buf_198_d0;
input  [57:0] sext_ln1376;

reg ap_idle;
reg m_axi_merlin_gmem_kernel_gemm_128_0_RREADY;
reg A_5_0_buf_ce0;
reg A_5_0_buf_we0;
reg A_5_0_buf_100_ce0;
reg A_5_0_buf_100_we0;
reg A_5_0_buf_101_ce0;
reg A_5_0_buf_101_we0;
reg A_5_0_buf_102_ce0;
reg A_5_0_buf_102_we0;
reg A_5_0_buf_103_ce0;
reg A_5_0_buf_103_we0;
reg A_5_0_buf_104_ce0;
reg A_5_0_buf_104_we0;
reg A_5_0_buf_105_ce0;
reg A_5_0_buf_105_we0;
reg A_5_0_buf_106_ce0;
reg A_5_0_buf_106_we0;
reg A_5_0_buf_107_ce0;
reg A_5_0_buf_107_we0;
reg A_5_0_buf_108_ce0;
reg A_5_0_buf_108_we0;
reg A_5_0_buf_109_ce0;
reg A_5_0_buf_109_we0;
reg A_5_0_buf_110_ce0;
reg A_5_0_buf_110_we0;
reg A_5_0_buf_111_ce0;
reg A_5_0_buf_111_we0;
reg A_5_0_buf_112_ce0;
reg A_5_0_buf_112_we0;
reg A_5_0_buf_113_ce0;
reg A_5_0_buf_113_we0;
reg A_5_0_buf_114_ce0;
reg A_5_0_buf_114_we0;
reg A_5_0_buf_115_ce0;
reg A_5_0_buf_115_we0;
reg A_5_0_buf_116_ce0;
reg A_5_0_buf_116_we0;
reg A_5_0_buf_117_ce0;
reg A_5_0_buf_117_we0;
reg A_5_0_buf_118_ce0;
reg A_5_0_buf_118_we0;
reg A_5_0_buf_119_ce0;
reg A_5_0_buf_119_we0;
reg A_5_0_buf_120_ce0;
reg A_5_0_buf_120_we0;
reg A_5_0_buf_121_ce0;
reg A_5_0_buf_121_we0;
reg A_5_0_buf_122_ce0;
reg A_5_0_buf_122_we0;
reg A_5_0_buf_123_ce0;
reg A_5_0_buf_123_we0;
reg A_5_0_buf_124_ce0;
reg A_5_0_buf_124_we0;
reg A_5_0_buf_125_ce0;
reg A_5_0_buf_125_we0;
reg A_5_0_buf_126_ce0;
reg A_5_0_buf_126_we0;
reg A_5_0_buf_127_ce0;
reg A_5_0_buf_127_we0;
reg A_5_0_buf_128_ce0;
reg A_5_0_buf_128_we0;
reg A_5_0_buf_129_ce0;
reg A_5_0_buf_129_we0;
reg A_5_0_buf_130_ce0;
reg A_5_0_buf_130_we0;
reg A_5_0_buf_131_ce0;
reg A_5_0_buf_131_we0;
reg A_5_0_buf_132_ce0;
reg A_5_0_buf_132_we0;
reg A_5_0_buf_133_ce0;
reg A_5_0_buf_133_we0;
reg A_5_0_buf_134_ce0;
reg A_5_0_buf_134_we0;
reg A_5_0_buf_135_ce0;
reg A_5_0_buf_135_we0;
reg A_5_0_buf_136_ce0;
reg A_5_0_buf_136_we0;
reg A_5_0_buf_137_ce0;
reg A_5_0_buf_137_we0;
reg A_5_0_buf_138_ce0;
reg A_5_0_buf_138_we0;
reg A_5_0_buf_139_ce0;
reg A_5_0_buf_139_we0;
reg A_5_0_buf_140_ce0;
reg A_5_0_buf_140_we0;
reg A_5_0_buf_141_ce0;
reg A_5_0_buf_141_we0;
reg A_5_0_buf_142_ce0;
reg A_5_0_buf_142_we0;
reg A_5_0_buf_143_ce0;
reg A_5_0_buf_143_we0;
reg A_5_0_buf_144_ce0;
reg A_5_0_buf_144_we0;
reg A_5_0_buf_145_ce0;
reg A_5_0_buf_145_we0;
reg A_5_0_buf_146_ce0;
reg A_5_0_buf_146_we0;
reg A_5_0_buf_147_ce0;
reg A_5_0_buf_147_we0;
reg A_5_0_buf_148_ce0;
reg A_5_0_buf_148_we0;
reg A_5_0_buf_149_ce0;
reg A_5_0_buf_149_we0;
reg A_5_0_buf_150_ce0;
reg A_5_0_buf_150_we0;
reg A_5_0_buf_151_ce0;
reg A_5_0_buf_151_we0;
reg A_5_0_buf_152_ce0;
reg A_5_0_buf_152_we0;
reg A_5_0_buf_153_ce0;
reg A_5_0_buf_153_we0;
reg A_5_0_buf_154_ce0;
reg A_5_0_buf_154_we0;
reg A_5_0_buf_155_ce0;
reg A_5_0_buf_155_we0;
reg A_5_0_buf_156_ce0;
reg A_5_0_buf_156_we0;
reg A_5_0_buf_157_ce0;
reg A_5_0_buf_157_we0;
reg A_5_0_buf_158_ce0;
reg A_5_0_buf_158_we0;
reg A_5_0_buf_159_ce0;
reg A_5_0_buf_159_we0;
reg A_5_0_buf_160_ce0;
reg A_5_0_buf_160_we0;
reg A_5_0_buf_161_ce0;
reg A_5_0_buf_161_we0;
reg A_5_0_buf_162_ce0;
reg A_5_0_buf_162_we0;
reg A_5_0_buf_163_ce0;
reg A_5_0_buf_163_we0;
reg A_5_0_buf_164_ce0;
reg A_5_0_buf_164_we0;
reg A_5_0_buf_165_ce0;
reg A_5_0_buf_165_we0;
reg A_5_0_buf_166_ce0;
reg A_5_0_buf_166_we0;
reg A_5_0_buf_167_ce0;
reg A_5_0_buf_167_we0;
reg A_5_0_buf_168_ce0;
reg A_5_0_buf_168_we0;
reg A_5_0_buf_169_ce0;
reg A_5_0_buf_169_we0;
reg A_5_0_buf_170_ce0;
reg A_5_0_buf_170_we0;
reg A_5_0_buf_171_ce0;
reg A_5_0_buf_171_we0;
reg A_5_0_buf_172_ce0;
reg A_5_0_buf_172_we0;
reg A_5_0_buf_173_ce0;
reg A_5_0_buf_173_we0;
reg A_5_0_buf_174_ce0;
reg A_5_0_buf_174_we0;
reg A_5_0_buf_175_ce0;
reg A_5_0_buf_175_we0;
reg A_5_0_buf_176_ce0;
reg A_5_0_buf_176_we0;
reg A_5_0_buf_177_ce0;
reg A_5_0_buf_177_we0;
reg A_5_0_buf_178_ce0;
reg A_5_0_buf_178_we0;
reg A_5_0_buf_179_ce0;
reg A_5_0_buf_179_we0;
reg A_5_0_buf_180_ce0;
reg A_5_0_buf_180_we0;
reg A_5_0_buf_181_ce0;
reg A_5_0_buf_181_we0;
reg A_5_0_buf_182_ce0;
reg A_5_0_buf_182_we0;
reg A_5_0_buf_183_ce0;
reg A_5_0_buf_183_we0;
reg A_5_0_buf_184_ce0;
reg A_5_0_buf_184_we0;
reg A_5_0_buf_185_ce0;
reg A_5_0_buf_185_we0;
reg A_5_0_buf_186_ce0;
reg A_5_0_buf_186_we0;
reg A_5_0_buf_187_ce0;
reg A_5_0_buf_187_we0;
reg A_5_0_buf_188_ce0;
reg A_5_0_buf_188_we0;
reg A_5_0_buf_189_ce0;
reg A_5_0_buf_189_we0;
reg A_5_0_buf_190_ce0;
reg A_5_0_buf_190_we0;
reg A_5_0_buf_191_ce0;
reg A_5_0_buf_191_we0;
reg A_5_0_buf_192_ce0;
reg A_5_0_buf_192_we0;
reg A_5_0_buf_193_ce0;
reg A_5_0_buf_193_we0;
reg A_5_0_buf_194_ce0;
reg A_5_0_buf_194_we0;
reg A_5_0_buf_195_ce0;
reg A_5_0_buf_195_we0;
reg A_5_0_buf_196_ce0;
reg A_5_0_buf_196_we0;
reg A_5_0_buf_197_ce0;
reg A_5_0_buf_197_we0;
reg A_5_0_buf_198_ce0;
reg A_5_0_buf_198_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln1376_reg_2087;
reg   [0:0] icmp_ln56_reg_2091;
reg    ap_predicate_op29_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1376_fu_1687_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    merlin_gmem_kernel_gemm_128_0_blk_n_R;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1376_reg_2087_pp0_iter1_reg;
wire   [0:0] icmp_ln56_fu_1703_p2;
reg   [0:0] icmp_ln56_reg_2091_pp0_iter1_reg;
wire   [6:0] trunc_ln1342_fu_1723_p1;
reg   [6:0] trunc_ln1342_reg_2095;
reg   [511:0] merlin_gmem_kernel_gemm_128_0_addr_read_reg_2099;
wire   [0:0] icmp_ln1393_fu_1727_p2;
reg   [0:0] icmp_ln1393_reg_2104;
reg    ap_condition_exit_pp0_iter1_stage0;
reg   [511:0] ap_phi_mux_empty_phi_fu_1654_p4;
wire   [511:0] ap_phi_reg_pp0_iter2_empty_reg_1651;
wire   [511:0] zext_ln1376_fu_1758_p1;
wire   [63:0] zext_ln1376_1_fu_1763_p1;
reg   [383:0] shiftreg_fu_324;
wire    ap_loop_init;
reg   [11:0] i_2_fu_328;
wire   [11:0] i_5_fu_1693_p2;
reg   [11:0] ap_sig_allocacmp_i;
reg   [6:0] index2_3_fu_332;
wire   [6:0] index2_6_fu_2036_p3;
reg   [63:0] index1_fu_336;
wire   [63:0] index1_5_fu_1739_p3;
wire   [31:0] bitcast_ln1391_fu_1881_p1;
wire   [31:0] bitcast_ln1391_1_fu_1920_p1;
wire   [31:0] bitcast_ln1391_2_fu_1959_p1;
wire   [31:0] bitcast_ln1391_3_fu_1998_p1;
wire   [1:0] trunc_ln1376_fu_1699_p1;
wire   [63:0] index1_4_fu_1733_p2;
wire   [31:0] raw_bits_fu_1877_p1;
wire   [31:0] raw_bits_31_fu_1910_p4;
wire   [31:0] raw_bits_32_fu_1949_p4;
wire   [31:0] raw_bits_33_fu_1988_p4;
wire   [6:0] index2_fu_2030_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 shiftreg_fu_324 = 384'd0;
#0 i_2_fu_328 = 12'd0;
#0 index2_3_fu_332 = 7'd0;
#0 index1_fu_336 = 64'd0;
#0 ap_done_reg = 1'b0;
end

kernel_gemm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1376_fu_1687_p2 == 1'd0))) begin
            i_2_fu_328 <= i_5_fu_1693_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_2_fu_328 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            index1_fu_336 <= 64'd0;
        end else if (((icmp_ln1376_reg_2087 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            index1_fu_336 <= index1_5_fu_1739_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            index2_3_fu_332 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            index2_3_fu_332 <= index2_6_fu_2036_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            shiftreg_fu_324 <= 384'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            shiftreg_fu_324 <= {{ap_phi_mux_empty_phi_fu_1654_p4[511:128]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln1376_reg_2087 <= icmp_ln1376_fu_1687_p2;
        icmp_ln1376_reg_2087_pp0_iter1_reg <= icmp_ln1376_reg_2087;
        icmp_ln1393_reg_2104 <= icmp_ln1393_fu_1727_p2;
        icmp_ln56_reg_2091 <= icmp_ln56_fu_1703_p2;
        icmp_ln56_reg_2091_pp0_iter1_reg <= icmp_ln56_reg_2091;
        merlin_gmem_kernel_gemm_128_0_addr_read_reg_2099 <= m_axi_merlin_gmem_kernel_gemm_128_0_RDATA;
        trunc_ln1342_reg_2095 <= trunc_ln1342_fu_1723_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_100_ce0 = 1'b1;
    end else begin
        A_5_0_buf_100_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_100_we0 = 1'b1;
    end else begin
        A_5_0_buf_100_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_101_ce0 = 1'b1;
    end else begin
        A_5_0_buf_101_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_101_we0 = 1'b1;
    end else begin
        A_5_0_buf_101_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_102_ce0 = 1'b1;
    end else begin
        A_5_0_buf_102_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_102_we0 = 1'b1;
    end else begin
        A_5_0_buf_102_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_103_ce0 = 1'b1;
    end else begin
        A_5_0_buf_103_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_103_we0 = 1'b1;
    end else begin
        A_5_0_buf_103_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_104_ce0 = 1'b1;
    end else begin
        A_5_0_buf_104_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_104_we0 = 1'b1;
    end else begin
        A_5_0_buf_104_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_105_ce0 = 1'b1;
    end else begin
        A_5_0_buf_105_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_105_we0 = 1'b1;
    end else begin
        A_5_0_buf_105_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_106_ce0 = 1'b1;
    end else begin
        A_5_0_buf_106_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_106_we0 = 1'b1;
    end else begin
        A_5_0_buf_106_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_107_ce0 = 1'b1;
    end else begin
        A_5_0_buf_107_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_107_we0 = 1'b1;
    end else begin
        A_5_0_buf_107_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_108_ce0 = 1'b1;
    end else begin
        A_5_0_buf_108_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_108_we0 = 1'b1;
    end else begin
        A_5_0_buf_108_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_109_ce0 = 1'b1;
    end else begin
        A_5_0_buf_109_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_109_we0 = 1'b1;
    end else begin
        A_5_0_buf_109_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_110_ce0 = 1'b1;
    end else begin
        A_5_0_buf_110_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_110_we0 = 1'b1;
    end else begin
        A_5_0_buf_110_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_111_ce0 = 1'b1;
    end else begin
        A_5_0_buf_111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_111_we0 = 1'b1;
    end else begin
        A_5_0_buf_111_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_112_ce0 = 1'b1;
    end else begin
        A_5_0_buf_112_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_112_we0 = 1'b1;
    end else begin
        A_5_0_buf_112_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_113_ce0 = 1'b1;
    end else begin
        A_5_0_buf_113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_113_we0 = 1'b1;
    end else begin
        A_5_0_buf_113_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_114_ce0 = 1'b1;
    end else begin
        A_5_0_buf_114_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_114_we0 = 1'b1;
    end else begin
        A_5_0_buf_114_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_115_ce0 = 1'b1;
    end else begin
        A_5_0_buf_115_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_115_we0 = 1'b1;
    end else begin
        A_5_0_buf_115_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_116_ce0 = 1'b1;
    end else begin
        A_5_0_buf_116_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_116_we0 = 1'b1;
    end else begin
        A_5_0_buf_116_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_117_ce0 = 1'b1;
    end else begin
        A_5_0_buf_117_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_117_we0 = 1'b1;
    end else begin
        A_5_0_buf_117_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_118_ce0 = 1'b1;
    end else begin
        A_5_0_buf_118_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_118_we0 = 1'b1;
    end else begin
        A_5_0_buf_118_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_119_ce0 = 1'b1;
    end else begin
        A_5_0_buf_119_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_119_we0 = 1'b1;
    end else begin
        A_5_0_buf_119_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_120_ce0 = 1'b1;
    end else begin
        A_5_0_buf_120_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_120_we0 = 1'b1;
    end else begin
        A_5_0_buf_120_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_121_ce0 = 1'b1;
    end else begin
        A_5_0_buf_121_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_121_we0 = 1'b1;
    end else begin
        A_5_0_buf_121_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_122_ce0 = 1'b1;
    end else begin
        A_5_0_buf_122_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_122_we0 = 1'b1;
    end else begin
        A_5_0_buf_122_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_123_ce0 = 1'b1;
    end else begin
        A_5_0_buf_123_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_123_we0 = 1'b1;
    end else begin
        A_5_0_buf_123_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_124_ce0 = 1'b1;
    end else begin
        A_5_0_buf_124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_124_we0 = 1'b1;
    end else begin
        A_5_0_buf_124_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_125_ce0 = 1'b1;
    end else begin
        A_5_0_buf_125_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_125_we0 = 1'b1;
    end else begin
        A_5_0_buf_125_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_126_ce0 = 1'b1;
    end else begin
        A_5_0_buf_126_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_126_we0 = 1'b1;
    end else begin
        A_5_0_buf_126_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_127_ce0 = 1'b1;
    end else begin
        A_5_0_buf_127_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_127_we0 = 1'b1;
    end else begin
        A_5_0_buf_127_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_128_ce0 = 1'b1;
    end else begin
        A_5_0_buf_128_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_128_we0 = 1'b1;
    end else begin
        A_5_0_buf_128_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_129_ce0 = 1'b1;
    end else begin
        A_5_0_buf_129_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_129_we0 = 1'b1;
    end else begin
        A_5_0_buf_129_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_130_ce0 = 1'b1;
    end else begin
        A_5_0_buf_130_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_130_we0 = 1'b1;
    end else begin
        A_5_0_buf_130_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_131_ce0 = 1'b1;
    end else begin
        A_5_0_buf_131_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_131_we0 = 1'b1;
    end else begin
        A_5_0_buf_131_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_132_ce0 = 1'b1;
    end else begin
        A_5_0_buf_132_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_132_we0 = 1'b1;
    end else begin
        A_5_0_buf_132_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_133_ce0 = 1'b1;
    end else begin
        A_5_0_buf_133_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_133_we0 = 1'b1;
    end else begin
        A_5_0_buf_133_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_134_ce0 = 1'b1;
    end else begin
        A_5_0_buf_134_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_134_we0 = 1'b1;
    end else begin
        A_5_0_buf_134_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_135_ce0 = 1'b1;
    end else begin
        A_5_0_buf_135_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_135_we0 = 1'b1;
    end else begin
        A_5_0_buf_135_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_136_ce0 = 1'b1;
    end else begin
        A_5_0_buf_136_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_136_we0 = 1'b1;
    end else begin
        A_5_0_buf_136_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_137_ce0 = 1'b1;
    end else begin
        A_5_0_buf_137_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_137_we0 = 1'b1;
    end else begin
        A_5_0_buf_137_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_138_ce0 = 1'b1;
    end else begin
        A_5_0_buf_138_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_138_we0 = 1'b1;
    end else begin
        A_5_0_buf_138_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_139_ce0 = 1'b1;
    end else begin
        A_5_0_buf_139_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_139_we0 = 1'b1;
    end else begin
        A_5_0_buf_139_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_140_ce0 = 1'b1;
    end else begin
        A_5_0_buf_140_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_140_we0 = 1'b1;
    end else begin
        A_5_0_buf_140_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_141_ce0 = 1'b1;
    end else begin
        A_5_0_buf_141_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_141_we0 = 1'b1;
    end else begin
        A_5_0_buf_141_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_142_ce0 = 1'b1;
    end else begin
        A_5_0_buf_142_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_142_we0 = 1'b1;
    end else begin
        A_5_0_buf_142_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_143_ce0 = 1'b1;
    end else begin
        A_5_0_buf_143_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_143_we0 = 1'b1;
    end else begin
        A_5_0_buf_143_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_144_ce0 = 1'b1;
    end else begin
        A_5_0_buf_144_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_144_we0 = 1'b1;
    end else begin
        A_5_0_buf_144_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_145_ce0 = 1'b1;
    end else begin
        A_5_0_buf_145_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_145_we0 = 1'b1;
    end else begin
        A_5_0_buf_145_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_146_ce0 = 1'b1;
    end else begin
        A_5_0_buf_146_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_146_we0 = 1'b1;
    end else begin
        A_5_0_buf_146_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_147_ce0 = 1'b1;
    end else begin
        A_5_0_buf_147_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_147_we0 = 1'b1;
    end else begin
        A_5_0_buf_147_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_148_ce0 = 1'b1;
    end else begin
        A_5_0_buf_148_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_148_we0 = 1'b1;
    end else begin
        A_5_0_buf_148_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_149_ce0 = 1'b1;
    end else begin
        A_5_0_buf_149_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_149_we0 = 1'b1;
    end else begin
        A_5_0_buf_149_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_150_ce0 = 1'b1;
    end else begin
        A_5_0_buf_150_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_150_we0 = 1'b1;
    end else begin
        A_5_0_buf_150_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_151_ce0 = 1'b1;
    end else begin
        A_5_0_buf_151_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_151_we0 = 1'b1;
    end else begin
        A_5_0_buf_151_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_152_ce0 = 1'b1;
    end else begin
        A_5_0_buf_152_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_152_we0 = 1'b1;
    end else begin
        A_5_0_buf_152_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_153_ce0 = 1'b1;
    end else begin
        A_5_0_buf_153_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_153_we0 = 1'b1;
    end else begin
        A_5_0_buf_153_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_154_ce0 = 1'b1;
    end else begin
        A_5_0_buf_154_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_154_we0 = 1'b1;
    end else begin
        A_5_0_buf_154_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_155_ce0 = 1'b1;
    end else begin
        A_5_0_buf_155_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_155_we0 = 1'b1;
    end else begin
        A_5_0_buf_155_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_156_ce0 = 1'b1;
    end else begin
        A_5_0_buf_156_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_156_we0 = 1'b1;
    end else begin
        A_5_0_buf_156_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_157_ce0 = 1'b1;
    end else begin
        A_5_0_buf_157_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_157_we0 = 1'b1;
    end else begin
        A_5_0_buf_157_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_158_ce0 = 1'b1;
    end else begin
        A_5_0_buf_158_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_158_we0 = 1'b1;
    end else begin
        A_5_0_buf_158_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_159_ce0 = 1'b1;
    end else begin
        A_5_0_buf_159_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_159_we0 = 1'b1;
    end else begin
        A_5_0_buf_159_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_160_ce0 = 1'b1;
    end else begin
        A_5_0_buf_160_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_160_we0 = 1'b1;
    end else begin
        A_5_0_buf_160_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_161_ce0 = 1'b1;
    end else begin
        A_5_0_buf_161_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_161_we0 = 1'b1;
    end else begin
        A_5_0_buf_161_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_162_ce0 = 1'b1;
    end else begin
        A_5_0_buf_162_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_162_we0 = 1'b1;
    end else begin
        A_5_0_buf_162_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_163_ce0 = 1'b1;
    end else begin
        A_5_0_buf_163_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd16) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_163_we0 = 1'b1;
    end else begin
        A_5_0_buf_163_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_164_ce0 = 1'b1;
    end else begin
        A_5_0_buf_164_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd16) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_164_we0 = 1'b1;
    end else begin
        A_5_0_buf_164_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_165_ce0 = 1'b1;
    end else begin
        A_5_0_buf_165_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd16) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_165_we0 = 1'b1;
    end else begin
        A_5_0_buf_165_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_166_ce0 = 1'b1;
    end else begin
        A_5_0_buf_166_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd16) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_166_we0 = 1'b1;
    end else begin
        A_5_0_buf_166_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_167_ce0 = 1'b1;
    end else begin
        A_5_0_buf_167_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd17) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_167_we0 = 1'b1;
    end else begin
        A_5_0_buf_167_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_168_ce0 = 1'b1;
    end else begin
        A_5_0_buf_168_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd17) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_168_we0 = 1'b1;
    end else begin
        A_5_0_buf_168_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_169_ce0 = 1'b1;
    end else begin
        A_5_0_buf_169_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd17) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_169_we0 = 1'b1;
    end else begin
        A_5_0_buf_169_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_170_ce0 = 1'b1;
    end else begin
        A_5_0_buf_170_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd17) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_170_we0 = 1'b1;
    end else begin
        A_5_0_buf_170_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_171_ce0 = 1'b1;
    end else begin
        A_5_0_buf_171_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd18) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_171_we0 = 1'b1;
    end else begin
        A_5_0_buf_171_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_172_ce0 = 1'b1;
    end else begin
        A_5_0_buf_172_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd18) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_172_we0 = 1'b1;
    end else begin
        A_5_0_buf_172_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_173_ce0 = 1'b1;
    end else begin
        A_5_0_buf_173_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd18) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_173_we0 = 1'b1;
    end else begin
        A_5_0_buf_173_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_174_ce0 = 1'b1;
    end else begin
        A_5_0_buf_174_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd18) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_174_we0 = 1'b1;
    end else begin
        A_5_0_buf_174_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_175_ce0 = 1'b1;
    end else begin
        A_5_0_buf_175_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd19) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_175_we0 = 1'b1;
    end else begin
        A_5_0_buf_175_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_176_ce0 = 1'b1;
    end else begin
        A_5_0_buf_176_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd19) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_176_we0 = 1'b1;
    end else begin
        A_5_0_buf_176_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_177_ce0 = 1'b1;
    end else begin
        A_5_0_buf_177_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd19) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_177_we0 = 1'b1;
    end else begin
        A_5_0_buf_177_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_178_ce0 = 1'b1;
    end else begin
        A_5_0_buf_178_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd19) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_178_we0 = 1'b1;
    end else begin
        A_5_0_buf_178_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_179_ce0 = 1'b1;
    end else begin
        A_5_0_buf_179_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd20) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_179_we0 = 1'b1;
    end else begin
        A_5_0_buf_179_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_180_ce0 = 1'b1;
    end else begin
        A_5_0_buf_180_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd20) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_180_we0 = 1'b1;
    end else begin
        A_5_0_buf_180_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_181_ce0 = 1'b1;
    end else begin
        A_5_0_buf_181_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd20) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_181_we0 = 1'b1;
    end else begin
        A_5_0_buf_181_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_182_ce0 = 1'b1;
    end else begin
        A_5_0_buf_182_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd20) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_182_we0 = 1'b1;
    end else begin
        A_5_0_buf_182_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_183_ce0 = 1'b1;
    end else begin
        A_5_0_buf_183_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd21) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_183_we0 = 1'b1;
    end else begin
        A_5_0_buf_183_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_184_ce0 = 1'b1;
    end else begin
        A_5_0_buf_184_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd21) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_184_we0 = 1'b1;
    end else begin
        A_5_0_buf_184_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_185_ce0 = 1'b1;
    end else begin
        A_5_0_buf_185_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd21) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_185_we0 = 1'b1;
    end else begin
        A_5_0_buf_185_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_186_ce0 = 1'b1;
    end else begin
        A_5_0_buf_186_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd21) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_186_we0 = 1'b1;
    end else begin
        A_5_0_buf_186_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_187_ce0 = 1'b1;
    end else begin
        A_5_0_buf_187_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd22) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_187_we0 = 1'b1;
    end else begin
        A_5_0_buf_187_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_188_ce0 = 1'b1;
    end else begin
        A_5_0_buf_188_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd22) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_188_we0 = 1'b1;
    end else begin
        A_5_0_buf_188_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_189_ce0 = 1'b1;
    end else begin
        A_5_0_buf_189_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd22) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_189_we0 = 1'b1;
    end else begin
        A_5_0_buf_189_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_190_ce0 = 1'b1;
    end else begin
        A_5_0_buf_190_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd22) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_190_we0 = 1'b1;
    end else begin
        A_5_0_buf_190_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_191_ce0 = 1'b1;
    end else begin
        A_5_0_buf_191_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd23) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_191_we0 = 1'b1;
    end else begin
        A_5_0_buf_191_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_192_ce0 = 1'b1;
    end else begin
        A_5_0_buf_192_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd23) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_192_we0 = 1'b1;
    end else begin
        A_5_0_buf_192_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_193_ce0 = 1'b1;
    end else begin
        A_5_0_buf_193_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd23) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_193_we0 = 1'b1;
    end else begin
        A_5_0_buf_193_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_194_ce0 = 1'b1;
    end else begin
        A_5_0_buf_194_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd23) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_194_we0 = 1'b1;
    end else begin
        A_5_0_buf_194_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_195_ce0 = 1'b1;
    end else begin
        A_5_0_buf_195_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln1342_reg_2095 == 7'd0) & ~(trunc_ln1342_reg_2095 == 7'd1) & ~(trunc_ln1342_reg_2095 == 7'd2) & ~(trunc_ln1342_reg_2095 == 7'd3) & ~(trunc_ln1342_reg_2095 == 7'd4) & ~(trunc_ln1342_reg_2095 == 7'd5) & ~(trunc_ln1342_reg_2095 == 7'd6) & ~(trunc_ln1342_reg_2095 == 7'd7) & ~(trunc_ln1342_reg_2095 == 7'd8) & ~(trunc_ln1342_reg_2095 == 7'd9) & ~(trunc_ln1342_reg_2095 == 7'd10) & ~(trunc_ln1342_reg_2095 == 7'd11) & ~(trunc_ln1342_reg_2095 == 7'd12) & ~(trunc_ln1342_reg_2095 == 7'd13) & ~(trunc_ln1342_reg_2095 == 7'd14) & ~(trunc_ln1342_reg_2095 == 7'd15) & ~(trunc_ln1342_reg_2095 == 7'd16) & ~(trunc_ln1342_reg_2095 == 7'd17) & ~(trunc_ln1342_reg_2095 == 7'd18) & ~(trunc_ln1342_reg_2095 == 7'd19) & ~(trunc_ln1342_reg_2095 == 7'd20) & ~(trunc_ln1342_reg_2095 == 7'd21) & ~(trunc_ln1342_reg_2095 == 7'd22) & ~(trunc_ln1342_reg_2095 == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_195_we0 = 1'b1;
    end else begin
        A_5_0_buf_195_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_196_ce0 = 1'b1;
    end else begin
        A_5_0_buf_196_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln1342_reg_2095 == 7'd0) & ~(trunc_ln1342_reg_2095 == 7'd1) & ~(trunc_ln1342_reg_2095 == 7'd2) & ~(trunc_ln1342_reg_2095 == 7'd3) & ~(trunc_ln1342_reg_2095 == 7'd4) & ~(trunc_ln1342_reg_2095 == 7'd5) & ~(trunc_ln1342_reg_2095 == 7'd6) & ~(trunc_ln1342_reg_2095 == 7'd7) & ~(trunc_ln1342_reg_2095 == 7'd8) & ~(trunc_ln1342_reg_2095 == 7'd9) & ~(trunc_ln1342_reg_2095 == 7'd10) & ~(trunc_ln1342_reg_2095 == 7'd11) & ~(trunc_ln1342_reg_2095 == 7'd12) & ~(trunc_ln1342_reg_2095 == 7'd13) & ~(trunc_ln1342_reg_2095 == 7'd14) & ~(trunc_ln1342_reg_2095 == 7'd15) & ~(trunc_ln1342_reg_2095 == 7'd16) & ~(trunc_ln1342_reg_2095 == 7'd17) & ~(trunc_ln1342_reg_2095 == 7'd18) & ~(trunc_ln1342_reg_2095 == 7'd19) & ~(trunc_ln1342_reg_2095 == 7'd20) & ~(trunc_ln1342_reg_2095 == 7'd21) & ~(trunc_ln1342_reg_2095 == 7'd22) & ~(trunc_ln1342_reg_2095 == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_196_we0 = 1'b1;
    end else begin
        A_5_0_buf_196_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_197_ce0 = 1'b1;
    end else begin
        A_5_0_buf_197_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln1342_reg_2095 == 7'd0) & ~(trunc_ln1342_reg_2095 == 7'd1) & ~(trunc_ln1342_reg_2095 == 7'd2) & ~(trunc_ln1342_reg_2095 == 7'd3) & ~(trunc_ln1342_reg_2095 == 7'd4) & ~(trunc_ln1342_reg_2095 == 7'd5) & ~(trunc_ln1342_reg_2095 == 7'd6) & ~(trunc_ln1342_reg_2095 == 7'd7) & ~(trunc_ln1342_reg_2095 == 7'd8) & ~(trunc_ln1342_reg_2095 == 7'd9) & ~(trunc_ln1342_reg_2095 == 7'd10) & ~(trunc_ln1342_reg_2095 == 7'd11) & ~(trunc_ln1342_reg_2095 == 7'd12) & ~(trunc_ln1342_reg_2095 == 7'd13) & ~(trunc_ln1342_reg_2095 == 7'd14) & ~(trunc_ln1342_reg_2095 == 7'd15) & ~(trunc_ln1342_reg_2095 == 7'd16) & ~(trunc_ln1342_reg_2095 == 7'd17) & ~(trunc_ln1342_reg_2095 == 7'd18) & ~(trunc_ln1342_reg_2095 == 7'd19) & ~(trunc_ln1342_reg_2095 == 7'd20) & ~(trunc_ln1342_reg_2095 == 7'd21) & ~(trunc_ln1342_reg_2095 == 7'd22) & ~(trunc_ln1342_reg_2095 == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_197_we0 = 1'b1;
    end else begin
        A_5_0_buf_197_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_198_ce0 = 1'b1;
    end else begin
        A_5_0_buf_198_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln1342_reg_2095 == 7'd0) & ~(trunc_ln1342_reg_2095 == 7'd1) & ~(trunc_ln1342_reg_2095 == 7'd2) & ~(trunc_ln1342_reg_2095 == 7'd3) & ~(trunc_ln1342_reg_2095 == 7'd4) & ~(trunc_ln1342_reg_2095 == 7'd5) & ~(trunc_ln1342_reg_2095 == 7'd6) & ~(trunc_ln1342_reg_2095 == 7'd7) & ~(trunc_ln1342_reg_2095 == 7'd8) & ~(trunc_ln1342_reg_2095 == 7'd9) & ~(trunc_ln1342_reg_2095 == 7'd10) & ~(trunc_ln1342_reg_2095 == 7'd11) & ~(trunc_ln1342_reg_2095 == 7'd12) & ~(trunc_ln1342_reg_2095 == 7'd13) & ~(trunc_ln1342_reg_2095 == 7'd14) & ~(trunc_ln1342_reg_2095 == 7'd15) & ~(trunc_ln1342_reg_2095 == 7'd16) & ~(trunc_ln1342_reg_2095 == 7'd17) & ~(trunc_ln1342_reg_2095 == 7'd18) & ~(trunc_ln1342_reg_2095 == 7'd19) & ~(trunc_ln1342_reg_2095 == 7'd20) & ~(trunc_ln1342_reg_2095 == 7'd21) & ~(trunc_ln1342_reg_2095 == 7'd22) & ~(trunc_ln1342_reg_2095 == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_198_we0 = 1'b1;
    end else begin
        A_5_0_buf_198_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_ce0 = 1'b1;
    end else begin
        A_5_0_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1342_reg_2095 == 7'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_0_buf_we0 = 1'b1;
    end else begin
        A_5_0_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1376_fu_1687_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln1376_reg_2087 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1376_reg_2087_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln56_reg_2091_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_phi_fu_1654_p4 = zext_ln1376_fu_1758_p1;
        end else if ((icmp_ln56_reg_2091_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_phi_fu_1654_p4 = merlin_gmem_kernel_gemm_128_0_addr_read_reg_2099;
        end else begin
            ap_phi_mux_empty_phi_fu_1654_p4 = ap_phi_reg_pp0_iter2_empty_reg_1651;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_1654_p4 = ap_phi_reg_pp0_iter2_empty_reg_1651;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 12'd0;
    end else begin
        ap_sig_allocacmp_i = i_2_fu_328;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op29_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_merlin_gmem_kernel_gemm_128_0_RREADY = 1'b1;
    end else begin
        m_axi_merlin_gmem_kernel_gemm_128_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op29_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        merlin_gmem_kernel_gemm_128_0_blk_n_R = m_axi_merlin_gmem_kernel_gemm_128_0_RVALID;
    end else begin
        merlin_gmem_kernel_gemm_128_0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_5_0_buf_100_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_100_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_101_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_101_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_102_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_102_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_103_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_103_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_104_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_104_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_105_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_105_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_106_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_106_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_107_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_107_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_108_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_108_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_109_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_109_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_110_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_110_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_111_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_111_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_112_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_112_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_113_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_113_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_114_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_114_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_115_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_115_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_116_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_116_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_117_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_117_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_118_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_118_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_119_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_119_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_120_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_120_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_121_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_121_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_122_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_122_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_123_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_123_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_124_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_124_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_125_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_125_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_126_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_126_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_127_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_127_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_128_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_128_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_129_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_129_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_130_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_130_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_131_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_131_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_132_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_132_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_133_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_133_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_134_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_134_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_135_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_135_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_136_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_136_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_137_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_137_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_138_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_138_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_139_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_139_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_140_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_140_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_141_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_141_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_142_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_142_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_143_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_143_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_144_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_144_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_145_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_145_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_146_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_146_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_147_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_147_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_148_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_148_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_149_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_149_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_150_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_150_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_151_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_151_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_152_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_152_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_153_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_153_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_154_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_154_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_155_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_155_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_156_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_156_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_157_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_157_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_158_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_158_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_159_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_159_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_160_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_160_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_161_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_161_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_162_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_162_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_163_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_163_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_164_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_164_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_165_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_165_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_166_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_166_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_167_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_167_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_168_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_168_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_169_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_169_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_170_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_170_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_171_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_171_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_172_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_172_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_173_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_173_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_174_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_174_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_175_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_175_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_176_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_176_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_177_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_177_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_178_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_178_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_179_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_179_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_180_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_180_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_181_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_181_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_182_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_182_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_183_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_183_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_184_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_184_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_185_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_185_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_186_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_186_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_187_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_187_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_188_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_188_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_189_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_189_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_190_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_190_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_191_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_191_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_192_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_192_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_193_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_193_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_194_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_194_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_195_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_195_d0 = bitcast_ln1391_fu_1881_p1;

assign A_5_0_buf_196_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_196_d0 = bitcast_ln1391_1_fu_1920_p1;

assign A_5_0_buf_197_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_197_d0 = bitcast_ln1391_2_fu_1959_p1;

assign A_5_0_buf_198_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_198_d0 = bitcast_ln1391_3_fu_1998_p1;

assign A_5_0_buf_address0 = zext_ln1376_1_fu_1763_p1;

assign A_5_0_buf_d0 = bitcast_ln1391_fu_1881_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op29_read_state2 == 1'b1) & (m_axi_merlin_gmem_kernel_gemm_128_0_RVALID == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter2_empty_reg_1651 = 'bx;

always @ (*) begin
    ap_predicate_op29_read_state2 = ((icmp_ln56_reg_2091 == 1'd1) & (icmp_ln1376_reg_2087 == 1'd0));
end

assign bitcast_ln1391_1_fu_1920_p1 = raw_bits_31_fu_1910_p4;

assign bitcast_ln1391_2_fu_1959_p1 = raw_bits_32_fu_1949_p4;

assign bitcast_ln1391_3_fu_1998_p1 = raw_bits_33_fu_1988_p4;

assign bitcast_ln1391_fu_1881_p1 = raw_bits_fu_1877_p1;

assign i_5_fu_1693_p2 = (ap_sig_allocacmp_i + 12'd1);

assign icmp_ln1376_fu_1687_p2 = ((ap_sig_allocacmp_i == 12'd2500) ? 1'b1 : 1'b0);

assign icmp_ln1393_fu_1727_p2 = ((index1_fu_336 == 64'd24) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_1703_p2 = ((trunc_ln1376_fu_1699_p1 == 2'd0) ? 1'b1 : 1'b0);

assign index1_4_fu_1733_p2 = (index1_fu_336 + 64'd1);

assign index1_5_fu_1739_p3 = ((icmp_ln1393_fu_1727_p2[0:0] == 1'b1) ? 64'd0 : index1_4_fu_1733_p2);

assign index2_6_fu_2036_p3 = ((icmp_ln1393_reg_2104[0:0] == 1'b1) ? index2_fu_2030_p2 : index2_3_fu_332);

assign index2_fu_2030_p2 = (index2_3_fu_332 + 7'd1);

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR = 64'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST = 2'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE = 4'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARID = 1'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN = 32'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK = 2'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT = 3'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS = 4'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION = 4'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE = 3'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER = 1'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID = 1'b0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWADDR = 64'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWBURST = 2'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWCACHE = 4'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWID = 1'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWLEN = 32'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWLOCK = 2'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWPROT = 3'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWQOS = 4'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWREGION = 4'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWSIZE = 3'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWUSER = 1'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_AWVALID = 1'b0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_BREADY = 1'b0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_WDATA = 512'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_WID = 1'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_WLAST = 1'b0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_WSTRB = 64'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_WUSER = 1'd0;

assign m_axi_merlin_gmem_kernel_gemm_128_0_WVALID = 1'b0;

assign raw_bits_31_fu_1910_p4 = {{ap_phi_mux_empty_phi_fu_1654_p4[63:32]}};

assign raw_bits_32_fu_1949_p4 = {{ap_phi_mux_empty_phi_fu_1654_p4[95:64]}};

assign raw_bits_33_fu_1988_p4 = {{ap_phi_mux_empty_phi_fu_1654_p4[127:96]}};

assign raw_bits_fu_1877_p1 = ap_phi_mux_empty_phi_fu_1654_p4[31:0];

assign trunc_ln1342_fu_1723_p1 = index1_fu_336[6:0];

assign trunc_ln1376_fu_1699_p1 = ap_sig_allocacmp_i[1:0];

assign zext_ln1376_1_fu_1763_p1 = index2_3_fu_332;

assign zext_ln1376_fu_1758_p1 = shiftreg_fu_324;

endmodule //kernel_gemm_kernel_gemm_Pipeline_L21
