

================================================================
== Vitis HLS Report for 'test_state_buffer_Pipeline_VITIS_LOOP_39_2'
================================================================
* Date:           Wed Jul 24 18:56:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.299 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_2  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       25|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       52|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_112_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln39_fu_106_p2  |      icmp|   0|  0|  11|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    7|         14|
    |i_fu_38               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   15|         30|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_38      |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_39_2|  return value|
|buffer_lp_sizes_address0    |  out|    5|   ap_memory|                             buffer_lp_sizes|         array|
|buffer_lp_sizes_ce0         |  out|    1|   ap_memory|                             buffer_lp_sizes|         array|
|buffer_lp_sizes_we0         |  out|    1|   ap_memory|                             buffer_lp_sizes|         array|
|buffer_lp_sizes_d0          |  out|   32|   ap_memory|                             buffer_lp_sizes|         array|
|buffer_lp_sizes_2_address0  |  out|    5|   ap_memory|                           buffer_lp_sizes_2|         array|
|buffer_lp_sizes_2_ce0       |  out|    1|   ap_memory|                           buffer_lp_sizes_2|         array|
|buffer_lp_sizes_2_we0       |  out|    1|   ap_memory|                           buffer_lp_sizes_2|         array|
|buffer_lp_sizes_2_d0        |  out|   32|   ap_memory|                           buffer_lp_sizes_2|         array|
|buffer_lp_heads_address0    |  out|    5|   ap_memory|                             buffer_lp_heads|         array|
|buffer_lp_heads_ce0         |  out|    1|   ap_memory|                             buffer_lp_heads|         array|
|buffer_lp_heads_we0         |  out|    1|   ap_memory|                             buffer_lp_heads|         array|
|buffer_lp_heads_d0          |  out|   32|   ap_memory|                             buffer_lp_heads|         array|
|buffer_lp_heads_2_address0  |  out|    5|   ap_memory|                           buffer_lp_heads_2|         array|
|buffer_lp_heads_2_ce0       |  out|    1|   ap_memory|                           buffer_lp_heads_2|         array|
|buffer_lp_heads_2_we0       |  out|    1|   ap_memory|                           buffer_lp_heads_2|         array|
|buffer_lp_heads_2_d0        |  out|   32|   ap_memory|                           buffer_lp_heads_2|         array|
+----------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17.i"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [cpp/StateBuffer.hpp:40]   --->   Operation 7 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.59ns)   --->   "%icmp_ln39 = icmp_eq  i7 %i_1, i7 64" [cpp/StateBuffer.hpp:39]   --->   Operation 9 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln39 = add i7 %i_1, i7 1" [cpp/StateBuffer.hpp:39]   --->   Operation 11 'add' 'add_ln39' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc17.i.split, void %_ZN11StateBufferC2Ev.exit.exitStub" [cpp/StateBuffer.hpp:39]   --->   Operation 12 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [cpp/StateBuffer.hpp:39]   --->   Operation 13 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_1, i32 1, i32 5" [cpp/StateBuffer.hpp:40]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %lshr_ln" [cpp/StateBuffer.hpp:40]   --->   Operation 15 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buffer_lp_heads_addr = getelementptr i32 %buffer_lp_heads, i64 0, i64 %zext_ln40" [cpp/StateBuffer.hpp:40]   --->   Operation 16 'getelementptr' 'buffer_lp_heads_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buffer_lp_heads_2_addr = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 %zext_ln40" [cpp/StateBuffer.hpp:40]   --->   Operation 17 'getelementptr' 'buffer_lp_heads_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i7 %i_1" [cpp/StateBuffer.hpp:40]   --->   Operation 18 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %trunc_ln40, void %arrayidx143.i.case.0, void %arrayidx143.i.case.1" [cpp/StateBuffer.hpp:40]   --->   Operation 19 'br' 'br_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 4294967295, i5 %buffer_lp_heads_addr" [cpp/StateBuffer.hpp:40]   --->   Operation 20 'store' 'store_ln40' <Predicate = (!icmp_ln39 & !trunc_ln40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx143.i.exit" [cpp/StateBuffer.hpp:40]   --->   Operation 21 'br' 'br_ln40' <Predicate = (!icmp_ln39 & !trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 4294967295, i5 %buffer_lp_heads_2_addr" [cpp/StateBuffer.hpp:40]   --->   Operation 22 'store' 'store_ln40' <Predicate = (!icmp_ln39 & trunc_ln40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx143.i.exit" [cpp/StateBuffer.hpp:40]   --->   Operation 23 'br' 'br_ln40' <Predicate = (!icmp_ln39 & trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_lp_sizes_addr = getelementptr i32 %buffer_lp_sizes, i64 0, i64 %zext_ln40" [cpp/StateBuffer.hpp:41]   --->   Operation 24 'getelementptr' 'buffer_lp_sizes_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_lp_sizes_2_addr = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 %zext_ln40" [cpp/StateBuffer.hpp:41]   --->   Operation 25 'getelementptr' 'buffer_lp_sizes_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %trunc_ln40, void %arrayidx164.i.case.0, void %arrayidx164.i.case.1" [cpp/StateBuffer.hpp:41]   --->   Operation 26 'br' 'br_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%store_ln41 = store i32 0, i5 %buffer_lp_sizes_addr" [cpp/StateBuffer.hpp:41]   --->   Operation 27 'store' 'store_ln41' <Predicate = (!icmp_ln39 & !trunc_ln40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx164.i.exit" [cpp/StateBuffer.hpp:41]   --->   Operation 28 'br' 'br_ln41' <Predicate = (!icmp_ln39 & !trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "%store_ln41 = store i32 0, i5 %buffer_lp_sizes_2_addr" [cpp/StateBuffer.hpp:41]   --->   Operation 29 'store' 'store_ln41' <Predicate = (!icmp_ln39 & trunc_ln40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx164.i.exit" [cpp/StateBuffer.hpp:41]   --->   Operation 30 'br' 'br_ln41' <Predicate = (!icmp_ln39 & trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln39 = store i7 %add_ln39, i7 %i" [cpp/StateBuffer.hpp:39]   --->   Operation 31 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc17.i" [cpp/StateBuffer.hpp:39]   --->   Operation 32 'br' 'br_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_lp_sizes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_lp_sizes_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_lp_heads]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_lp_heads_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
i_1                    (load             ) [ 00]
specpipeline_ln0       (specpipeline     ) [ 00]
icmp_ln39              (icmp             ) [ 01]
empty                  (speclooptripcount) [ 00]
add_ln39               (add              ) [ 00]
br_ln39                (br               ) [ 00]
specloopname_ln39      (specloopname     ) [ 00]
lshr_ln                (partselect       ) [ 00]
zext_ln40              (zext             ) [ 00]
buffer_lp_heads_addr   (getelementptr    ) [ 00]
buffer_lp_heads_2_addr (getelementptr    ) [ 00]
trunc_ln40             (trunc            ) [ 01]
br_ln40                (br               ) [ 00]
store_ln40             (store            ) [ 00]
br_ln40                (br               ) [ 00]
store_ln40             (store            ) [ 00]
br_ln40                (br               ) [ 00]
buffer_lp_sizes_addr   (getelementptr    ) [ 00]
buffer_lp_sizes_2_addr (getelementptr    ) [ 00]
br_ln41                (br               ) [ 00]
store_ln41             (store            ) [ 00]
br_ln41                (br               ) [ 00]
store_ln41             (store            ) [ 00]
br_ln41                (br               ) [ 00]
store_ln39             (store            ) [ 00]
br_ln39                (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_lp_sizes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_lp_sizes"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_lp_sizes_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_lp_sizes_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_lp_heads">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_lp_heads"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer_lp_heads_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_lp_heads_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="buffer_lp_heads_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="5" slack="0"/>
<pin id="46" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_lp_heads_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="buffer_lp_heads_2_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="5" slack="0"/>
<pin id="53" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_lp_heads_2_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="store_ln40_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln40_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="5" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="buffer_lp_sizes_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_lp_sizes_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="buffer_lp_sizes_2_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_lp_sizes_2_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln41_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln41_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_1_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln39_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="7" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln39_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="lshr_ln_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="4" slack="0"/>
<pin id="123" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln40_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln40_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln39_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="36" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="62"><net_src comp="42" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="49" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="70" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="77" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="103" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="131"><net_src comp="118" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="139"><net_src comp="103" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="112" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="38" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_lp_sizes | {1 }
	Port: buffer_lp_sizes_2 | {1 }
	Port: buffer_lp_heads | {1 }
	Port: buffer_lp_heads_2 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln39 : 2
		add_ln39 : 2
		br_ln39 : 3
		lshr_ln : 2
		zext_ln40 : 3
		buffer_lp_heads_addr : 4
		buffer_lp_heads_2_addr : 4
		trunc_ln40 : 2
		br_ln40 : 3
		store_ln40 : 5
		store_ln40 : 5
		buffer_lp_sizes_addr : 4
		buffer_lp_sizes_2_addr : 4
		br_ln41 : 3
		store_ln41 : 5
		store_ln41 : 5
		store_ln39 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln39_fu_112  |    0    |    14   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln39_fu_106 |    0    |    10   |
|----------|-------------------|---------|---------|
|partselect|   lshr_ln_fu_118  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln40_fu_128 |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  | trunc_ln40_fu_136 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    24   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_145|    7   |
+---------+--------+
|  Total  |    7   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   24   |
+-----------+--------+--------+
