Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Oct  6 15:41:26 2020
| Host         : apollon running 64-bit Pop!_OS 20.04 LTS
| Command      : report_timing_summary -max_paths 10 -file led_blink_hdl_timing_summary_routed.rpt -pb led_blink_hdl_timing_summary_routed.pb -rpx led_blink_hdl_timing_summary_routed.rpx -warn_on_violation
| Design       : led_blink_hdl
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.545        0.000                      0                   50        0.324        0.000                      0                   50        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.545        0.000                      0                   50        0.324        0.000                      0                   50        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.828ns (20.885%)  route 3.137ns (79.115%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.733     5.336    clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  count_reg[6]/Q
                         net (fo=2, routed)           1.464     7.256    count_reg[6]
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.380 r  led_i_7/O
                         net (fo=1, routed)           0.634     8.015    led_i_7_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.139 r  led_i_3/O
                         net (fo=1, routed)           0.402     8.541    led_i_3_n_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.665 r  led_i_1/O
                         net (fo=1, routed)           0.635     9.300    p_0_in
    SLICE_X87Y54         FDSE                                         r  led_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X87Y54         FDSE                                         r  led_reg/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y54         FDSE (Setup_fdse_C_S)       -0.429    14.845    led_reg
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.828ns (22.235%)  route 2.896ns (77.765%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  count_reg[16]/Q
                         net (fo=2, routed)           0.687     6.478    count_reg[16]
    SLICE_X87Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.602 r  led_i_6/O
                         net (fo=2, routed)           0.817     7.419    led_i_6_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.543 f  led_i_5/O
                         net (fo=1, routed)           0.573     8.116    led_i_5_n_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.240 r  led_i_2/O
                         net (fo=25, routed)          0.819     9.058    clear
    SLICE_X86Y51         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.613    15.036    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y51         FDRE (Setup_fdre_C_R)       -0.429    14.846    count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.828ns (22.235%)  route 2.896ns (77.765%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  count_reg[16]/Q
                         net (fo=2, routed)           0.687     6.478    count_reg[16]
    SLICE_X87Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.602 r  led_i_6/O
                         net (fo=2, routed)           0.817     7.419    led_i_6_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.543 f  led_i_5/O
                         net (fo=1, routed)           0.573     8.116    led_i_5_n_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.240 r  led_i_2/O
                         net (fo=25, routed)          0.819     9.058    clear
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.613    15.036    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y51         FDRE (Setup_fdre_C_R)       -0.429    14.846    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.828ns (22.235%)  route 2.896ns (77.765%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  count_reg[16]/Q
                         net (fo=2, routed)           0.687     6.478    count_reg[16]
    SLICE_X87Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.602 r  led_i_6/O
                         net (fo=2, routed)           0.817     7.419    led_i_6_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.543 f  led_i_5/O
                         net (fo=1, routed)           0.573     8.116    led_i_5_n_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.240 r  led_i_2/O
                         net (fo=25, routed)          0.819     9.058    clear
    SLICE_X86Y51         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.613    15.036    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y51         FDRE (Setup_fdre_C_R)       -0.429    14.846    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.828ns (22.235%)  route 2.896ns (77.765%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  count_reg[16]/Q
                         net (fo=2, routed)           0.687     6.478    count_reg[16]
    SLICE_X87Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.602 r  led_i_6/O
                         net (fo=2, routed)           0.817     7.419    led_i_6_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.543 f  led_i_5/O
                         net (fo=1, routed)           0.573     8.116    led_i_5_n_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.240 r  led_i_2/O
                         net (fo=25, routed)          0.819     9.058    clear
    SLICE_X86Y51         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.613    15.036    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y51         FDRE (Setup_fdre_C_R)       -0.429    14.846    count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.828ns (23.110%)  route 2.755ns (76.890%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  count_reg[16]/Q
                         net (fo=2, routed)           0.687     6.478    count_reg[16]
    SLICE_X87Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.602 r  led_i_6/O
                         net (fo=2, routed)           0.817     7.419    led_i_6_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.543 f  led_i_5/O
                         net (fo=1, routed)           0.573     8.116    led_i_5_n_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.240 r  led_i_2/O
                         net (fo=25, routed)          0.678     8.918    clear
    SLICE_X86Y52         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.613    15.036    clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y52         FDRE (Setup_fdre_C_R)       -0.429    14.846    count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.828ns (23.110%)  route 2.755ns (76.890%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  count_reg[16]/Q
                         net (fo=2, routed)           0.687     6.478    count_reg[16]
    SLICE_X87Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.602 r  led_i_6/O
                         net (fo=2, routed)           0.817     7.419    led_i_6_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.543 f  led_i_5/O
                         net (fo=1, routed)           0.573     8.116    led_i_5_n_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.240 r  led_i_2/O
                         net (fo=25, routed)          0.678     8.918    clear
    SLICE_X86Y52         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.613    15.036    clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y52         FDRE (Setup_fdre_C_R)       -0.429    14.846    count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.828ns (23.110%)  route 2.755ns (76.890%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  count_reg[16]/Q
                         net (fo=2, routed)           0.687     6.478    count_reg[16]
    SLICE_X87Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.602 r  led_i_6/O
                         net (fo=2, routed)           0.817     7.419    led_i_6_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.543 f  led_i_5/O
                         net (fo=1, routed)           0.573     8.116    led_i_5_n_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.240 r  led_i_2/O
                         net (fo=25, routed)          0.678     8.918    clear
    SLICE_X86Y52         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.613    15.036    clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y52         FDRE (Setup_fdre_C_R)       -0.429    14.846    count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.828ns (23.110%)  route 2.755ns (76.890%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  count_reg[16]/Q
                         net (fo=2, routed)           0.687     6.478    count_reg[16]
    SLICE_X87Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.602 r  led_i_6/O
                         net (fo=2, routed)           0.817     7.419    led_i_6_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.543 f  led_i_5/O
                         net (fo=1, routed)           0.573     8.116    led_i_5_n_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.240 r  led_i_2/O
                         net (fo=25, routed)          0.678     8.918    clear
    SLICE_X86Y52         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.613    15.036    clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y52         FDRE (Setup_fdre_C_R)       -0.429    14.846    count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.828ns (23.366%)  route 2.716ns (76.634%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  count_reg[16]/Q
                         net (fo=2, routed)           0.687     6.478    count_reg[16]
    SLICE_X87Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.602 r  led_i_6/O
                         net (fo=2, routed)           0.817     7.419    led_i_6_n_0
    SLICE_X87Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.543 f  led_i_5/O
                         net (fo=1, routed)           0.573     8.116    led_i_5_n_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.240 r  led_i_2/O
                         net (fo=25, routed)          0.639     8.878    clear
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.300    15.335    
                         clock uncertainty           -0.035    15.299    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.870    count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.608     1.527    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.841    count_reg_n_0_[0]
    SLICE_X86Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.886    count[0]_i_2_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.956 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.956    count_reg[0]_i_1_n_7
    SLICE_X86Y51         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.880     2.045    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.105     1.632    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.608     1.527    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.851    count_reg_n_0_[3]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.959 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    count_reg[0]_i_1_n_4
    SLICE_X86Y51         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.880     2.045    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.105     1.632    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.608     1.527    clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.845    count_reg_n_0_[4]
    SLICE_X86Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.960 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    count_reg[4]_i_1_n_7
    SLICE_X86Y52         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.880     2.045    clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  count_reg[20]/Q
                         net (fo=3, routed)           0.187     1.855    count_reg[20]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.970 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    count_reg[20]_i_1_n_7
    SLICE_X86Y56         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105     1.631    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.110%)  route 0.195ns (43.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  count_reg[23]/Q
                         net (fo=3, routed)           0.195     1.862    count_reg[23]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.970 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.970    count_reg[20]_i_1_n_4
    SLICE_X86Y56         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105     1.631    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.249ns (54.838%)  route 0.205ns (45.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  count_reg[11]/Q
                         net (fo=3, routed)           0.205     1.872    count_reg[11]
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.980 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.980    count_reg[8]_i_1_n_4
    SLICE_X86Y53         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105     1.631    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.256ns (56.180%)  route 0.200ns (43.820%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  count_reg[12]/Q
                         net (fo=3, routed)           0.200     1.867    count_reg[12]
    SLICE_X86Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.982 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    count_reg[12]_i_1_n_7
    SLICE_X86Y54         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105     1.631    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.608     1.527    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.841    count_reg_n_0_[0]
    SLICE_X86Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.886    count[0]_i_2_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.992 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.992    count_reg[0]_i_1_n_6
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.880     2.045    clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.105     1.632    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.608     1.527    clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.845    count_reg_n_0_[4]
    SLICE_X86Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.996 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.996    count_reg[4]_i_1_n_6
    SLICE_X86Y52         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.880     2.045    clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.917%)  route 0.187ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  count_reg[20]/Q
                         net (fo=3, routed)           0.187     1.855    count_reg[20]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.006 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.006    count_reg[20]_i_1_n_6
    SLICE_X86Y56         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105     1.631    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y51    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    count_reg[13]/C



