Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 10 20:15:31 2023
| Host         : LAPTOP-KP9RFQ43 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file handshake_system_on_board_control_sets_placed.rpt
| Design       : handshake_system_on_board
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |              14 |            5 |
| No           | Yes                   | No                     |              40 |           16 |
| Yes          | No                    | No                     |              32 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             410 |          100 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------------------+-------------------------------+------------------+----------------+
|           Clock Signal          |                 Enable Signal                 |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------------------------+-------------------------------+------------------+----------------+
|  hs/A/cu/CLK                    |                                               | bd_rst/cleared_rst            |                1 |              3 |
|  hs/B/cu/Q[5]                   |                                               | bd_rst/cleared_rst            |                1 |              3 |
|  hs/B/dp/display/clk_filter/CLK |                                               | bd_rst/cleared_rst            |                1 |              3 |
|  clock_B_BUFG                   |                                               |                               |                2 |              3 |
|  clk_IBUF_BUFG                  |                                               |                               |                2 |              3 |
|  clk_IBUF_BUFG                  |                                               | bd_rst/cleared_rst            |                2 |              5 |
|  clock_B_BUFG                   | hs/B/cu/Q[2]                                  | bd_rst/cleared_rst            |                5 |             20 |
|  clk_IBUF_BUFG                  | hs/A/cu/E[0]                                  | bd_rst/cleared_rst            |                3 |             20 |
|  clk_IBUF_BUFG                  | hs/A/cu/FSM_sequential_state_reg[0]_0[0]      | bd_rst/cleared_rst            |                3 |             20 |
|  clock_B_BUFG                   | bd_rst/btn_state                              | bd_rst/count[31]_i_1__1_n_0   |                8 |             31 |
|  clk_IBUF_BUFG                  | bd_start/btn_state                            | bd_start/count[31]_i_1__0_n_0 |                8 |             31 |
|  clock_B_BUFG                   | hs/B/cu/E[0]                                  |                               |               16 |             32 |
|  clock_B_BUFG                   | hs/B/cu/Q[3]                                  | bd_rst/cleared_rst            |                9 |             32 |
|  clock_B_BUFG                   | hs/B/dp/counter0/FSM_onehot_state_reg[4][0]   | bd_rst/cleared_rst            |                9 |             32 |
|  clock_B_BUFG                   | hs/B/dp/counter0/FSM_onehot_state_reg[4]_3[0] | bd_rst/cleared_rst            |               10 |             32 |
|  clock_B_BUFG                   | hs/B/dp/counter0/FSM_onehot_state_reg[4]_1[0] | bd_rst/cleared_rst            |                4 |             32 |
|  clock_B_BUFG                   | hs/B/dp/counter0/E[0]                         | bd_rst/cleared_rst            |                9 |             32 |
|  clock_B_BUFG                   | hs/B/dp/counter0/FSM_onehot_state_reg[4]_2[0] | bd_rst/cleared_rst            |                9 |             32 |
|  clock_B_BUFG                   | hs/B/dp/counter0/FSM_onehot_state_reg[4]_5[0] | bd_rst/cleared_rst            |                7 |             32 |
|  clock_B_BUFG                   | hs/B/dp/counter0/FSM_onehot_state_reg[4]_0[0] | bd_rst/cleared_rst            |                8 |             32 |
|  clock_B_BUFG                   | hs/B/dp/counter0/FSM_onehot_state_reg[4]_4[0] | bd_rst/cleared_rst            |                8 |             32 |
|  clock_B_BUFG                   |                                               | bd_rst/cleared_rst            |               16 |             40 |
+---------------------------------+-----------------------------------------------+-------------------------------+------------------+----------------+


