

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2'
================================================================
* Date:           Wed Nov  8 15:31:22 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  5.091 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      183|  20.001 ns|  1.220 us|    3|  183|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_230_2  |        1|      181|         2|          1|          1|  0 ~ 180|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|    119|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_160_p2                     |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_177                  |       and|   0|  0|   2|           1|           1|
    |axi_last_fu_170_p2                |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln230_fu_154_p2              |      icmp|   0|  0|  15|           8|           8|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  56|          31|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|    8|         16|
    |imgUnzip_blk_n                    |   9|          2|    1|          2|
    |j_fu_76                           |   9|          2|    8|         16|
    |m_axis_video_TDATA_blk_n          |   9|          2|    1|          2|
    |sof_2_reg_134                     |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   21|         42|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |axi_last_reg_197                  |  1|   0|    1|          0|
    |icmp_ln230_reg_193                |  1|   0|    1|          0|
    |j_fu_76                           |  8|   0|    8|          0|
    |sof_2_reg_134                     |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 15|   0|   15|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2|  return value|
|imgUnzip_dout            |   in|  120|     ap_fifo|                                           imgUnzip|       pointer|
|imgUnzip_num_data_valid  |   in|    3|     ap_fifo|                                           imgUnzip|       pointer|
|imgUnzip_fifo_cap        |   in|    3|     ap_fifo|                                           imgUnzip|       pointer|
|imgUnzip_empty_n         |   in|    1|     ap_fifo|                                           imgUnzip|       pointer|
|imgUnzip_read            |  out|    1|     ap_fifo|                                           imgUnzip|       pointer|
|m_axis_video_TREADY      |   in|    1|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TDATA       |  out|  120|        axis|                              m_axis_video_V_data_V|       pointer|
|sof                      |   in|    1|     ap_none|                                                sof|        scalar|
|div_i_i54_cast1          |   in|    8|   ap_stable|                                    div_i_i54_cast1|        scalar|
|sub_i_i                  |   in|    9|   ap_stable|                                            sub_i_i|        scalar|
|m_axis_video_TVALID      |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST       |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP       |  out|   15|        axis|                              m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB       |  out|   15|        axis|                              m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER       |  out|    1|        axis|                              m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST       |  out|    1|        axis|                              m_axis_video_V_last_V|       pointer|
|m_axis_video_TID         |  out|    1|        axis|                                m_axis_video_V_id_V|       pointer|
+-------------------------+-----+-----+------------+---------------------------------------------------+--------------+

