<root><simulation><result_generated_time />2023-05-16 18:10:54<layer><layer_spec />{'B': 1, 'K': 256, 'C': 512, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />737280000<total_data_size_element />{'W': 131072, 'I': 2880000, 'O': 1440000}<total_data_reuse />{'W': 5625, 'I': 256.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />4/53</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [75, 1, 1], 'O': [600, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], [('OY', 3)]], [[], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('OY', 25)], [('OY', 3)]], [], []]<O />[[], [[('OY', 25)], [('OY', 3), ('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 8)], [('C', 512), ('OX', 75)], [('K', 4)]]<I />[[('K', 8)], [('C', 512), ('OX', 75), ('K', 4)], []]<O />[[('K', 8), ('C', 512)], [('OX', 75)], [('K', 4)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [75.0, 1, 75, 1], 'I': [8.0, 8.0, 4.0, 1.0], 'O': [1.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 262144, 1048576], 'I': [8, 23040000, 23040000], 'O': [64, 2880000, 11520000], 'O_partial': [64, 0, 0], 'O_final': [0, 2880000, 11520000]}<actual_mem_utilization_individual />{'W': [0.12, 0.01, 0.0], 'I': [0.02, 0.69, 0.0], 'O': [0.12, 0.09, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.78, 0.0], 'I': [0.02, 0.78, 0.0], 'O': [0.12, 0.78, 0.0]}<effective_mem_size_bit />{'W': [8, 262144, 262144], 'I': [8, 23040000, 23040000], 'O': [64, 38400, 2880000], 'O_partial': [64, 0, 0], 'O_final': [0, 38400, 2880000]}<total_unit_count />{'W': [600, 8, 1, 1], 'I': [600, 75, 1, 1], 'O': [600, 600, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [75, 75, 1, 1], 'O': [600, 600, 1, 1]}<duplicate_unit_count />{'W': [75.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[9830400, 9830400], [9830400, 131072], [131072, 0]]<I />[[11520000, 11520000], [11520000, 2880000], [2880000, 0]]<O />[[(735840000, 737280000), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]<O_partial />[[(735840000, 737280000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1228800, 1228800], [153600, 2048], [512, 0]]<I />[[1440000, 1440000], [180000, 45000], [11250, 0]]<O />[[(91980000, 92160000), (180000, 0)], [(0, 22500), (22500, 0)], [(0, 5625), (0, 0)]]<O_partial />[([91980000, 92160000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [180000, 0]), ([0, 22500], [22500, 0]), ([0, 5625], [0, 0])]</mem_access_count_word><mac_count><active />737280000<idle />521011200</mac_count></basic_info><energy><total_energy />1637878183.7<mem_energy_breakdown><W />[860.9, 16361.1, 681.9]<I />[1008.8, 23131.1, 14983.3]<O />[64565.6, 4459.2, 7491.7]</mem_energy_breakdown><MAC_energy><active_MAC />1611694080.0<idle_MAC />26050560.0<total />1637744640.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.565<utilization_without_data_loading />0.5859<utilization_spatial />0.5859<utilization_temporal_with_data_loading />0.9643<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />1274313<latency_cycle_without_data_loading />1228800<ideal_computing_cycle />1228800<data_loading><load_cycle_total />45513<load_cycle_individual />{'W': [1, 512, 0], 'I': [2, 45000, 0]}<load_cycle_combined />{'W': 512, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1228799], [-1075193, -1075193], [-920064, -921216]], 'I': [[-1228799], [-1228792, -1075193], [-1228800, -1228800]], 'O': [[-1228800], [-1228500, -1206300], [-1206300, -1223176]]}<mem_stall_cycle_shared />{'W': [[-1228799], [-1075193, 0], [0, 0]], 'I': [[-1228799], [-1228792, 0], [0, 0]], 'O': [[-1228800], [-1228500, -1206300], [-1206300, -1223176]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 262144, 1048576], 'I': [8, 23040000, 23040000], 'O': [64, 2880000, 11520000], 'O_partial': [64, 0, 0], 'O_final': [0, 2880000, 11520000]}<data_size_each_level_total />{'W': [512, 262144, 1048576], 'I': [600, 23040000, 23040000], 'O': [38400, 2880000, 11520000]}<loop_cycles_each_level />{'W': [8, 307200, 1228800], 'I': [8, 1228800, 1228800], 'O': [4096, 307200, 1228800]}<top_ir_loop_size />{'W': [1, 75, 1], 'I': [8, 4, 1], 'O': [512, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [64.0, 0.9], [0.9, 0.9]], 'I': [[8.0, 1.0], [75.0, 18.8], [18.8, 18.8]], 'O': [[8.0, 0.0], [9.4, 9.4], [9.4, 9.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [64.0, 64.0], [64.0, 0.9]], 'I': [[8.0, 8.0], [600.0, 75.0], [75.0, 18.8]], 'O': [[8.0, 8.0], [4800.0, 9.4], [9.4, 9.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [64.0, 0.9], [0.9, 0]], 'I': [[8.0, 1.0], [75.0, 18.8], [18.8, 0]], 'O': [[8.0, 0.0], [9.4, 9.4], [9.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [148.4, 29.0], [19.6, 9.4]], 'I': [[8.0, 1.0], [148.4, 29.0], [19.6, 9.4]], 'O': [[8.0, 0.0], [148.4, 29.0], [19.6, 9.4]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1228800], [8, 8, 153600], [307200, 307200, 4]], 'I': [[1, 1, 1228800], [8, 8, 153600], [1228800, 1228800, 1]], 'O': [[1, 1, 1228800], [4096, 4096, 300], [307200, 307200, 4]]}<trans_time_real />{'W': [[0, 1, 1228800], [[1, 8, 153600], [1, 8, 153600]], [[512, 307200, 4], [128, 307200, 4]]], 'I': [[0, 1, 1228800], [[0, 8, 153600], [1, 8, 153600]], [[45000, 1228800, 1], [11250, 1228800, 1]]], 'O': [[0, 1, 1228800], [[1, 4096, 300], [75, 4096, 300]], [[5625, 307200, 4], [1406, 307200, 4]]]}<single_stall_cycle />{'W': [[-1], [-7, -7], [-306688, -307072]], 'I': [[-1], [-8, -7], [-1183800, -1217550]], 'O': [[-1], [-4095, -4021], [-301575, -305794]]}<single_stall_count />{'W': [1228799, 153599, 3], 'I': [1228799, 153599, 0], 'O': [1228800, 300, 4]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1536, 0], 'I': [0, 0], 'O': [22500, 0]}, 1: {'W': [153599, 1536], 'I': [153599, 0], 'O': [22500, 22500]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1227264, -1228800], [-1206300, -1228800]], 1: [[-921602, -1227264], [-1206300, -1206300]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.7 %</area></results><elapsed_time_second />2</simulation></root>