

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_123_3'
================================================================
* Date:           Sat Nov 12 21:20:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.199 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    65546|  21.000 ns|  0.459 ms|    3|  65546|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_123_3  |        1|    65544|         2|          1|          1|  1 ~ 65544|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    387|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    191|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      33|    598|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------------+---------+----+---+----+-----+
    |     Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+--------------+---------+----+---+----+-----+
    |mux_42_8_1_1_U27  |mux_42_8_1_1  |        0|   0|  0|  20|    0|
    +------------------+--------------+---------+----+---+----+-----+
    |Total             |              |        0|   0|  0|  20|    0|
    +------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_379_p2              |         +|   0|  0|  24|          17|           1|
    |add_ln133_fu_538_p2              |         +|   0|  0|  14|          13|           8|
    |add_ln136_fu_527_p2              |         +|   0|  0|  14|          13|           9|
    |add_ln139_fu_516_p2              |         +|   0|  0|  14|          13|          10|
    |add_ln142_fu_447_p2              |         +|   0|  0|  12|          12|          10|
    |add_ln145_fu_505_p2              |         +|   0|  0|  13|          10|           9|
    |add_ln148_fu_494_p2              |         +|   0|  0|  12|          12|           9|
    |add_ln151_fu_470_p2              |         +|   0|  0|  20|          15|          15|
    |add_ln160_fu_608_p2              |         +|   0|  0|  13|          10|           7|
    |add_ln163_fu_597_p2              |         +|   0|  0|  12|          12|          11|
    |add_ln166_fu_573_p2              |         +|   0|  0|  20|          15|          15|
    |ap_block_pp0_stage0_01001        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001        |       and|   0|  0|   2|           1|           1|
    |ap_condition_714                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_718                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_724                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_728                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_739                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_745                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_752                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_762                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_767                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op125_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op128_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op131_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op134_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op137_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op140_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op143_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op146_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op153_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op156_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op159_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op162_write_state2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln123_fu_373_p2             |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln126_fu_411_p2             |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln129_fu_417_p2             |      icmp|   0|  0|  13|          17|          13|
    |icmp_ln132_fu_423_p2             |      icmp|   0|  0|  13|          17|          14|
    |icmp_ln135_fu_429_p2             |      icmp|   0|  0|  13|          17|          15|
    |icmp_ln138_fu_435_p2             |      icmp|   0|  0|  13|          17|          15|
    |icmp_ln141_fu_441_p2             |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln144_fu_458_p2             |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln147_fu_464_p2             |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln156_fu_549_p2             |      icmp|   0|  0|  13|          17|          12|
    |icmp_ln159_fu_555_p2             |      icmp|   0|  0|  13|          17|          13|
    |icmp_ln162_fu_561_p2             |      icmp|   0|  0|  13|          17|          14|
    |icmp_ln165_fu_567_p2             |      icmp|   0|  0|  13|          17|          16|
    |ap_block_state2_io               |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 387|         388|         324|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   17|         34|
    |dst_buff_TDATA           |  48|          9|    8|         72|
    |dst_buff_TDATA_blk_n     |   9|          2|    1|          2|
    |i_1_fu_122               |   9|          2|   17|         34|
    |string_1_address0        |  14|          3|   10|         30|
    |string_2_1_address0      |  14|          3|   13|         39|
    |string_2_2_address0      |  14|          3|   13|         39|
    |string_2_3_address0      |  14|          3|   13|         39|
    |string_2_address0        |  14|          3|   13|         39|
    |string_pos_1_address0    |  14|          3|   12|         36|
    |string_pos_2_address0    |  14|          3|   12|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 191|         40|  131|        404|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_fu_122               |  17|   0|   17|          0|
    |icmp_ln129_reg_646       |   1|   0|    1|          0|
    |icmp_ln132_reg_650       |   1|   0|    1|          0|
    |icmp_ln135_reg_654       |   1|   0|    1|          0|
    |icmp_ln138_reg_658       |   1|   0|    1|          0|
    |icmp_ln141_reg_662       |   1|   0|    1|          0|
    |icmp_ln144_reg_666       |   1|   0|    1|          0|
    |icmp_ln147_reg_670       |   1|   0|    1|          0|
    |icmp_ln156_reg_729       |   1|   0|    1|          0|
    |icmp_ln159_reg_733       |   1|   0|    1|          0|
    |icmp_ln162_reg_737       |   1|   0|    1|          0|
    |icmp_ln165_reg_741       |   1|   0|    1|          0|
    |trunc_ln123_reg_638      |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  33|   0|   33|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_123_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_123_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_123_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_123_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_123_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_123_3|  return value|
|dst_buff_TREADY        |   in|    1|        axis|                       dst_buff|       pointer|
|dst_buff_TDATA         |  out|    8|        axis|                       dst_buff|       pointer|
|dst_buff_TVALID        |  out|    1|        axis|                       dst_buff|       pointer|
|int_1_address0         |  out|   13|   ap_memory|                          int_1|         array|
|int_1_ce0              |  out|    1|   ap_memory|                          int_1|         array|
|int_1_q0               |   in|    8|   ap_memory|                          int_1|         array|
|icmp_ln34_1            |   in|    1|     ap_none|                    icmp_ln34_1|        scalar|
|output_line_num        |   in|   17|     ap_none|                output_line_num|        scalar|
|int_2_address0         |  out|   13|   ap_memory|                          int_2|         array|
|int_2_ce0              |  out|    1|   ap_memory|                          int_2|         array|
|int_2_q0               |   in|    8|   ap_memory|                          int_2|         array|
|double_1_address0      |  out|   13|   ap_memory|                       double_1|         array|
|double_1_ce0           |  out|    1|   ap_memory|                       double_1|         array|
|double_1_q0            |   in|    8|   ap_memory|                       double_1|         array|
|double_2_address0      |  out|   13|   ap_memory|                       double_2|         array|
|double_2_ce0           |  out|    1|   ap_memory|                       double_2|         array|
|double_2_q0            |   in|    8|   ap_memory|                       double_2|         array|
|string_pos_1_address0  |  out|   12|   ap_memory|                   string_pos_1|         array|
|string_pos_1_ce0       |  out|    1|   ap_memory|                   string_pos_1|         array|
|string_pos_1_q0        |   in|    8|   ap_memory|                   string_pos_1|         array|
|string_1_address0      |  out|   10|   ap_memory|                       string_1|         array|
|string_1_ce0           |  out|    1|   ap_memory|                       string_1|         array|
|string_1_q0            |   in|    8|   ap_memory|                       string_1|         array|
|string_pos_2_address0  |  out|   12|   ap_memory|                   string_pos_2|         array|
|string_pos_2_ce0       |  out|    1|   ap_memory|                   string_pos_2|         array|
|string_pos_2_q0        |   in|    8|   ap_memory|                   string_pos_2|         array|
|string_2_address0      |  out|   13|   ap_memory|                       string_2|         array|
|string_2_ce0           |  out|    1|   ap_memory|                       string_2|         array|
|string_2_q0            |   in|    8|   ap_memory|                       string_2|         array|
|string_2_1_address0    |  out|   13|   ap_memory|                     string_2_1|         array|
|string_2_1_ce0         |  out|    1|   ap_memory|                     string_2_1|         array|
|string_2_1_q0          |   in|    8|   ap_memory|                     string_2_1|         array|
|string_2_2_address0    |  out|   13|   ap_memory|                     string_2_2|         array|
|string_2_2_ce0         |  out|    1|   ap_memory|                     string_2_2|         array|
|string_2_2_q0          |   in|    8|   ap_memory|                     string_2_2|         array|
|string_2_3_address0    |  out|   13|   ap_memory|                     string_2_3|         array|
|string_2_3_ce0         |  out|    1|   ap_memory|                     string_2_3|         array|
|string_2_3_q0          |   in|    8|   ap_memory|                     string_2_3|         array|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

