{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717698257070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717698257071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 15:24:17 2024 " "Processing started: Thu Jun  6 15:24:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717698257071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698257071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top1 -c top1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top1 -c top1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698257072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717698257304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717698257304 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "R_out detectorVerde.v(21) " "Verilog HDL error at detectorVerde.v(21): object R_out declared in a list of port declarations cannot be redeclared within the module body" {  } { { "detectorVerde.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/detectorVerde.v" 21 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1717698261630 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "G_out detectorVerde.v(21) " "Verilog HDL error at detectorVerde.v(21): object G_out declared in a list of port declarations cannot be redeclared within the module body" {  } { { "detectorVerde.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/detectorVerde.v" 21 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1717698261630 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "B_out detectorVerde.v(21) " "Verilog HDL error at detectorVerde.v(21): object B_out declared in a list of port declarations cannot be redeclared within the module body" {  } { { "detectorVerde.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/detectorVerde.v" 21 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1717698261630 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "detectorVerde.v(23) " "Verilog HDL information at detectorVerde.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "detectorVerde.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/detectorVerde.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717698261630 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "detectorVerde detectorVerde.v(1) " "Ignored design unit \"detectorVerde\" at detectorVerde.v(1) due to previous errors" {  } { { "detectorVerde.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/detectorVerde.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1717698261630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorVerde.v 0 0 " "Found 0 design units, including 0 entities, in source file detectorVerde.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698261632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top1.v(88) " "Verilog HDL warning at top1.v(88): extended using \"x\" or \"z\"" {  } { { "top1.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1717698261633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top1.v(89) " "Verilog HDL warning at top1.v(89): extended using \"x\" or \"z\"" {  } { { "top1.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1717698261633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top1.v(90) " "Verilog HDL warning at top1.v(90): extended using \"x\" or \"z\"" {  } { { "top1.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1717698261633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top1.v(91) " "Verilog HDL warning at top1.v(91): extended using \"x\" or \"z\"" {  } { { "top1.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1717698261633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top1.v 1 1 " "Found 1 design units, including 1 entities, in source file top1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top1 " "Found entity 1: top1" {  } { { "top1.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/top1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698261634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/framebuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698261635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261635 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "camera.v(33) " "Verilog HDL information at camera.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "camera.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/camera.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717698261636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera.v 1 1 " "Found 1 design units, including 1 entities, in source file camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "camera.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/camera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698261636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/ram2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698261638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698261639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL/PLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL/PLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698261640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga " "Found entity 1: pll_vga" {  } { { "pll_vga.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/pll_vga.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698261641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga/pll_vga_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_vga/pll_vga_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga_0002 " "Found entity 1: pll_vga_0002" {  } { { "pll_vga/pll_vga_0002.v" "" { Text "/home/ec2021-fra/ra232076/2024s1-mc613-projeto-seguimores-do-rodolfo/pll_vga/pll_vga_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717698261642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261642 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717698261712 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun  6 15:24:21 2024 " "Processing ended: Thu Jun  6 15:24:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717698261712 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717698261712 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717698261712 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261712 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717698261770 ""}
