# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2_part2.vhd" \
"../../../../lab2_part2_tb.vhd" \

# Do not sort compile order
nosort
