# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:24:34 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:24:34 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 15:24:34 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: jkff.v(3): Module 'jkl' is not defined.
# ** Error: jkff.v(4): Module 'jkl' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:25:15 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:25:15 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 15:24:34 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: jkff.v(3): Module 'jkl' is not defined.
# ** Error: jkff.v(4): Module 'jkl' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:26:24 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkl
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:26:24 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 15:24:34 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb(fast)
# Loading work.jkff(fast)
# Loading work.jkl(fast)
# rst=0 clk=0 j=x k=x Q=0 Qbar=1 time=0
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=10
# rst=1 clk=0 j=1 k=1 Q=0 Qbar=1 time=20
# rst=1 clk=1 j=1 k=1 Q=1 Qbar=0 time=30
# rst=1 clk=0 j=1 k=0 Q=1 Qbar=0 time=40
# rst=1 clk=1 j=1 k=1 Q=1 Qbar=0 time=50
# rst=1 clk=0 j=0 k=1 Q=1 Qbar=0 time=60
# rst=1 clk=1 j=1 k=0 Q=0 Qbar=1 time=70
# rst=1 clk=0 j=1 k=0 Q=0 Qbar=1 time=80
# rst=1 clk=1 j=1 k=0 Q=1 Qbar=0 time=90
# ** Note: $stop    : jkff.v(34)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at jkff.v line 34
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:27:36 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkl
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:27:36 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:27:42 on Sep 10,2025, Elapsed time: 0:03:08
# Errors: 4, Warnings: 0
# vsim tb 
# Start time: 15:27:42 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.jkff(fast)
# Loading work.jkl(fast)
# rst=0 clk=0 j=x k=x Q=0 Qbar=1 time=0
# rst=1 clk=1 j=x k=x Q=0 Qbar=1 time=10
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=17
# rst=1 clk=0 j=0 k=1 Q=0 Qbar=1 time=20
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=30
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=34
# rst=1 clk=0 j=1 k=1 Q=0 Qbar=1 time=40
# rst=1 clk=1 j=1 k=1 Q=1 Qbar=0 time=50
# rst=1 clk=0 j=1 k=1 Q=1 Qbar=0 time=60
# rst=1 clk=0 j=1 k=0 Q=1 Qbar=0 time=68
# rst=1 clk=1 j=1 k=0 Q=0 Qbar=1 time=70
# rst=1 clk=0 j=1 k=0 Q=0 Qbar=1 time=80
# rst=1 clk=0 j=1 k=1 Q=0 Qbar=1 time=85
# rst=1 clk=1 j=1 k=1 Q=1 Qbar=0 time=90
# ** Note: $stop    : jkff.v(35)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at jkff.v line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:30:47 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkl
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:30:47 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:30:48 on Sep 10,2025, Elapsed time: 0:03:06
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 15:30:49 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.jkff(fast)
# Loading work.jkl(fast)
# rst=0 clk=0 j=x k=x Q=0 Qbar=1 time=0
# rst=1 clk=1 j=x k=x Q=0 Qbar=1 time=10
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=17
# rst=1 clk=0 j=0 k=1 Q=0 Qbar=1 time=20
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=30
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=34
#############  Autofindloop Analysis  ###############
#############  Loop found at time 40 ns ###############
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 0
#     Source: jkff.v:4
#   Active process: /tb/gate/gate1/#ASSIGN#3 @ sub-iteration 0
#     Source: jkff.v:4
#     Driving net: /tb/gate/qbar from St0 to St1
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 1
#     Source: jkff.v:4
#   Active process: /tb/gate/gate1/#ASSIGN#3 @ sub-iteration 1
#     Source: jkff.v:4
#     Driving net: /tb/gate/qbar from St1 to St0
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 2
#     Source: jkff.v:4
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 40 ns.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:31:31 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkl
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:31:31 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:31:32 on Sep 10,2025, Elapsed time: 0:00:43
# Errors: 1, Warnings: 0
# vsim tb 
# Start time: 15:31:32 on Sep 10,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# Loading work.jkff(fast)
# Loading work.jkl(fast)
# rst=0 clk=0 j=x k=x Q=0 Qbar=1 time=0
# rst=1 clk=1 j=x k=x Q=0 Qbar=1 time=10
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=17
# rst=1 clk=0 j=0 k=1 Q=0 Qbar=1 time=20
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=30
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=34
#############  Autofindloop Analysis  ###############
#############  Loop found at time 40 ns ###############
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 0
#     Source: jkff.v:4
#   Active process: /tb/gate/gate1/#ASSIGN#3 @ sub-iteration 0
#     Source: jkff.v:4
#     Driving net: /tb/gate/qbar from St0 to St1
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 1
#     Source: jkff.v:4
#   Active process: /tb/gate/gate1/#ASSIGN#3 @ sub-iteration 1
#     Source: jkff.v:4
#     Driving net: /tb/gate/qbar from St1 to St0
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 2
#     Source: jkff.v:4
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 40 ns.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:32:45 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkl
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:32:45 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:32:46 on Sep 10,2025, Elapsed time: 0:01:14
# Errors: 1, Warnings: 0
# vsim tb 
# Start time: 15:32:46 on Sep 10,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# Loading work.jkff(fast)
# Loading work.jkl(fast)
# rst=0 clk=0 j=x k=x Q=0 Qbar=1 time=0
# rst=1 clk=1 j=x k=x Q=0 Qbar=1 time=10
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=17
# rst=1 clk=0 j=0 k=1 Q=0 Qbar=1 time=20
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=30
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=34
#############  Autofindloop Analysis  ###############
#############  Loop found at time 40 ns ###############
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 0
#     Source: jkff.v:4
#   Active process: /tb/gate/gate1/#ASSIGN#3 @ sub-iteration 0
#     Source: jkff.v:4
#     Driving net: /tb/gate/qbar from St0 to St1
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 1
#     Source: jkff.v:4
#   Active process: /tb/gate/gate1/#ASSIGN#3 @ sub-iteration 1
#     Source: jkff.v:4
#     Driving net: /tb/gate/qbar from St1 to St0
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 2
#     Source: jkff.v:4
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 40 ns.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:35:27 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkl
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:35:27 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:35:28 on Sep 10,2025, Elapsed time: 0:02:42
# Errors: 1, Warnings: 0
# vsim tb 
# Start time: 15:35:28 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.jkff(fast)
# Loading work.jkl(fast)
# rst=0 clk=0 j=x k=x Q=0 Qbar=1 time=0
# rst=1 clk=1 j=x k=x Q=0 Qbar=1 time=10
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=17
# rst=1 clk=0 j=0 k=1 Q=0 Qbar=1 time=20
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=30
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=34
# rst=1 clk=0 j=1 k=1 Q=0 Qbar=1 time=40
# rst=1 clk=1 j=1 k=1 Q=1 Qbar=0 time=50
# rst=1 clk=0 j=1 k=1 Q=1 Qbar=0 time=60
# rst=1 clk=0 j=1 k=0 Q=1 Qbar=0 time=68
# rst=1 clk=1 j=1 k=0 Q=1 Qbar=0 time=70
# rst=1 clk=0 j=1 k=0 Q=1 Qbar=0 time=80
# rst=1 clk=0 j=1 k=1 Q=1 Qbar=0 time=85
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=90
# ** Note: $stop    : jkff.v(35)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at jkff.v line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:36:43 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkl
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:36:44 on Sep 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:36:45 on Sep 10,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 15:36:45 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.jkff(fast)
# Loading work.jkl(fast)
# rst=0 clk=0 j=x k=x Q=0 Qbar=1 time=0
# rst=1 clk=1 j=x k=x Q=0 Qbar=1 time=10
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=17
# rst=1 clk=0 j=0 k=1 Q=0 Qbar=1 time=20
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=30
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=34
#############  Autofindloop Analysis  ###############
#############  Loop found at time 40 ns ###############
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 0
#     Source: jkff.v:4
#   Active process: /tb/gate/gate1/#ASSIGN#3 @ sub-iteration 0
#     Source: jkff.v:4
#     Driving net: /tb/gate/qbar from St0 to St1
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 1
#     Source: jkff.v:4
#   Active process: /tb/gate/gate1/#ASSIGN#3 @ sub-iteration 1
#     Source: jkff.v:4
#     Driving net: /tb/gate/qbar from St1 to St0
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 2
#     Source: jkff.v:4
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 40 ns.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:37:19 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkl
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:37:19 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:37:21 on Sep 10,2025, Elapsed time: 0:00:36
# Errors: 1, Warnings: 0
# vsim tb 
# Start time: 15:37:21 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.jkff(fast)
# Loading work.jkl(fast)
# rst=0 clk=0 j=x k=x Q=0 Qbar=1 time=0
# rst=1 clk=1 j=x k=x Q=0 Qbar=1 time=10
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=17
# rst=1 clk=0 j=0 k=1 Q=0 Qbar=1 time=20
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=30
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=34
# rst=1 clk=0 j=1 k=1 Q=0 Qbar=1 time=40
# rst=1 clk=1 j=1 k=1 Q=1 Qbar=0 time=50
# rst=1 clk=0 j=1 k=1 Q=1 Qbar=0 time=60
# rst=1 clk=0 j=1 k=0 Q=1 Qbar=0 time=68
# rst=1 clk=1 j=1 k=0 Q=1 Qbar=0 time=70
# rst=1 clk=0 j=1 k=0 Q=1 Qbar=0 time=80
# rst=1 clk=0 j=1 k=1 Q=1 Qbar=0 time=85
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=90
# ** Note: $stop    : jkff.v(35)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at jkff.v line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:38:22 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkl
# ** Error: (vlog-13069) ** while parsing file included at jkff.v(1)
# ** at jkl.v(3): near "<=": syntax error, unexpected <=.
# -- Compiling module jkff
# ** Error (suppressible): jkff.v(2): (vlog-2388) 'clk' already declared in this scope (jkff).
# ** Error (suppressible): jkff.v(2): (vlog-2388) 'rst' already declared in this scope (jkff).
# ** Error (suppressible): jkff.v(2): (vlog-2388) 'j' already declared in this scope (jkff).
# ** Error (suppressible): jkff.v(2): (vlog-2388) 'k' already declared in this scope (jkff).
# ** Error (suppressible): jkff.v(2): (vlog-2388) 'Q' already declared in this scope (jkff).
# ** Error (suppressible): jkff.v(2): (vlog-2388) 'Qbar' already declared in this scope (jkff).
# -- Compiling module tb
# End time: 15:38:22 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog jkff.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:40:38 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkl
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:40:38 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:40:39 on Sep 10,2025, Elapsed time: 0:03:18
# Errors: 4, Warnings: 0
# vsim tb 
# Start time: 15:40:39 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.jkff(fast)
# Loading work.jkl(fast)
# rst=0 clk=0 j=x k=x Q=0 Qbar=1 time=0
# rst=1 clk=1 j=x k=x Q=0 Qbar=1 time=10
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=17
# rst=1 clk=0 j=0 k=1 Q=0 Qbar=1 time=20
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=30
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=34
#############  Autofindloop Analysis  ###############
#############  Loop found at time 40 ns ###############
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 0
#     Source: jkff.v:4
#   Active process: /tb/gate/gate1/#ASSIGN#3 @ sub-iteration 0
#     Source: jkff.v:4
#     Driving net: /tb/gate/qbar from St0 to St1
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 1
#     Source: jkff.v:4
#   Active process: /tb/gate/gate1/#ASSIGN#3 @ sub-iteration 1
#     Source: jkff.v:4
#     Driving net: /tb/gate/qbar from St1 to St0
#   Active process: /tb/gate/gate1/#IMPLICIT-WIRE(q)#4 @ sub-iteration 2
#     Source: jkff.v:4
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 40 ns.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:52:16 on Sep 10,2025
# vlog -reportprogress 300 jkff.v "+acc" 
# -- Compiling module jkl
# -- Compiling module jkff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:52:16 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:52:17 on Sep 10,2025, Elapsed time: 0:11:38
# Errors: 1, Warnings: 0
# vsim tb 
# Start time: 15:52:17 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.jkff(fast)
# Loading work.jkl(fast)
# rst=0 clk=0 j=x k=x Q=0 Qbar=1 time=0
# rst=1 clk=1 j=x k=x Q=0 Qbar=1 time=10
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=17
# rst=1 clk=0 j=0 k=1 Q=0 Qbar=1 time=20
# rst=1 clk=1 j=0 k=1 Q=0 Qbar=1 time=30
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=34
# rst=1 clk=0 j=1 k=1 Q=0 Qbar=1 time=40
# rst=1 clk=1 j=1 k=1 Q=1 Qbar=0 time=50
# rst=1 clk=0 j=1 k=1 Q=1 Qbar=0 time=60
# rst=1 clk=0 j=1 k=0 Q=1 Qbar=0 time=68
# rst=1 clk=1 j=1 k=0 Q=1 Qbar=0 time=70
# rst=1 clk=0 j=1 k=0 Q=1 Qbar=0 time=80
# rst=1 clk=0 j=1 k=1 Q=1 Qbar=0 time=85
# rst=1 clk=1 j=1 k=1 Q=0 Qbar=1 time=90
# ** Note: $stop    : jkff.v(35)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at jkff.v line 35
# End time: 15:52:27 on Sep 10,2025, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
