INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/circuit/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/io/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/study/verilog/second/CPU/verilog/io/Counter.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/io/FPGADigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGADigit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/OR_GATE_15_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_15_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/OR_GATE_20_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_20_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/OR_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/plexers/Priority_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/memory/RAM_DATAPLACE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_DATAPLACE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/memory/ROM_IRPLACE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_IRPLACE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/circuit/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/circuit/controlcompute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlcompute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/circuit/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/circuit/controlsignal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlsignal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/io/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/io/display_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/circuit/regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/verilog/io/sevenseg_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/verilog/second/CPU/mips_cpu/mips_cpu.srcs/sim_1/new/detail_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detail_tb
