<p><span style="font-size: medium; font-family: arial,helvetica,sans-serif; color: #000000;">To build an FSM that would detect the pattern 101 that has arrived over past 3 clock cycles, one bit a time, over a single bit input port</span>&nbsp; </p>
<p></p>
<p><span style="font-family: arial,helvetica,sans-serif; color: #000000;"> <strong><span style="font-size: large;">Objective:-</span></strong></span></p>
<p></p>
<p style="margin-bottom: 0cm;"><span style="font-family: arial,helvetica,sans-serif; font-size: medium; color: #333333;"> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 1. Describe the hardware using Verilog/VHDL and verify the results through simulation. </span></p>
<p></p>
<p></p>
<p style="margin-bottom: 0cm;"><span style="font-family: arial,helvetica,sans-serif; font-size: medium; color: #333333;"> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 2. Study the hardware design and identify the individual components in the RTL design</span></p>