git clone --depth 1 --no-tags https://github.com/salsina/ARM-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386584415
git clone --depth 1 --no-tags https://github.com/lakshita14/Digital-Communication-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387109281
git clone --depth 1 --no-tags https://github.com/JoshTheAggie/gba_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392113524
git clone --depth 1 --no-tags https://github.com/sifferman/find_first_set.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390873643
git clone --depth 1 --no-tags https://github.com/warpmatrix/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394138289
git clone --depth 1 --no-tags https://github.com/brennanmk/OvenSimulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388857140
git clone --depth 1 --no-tags https://github.com/AryaCherukuri/fpga_camera_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385481824
git clone --depth 1 --no-tags https://github.com/General-debug/Flappy-Bird-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387844255
git clone --depth 1 --no-tags https://github.com/leilibrk/Smart-Home-Management-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391115112
git clone --depth 1 --no-tags https://github.com/crazytycoon/ftdi-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387067704
git clone --depth 1 --no-tags https://github.com/FPGAsm/fpgasm-xc3s200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388612680
git clone --depth 1 --no-tags https://github.com/Mati1976/MojoStopWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388475489
git clone --depth 1 --no-tags https://github.com/Penchal9959/FSM-SEQUENCE-DETECTOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395164329
git clone --depth 1 --no-tags https://github.com/mfkiwl/verilog-advanced-synthesis-cookbook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393495954
git clone --depth 1 --no-tags https://github.com/lingbai-kong/FPGA-lathe-simulation-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389286621
git clone --depth 1 --no-tags https://github.com/gopessoa/project-CPUx32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388293918
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Jackal_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389482430
git clone --depth 1 --no-tags https://github.com/ShaheerSajid/RV32_with_MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391129834
git clone --depth 1 --no-tags https://github.com/DenizRumet/BCDcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390996737
git clone --depth 1 --no-tags https://github.com/thanh-cnguyen/N-bit-rotator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385118780
git clone --depth 1 --no-tags https://github.com/Prashant43226/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387000422
git clone --depth 1 --no-tags https://github.com/mnmhdanas/Serial-IN-Parallel-OUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389137533
git clone --depth 1 --no-tags https://github.com/vrajpatel001/Mathematical-Series-Generation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391969032
git clone --depth 1 --no-tags https://github.com/ksooryakrishna1/eSIM_Marathon_Stage3_12bit_Adder_Design_Using_CLA_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395584307
git clone --depth 1 --no-tags https://github.com/tim8557/ADC__MCP3008__SPI__FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385648400
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKassem/PCI_Slave_Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387305239
git clone --depth 1 --no-tags https://github.com/zixuanweeei/fpga-vga-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387199932
git clone --depth 1 --no-tags https://github.com/Niveddita/Array-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388414683
git clone --depth 1 --no-tags https://github.com/ThreeCatsLoveFish/VE370.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393630826
git clone --depth 1 --no-tags https://github.com/krithik1008/FPGA_BOT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395728923
git clone --depth 1 --no-tags https://github.com/debtanu09/ee705-floating-point-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396296767
git clone --depth 1 --no-tags https://github.com/12562/ECS-812.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389188447
git clone --depth 1 --no-tags https://github.com/thummala-sathvika/Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387843882
git clone --depth 1 --no-tags https://github.com/bimal-parajuli/dld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385696513
git clone --depth 1 --no-tags https://github.com/thummala-sathvika/FSM_state.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387860479
git clone --depth 1 --no-tags https://github.com/mtootoonchi/Morse-Code-Terminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390975229
git clone --depth 1 --no-tags https://github.com/sven0601/ddr3_ip_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393645319
git clone --depth 1 --no-tags https://github.com/YUZehuiIC/Flip-Flops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389701671
git clone --depth 1 --no-tags https://github.com/SuhailAhamed2000/MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389124939
git clone --depth 1 --no-tags https://github.com/mnmhdanas/Serial-IN-Serial-OUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389136436
git clone --depth 1 --no-tags https://github.com/mnmhdanas/Parallel-IN-Serial-OUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389138201
git clone --depth 1 --no-tags https://github.com/YUZehuiIC/Game-Connect-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389702955
git clone --depth 1 --no-tags https://github.com/andy155224/PIC16F1826.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385681782
git clone --depth 1 --no-tags https://github.com/HITsz-ZirconMIPS/CPU-_2021_7_19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387363241
git clone --depth 1 --no-tags https://github.com/thummala-sathvika/d_flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387849891
git clone --depth 1 --no-tags https://github.com/K-Suneel-kumar/BrentKung-Adder-16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395716693
git clone --depth 1 --no-tags https://github.com/Penchal9959/DATAPATH-CONTROLPATH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395166740
git clone --depth 1 --no-tags https://github.com/tim8557/TOF10210__UART__FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389024663
git clone --depth 1 --no-tags https://github.com/YUZehuiIC/Matrix-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389702417
git clone --depth 1 --no-tags https://github.com/TCopcutt/ELEC5552-Team-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389838084
git clone --depth 1 --no-tags https://github.com/omiya2106/SABiNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391154179
git clone --depth 1 --no-tags https://github.com/pathces-gone/16bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391814767
git clone --depth 1 --no-tags https://github.com/RodolfoPAraujo/First-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393379881
git clone --depth 1 --no-tags https://github.com/DrYanPhD/ADC-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388570392
git clone --depth 1 --no-tags https://github.com/josephjeevan/Brent-Kung-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389359718
git clone --depth 1 --no-tags https://github.com/shubhi704/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385710342
git clone --depth 1 --no-tags https://github.com/ethan12377/Pipelined_MIPS_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392525994
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-IronHorse_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389482359
git clone --depth 1 --no-tags https://github.com/mnmhdanas/Parallel-Adder-subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391959901
git clone --depth 1 --no-tags https://github.com/RishabhAdiga/Computer-Organisation-Assignments-EE2003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391822388
git clone --depth 1 --no-tags https://github.com/8G6/HDL-Full_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386654708
git clone --depth 1 --no-tags https://github.com/jagrat7/Verilog-and-VHDL-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386526864
git clone --depth 1 --no-tags https://github.com/DaimonG/StandardCellManualLayout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387654004
git clone --depth 1 --no-tags https://github.com/jamesbowman/xpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389169018
git clone --depth 1 --no-tags https://github.com/raghuttamh/fourierTransform_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393600580
git clone --depth 1 --no-tags https://github.com/chenxl03/A-MOA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392058796
git clone --depth 1 --no-tags https://github.com/sventhijssen/compact.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394111788
git clone --depth 1 --no-tags https://github.com/lewzs97/milestone6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387161922
git clone --depth 1 --no-tags https://github.com/thummala-sathvika/ram_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387857536
git clone --depth 1 --no-tags https://github.com/deepsita/mythcore_synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391369546
git clone --depth 1 --no-tags https://github.com/dorbs35/Computer-Architectures-Systolic-Array-Verilog-Altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392011837
git clone --depth 1 --no-tags https://github.com/siglabsoss/expresso.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385080408
git clone --depth 1 --no-tags https://github.com/MidlaneBro/2019Spring_NTUEE_Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387455077
git clone --depth 1 --no-tags https://github.com/a200556220407/0847.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385147667
git clone --depth 1 --no-tags https://github.com/mishkat29/Digital_Circuit_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385501313
git clone --depth 1 --no-tags https://github.com/cjh980402/Verilog-Rhythm-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385632945
git clone --depth 1 --no-tags https://github.com/NobleTomas/Simulation-Clock-with-alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385715895
git clone --depth 1 --no-tags https://github.com/dngtuankiet/aes_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385877920
git clone --depth 1 --no-tags https://github.com/mrdiogodias/zipcpu_axi_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385308973
git clone --depth 1 --no-tags https://github.com/smmzhang/FPGA-4st-A-0318.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385799868
git clone --depth 1 --no-tags https://github.com/mihirvora04/MIPS-Pipelined_Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390961494
git clone --depth 1 --no-tags https://github.com/asqwased/super-couscous.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390643384
git clone --depth 1 --no-tags https://github.com/DenizRumet/UART_parity.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391832333
git clone --depth 1 --no-tags https://github.com/finn1y/StopWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393115956
git clone --depth 1 --no-tags https://github.com/MasterNomi/Verilog_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390209857
git clone --depth 1 --no-tags https://github.com/Mayb11/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390685840
git clone --depth 1 --no-tags https://github.com/flockeyrocks/morse-code-terminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392847463
git clone --depth 1 --no-tags https://github.com/snyder-verilog/morse-code-terminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392850183
git clone --depth 1 --no-tags https://github.com/andrewstadams/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387049517
git clone --depth 1 --no-tags https://github.com/mfkiwl/MimasA7-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387495704
git clone --depth 1 --no-tags https://github.com/PiotrChmura2/SP-21-ECE3300-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387779169
git clone --depth 1 --no-tags https://github.com/naidutangi7/Asynchrounous-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394309964
git clone --depth 1 --no-tags https://github.com/kshitijandmojo/SoP_Kshitij.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394933448
git clone --depth 1 --no-tags https://github.com/Khalique13/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393999632
git clone --depth 1 --no-tags https://github.com/SkyRain97/sobel_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393843024
git clone --depth 1 --no-tags https://github.com/mio-19/miniAnn.sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395594799
git clone --depth 1 --no-tags https://github.com/kankanas25/Processor-Design_RISC-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395955027
git clone --depth 1 --no-tags https://github.com/SanjeevaKola/APB-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396079960
git clone --depth 1 --no-tags https://github.com/monuo2021/noteFuxi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390970367
