Verilator Tree Dump (format 0x3900) from <e20933> to <e26116>
     NETLIST 0x55b3a99ccf80 <e1> {a0}
    1: MODULE 0x55b3a9c0f070 <e19388> {c5}  TOP  L1 [P]
    1:1: CELLINLINE 0x55b3a9d30aa0 <e22673#> {c5}  mips_cpu -> mips_cpu
    1:1: CELLINLINE 0x55b3a9caf2a0 <e22675#> {c145}  mips_cpu__DOT__register_file -> Register_File
    1:1: CELLINLINE 0x55b3a9caf3b0 <e22677#> {c160}  mips_cpu__DOT__pc -> Program_Counter
    1:1: CELLINLINE 0x55b3a9caf4c0 <e22679#> {c167}  mips_cpu__DOT__plus_four_adder -> Adder
    1:1: CELLINLINE 0x55b3a9caf5d0 <e22681#> {c173}  mips_cpu__DOT__program_counter_multiplexer -> MUX_2INPUT
    1:1: CELLINLINE 0x55b3a9caf6e0 <e22683#> {c180}  mips_cpu__DOT__fetch_decode_register -> Fetch_Decode_Register
    1:1: CELLINLINE 0x55b3a9caf7f0 <e22685#> {c190}  mips_cpu__DOT__control_unit -> Control_Unit
    1:1: CELLINLINE 0x55b3a9caf900 <e22687#> {c202}  mips_cpu__DOT__register_file_output_A_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x55b3a9cafa10 <e22689#> {c210}  mips_cpu__DOT__register_file_output_B_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x55b3a9cafb20 <e22691#> {c218}  mips_cpu__DOT__reg_output_comparator -> Equal_Comparator
    1:1: CELLINLINE 0x55b3a9cafc30 <e22693#> {c224}  mips_cpu__DOT__program_counter_source_and_gate_decode -> And_Gate
    1:1: CELLINLINE 0x55b3a9cafd40 <e22695#> {c230}  mips_cpu__DOT__sign_extender_decode -> Sign_Extension
    1:1: CELLINLINE 0x55b3a9cafe50 <e22697#> {c235}  mips_cpu__DOT__shifter_decode -> Left_Shift
    1:1: CELLINLINE 0x55b3a9caff60 <e22699#> {c240}  mips_cpu__DOT__adder_decode -> Adder
    1:1: CELLINLINE 0x55b3a9cb0070 <e22701#> {c246}  mips_cpu__DOT__decode_execute_register -> Decode_Execute_Register
    1:1: CELLINLINE 0x55b3a9cb0180 <e22703#> {c279}  mips_cpu__DOT__write_register_execute_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x55b3a9cb0290 <e22705#> {c286}  mips_cpu__DOT__register_file_output_A_execute_mux -> MUX_4INPUT
    1:1: CELLINLINE 0x55b3a9cb03a0 <e22707#> {c296}  mips_cpu__DOT__register_file_output_B_execute_mux -> MUX_4INPUT
    1:1: CELLINLINE 0x55b3a9cb04b0 <e22709#> {c306}  mips_cpu__DOT__source_B_ALU_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x55b3a9cb05c0 <e22711#> {c314}  mips_cpu__DOT__alu -> ALU
    1:1: CELLINLINE 0x55b3a9cb06d0 <e22713#> {c324}  mips_cpu__DOT__execute_memory_register -> Execute_Memory_Register
    1:1: CELLINLINE 0x55b3a9cb07e0 <e22715#> {c350}  mips_cpu__DOT__memory_writeback_register -> Memory_Writeback_Register
    1:1: CELLINLINE 0x55b3a9cb08f0 <e22717#> {c372}  mips_cpu__DOT__writeback_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x55b3a9cb0a00 <e22719#> {c378}  mips_cpu__DOT__hazard_unit -> Hazard_Unit
    1:2: VAR 0x55b3a9c0f260 <e19392> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c0f500 <e19397> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c0f8a0 <e19403> {c9} @dt=0x55b3a99e1a00@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c0fc40 <e19409> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c0ffe0 <e19415> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c10380 <e19421> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c10720 <e19427> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c10ac0 <e19433> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c10e60 <e19439> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c11200 <e19445> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c115a0 <e19451> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c11940 <e19457> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: ASSIGNALIAS 0x55b3a9d31230 <e22728#> {c6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d31110 <e22725#> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [RV] <- VAR 0x55b3a9c0f260 <e19392> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d30ff0 <e22726#> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [LV] => VAR 0x55b3a9cb0b10 <e22829#> {c6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55b3a9d31530 <e22737#> {c8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d31410 <e22734#> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset [RV] <- VAR 0x55b3a9c0f500 <e19397> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d312f0 <e22735#> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset [LV] => VAR 0x55b3a9cb0c90 <e17063> {c8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55b3a9d31860 <e22746#> {c9} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d31740 <e22743#> {c9} @dt=0x55b3a99e1a00@(G/w1)  active [RV] <- VAR 0x55b3a9c0f8a0 <e19403> {c9} @dt=0x55b3a99e1a00@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d31620 <e22744#> {c9} @dt=0x55b3a99e1a00@(G/w1)  active [LV] => VAR 0x55b3a9cb0e10 <e17064> {c9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__active PORT
    1:2: ASSIGNALIAS 0x55b3a9d31b90 <e22755#> {c10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d31a70 <e22752#> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [RV] <- VAR 0x55b3a9c0fc40 <e19409> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d31950 <e22753#> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [LV] => VAR 0x55b3a9cb0f90 <e15840> {c10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_v0 PORT
    1:2: ASSIGNALIAS 0x55b3a9d31ec0 <e22764#> {c13} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d31da0 <e22761#> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [RV] <- VAR 0x55b3a9c0ffe0 <e19415> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d31c80 <e22762#> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [LV] => VAR 0x55b3a9cb1110 <e17065> {c13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__clk_enable PORT
    1:2: ASSIGNALIAS 0x55b3a9d321f0 <e22773#> {c16} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d320d0 <e22770#> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [RV] <- VAR 0x55b3a9c10380 <e19421> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d31fb0 <e22771#> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [LV] => VAR 0x55b3a9cb1290 <e17066> {c16} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instr_address PORT
    1:2: ASSIGNALIAS 0x55b3a9d32520 <e22782#> {c17} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d32400 <e22779#> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [RV] <- VAR 0x55b3a9c10720 <e19427> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d322e0 <e22780#> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [LV] => VAR 0x55b3a9cb1410 <e17067> {c17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instr_readdata PORT
    1:2: ASSIGNALIAS 0x55b3a9d32850 <e22791#> {c20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d32730 <e22788#> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [RV] <- VAR 0x55b3a9c10ac0 <e19433> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d32610 <e22789#> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [LV] => VAR 0x55b3a9cb1590 <e17068> {c20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__data_address PORT
    1:2: ASSIGNALIAS 0x55b3a9d32b80 <e22800#> {c21} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d32a60 <e22797#> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [RV] <- VAR 0x55b3a9c10e60 <e19439> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d32940 <e22798#> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [LV] => VAR 0x55b3a9cb1710 <e17069> {c21} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__data_write PORT
    1:2: ASSIGNALIAS 0x55b3a9d32eb0 <e22809#> {c22} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d32d90 <e22806#> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [RV] <- VAR 0x55b3a9c11200 <e19445> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d32c70 <e22807#> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [LV] => VAR 0x55b3a9cb1890 <e17070> {c22} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__data_read PORT
    1:2: ASSIGNALIAS 0x55b3a9d331e0 <e22818#> {c23} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d330c0 <e22815#> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [RV] <- VAR 0x55b3a9c115a0 <e19451> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d32fa0 <e22816#> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [LV] => VAR 0x55b3a9cb1b80 <e17071> {c23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__data_writedata PORT
    1:2: ASSIGNALIAS 0x55b3a9d33510 <e22827#> {c24} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d333f0 <e22824#> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [RV] <- VAR 0x55b3a9c11940 <e19457> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55b3a9d332d0 <e22825#> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [LV] => VAR 0x55b3a9cb1d00 <e17072> {c24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__data_readdata PORT
    1:2: VAR 0x55b3a9cb0b10 <e22829#> {c6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__clk PORT
    1:2: VAR 0x55b3a9cb0c90 <e17063> {c8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__reset PORT
    1:2: VAR 0x55b3a9cb0e10 <e17064> {c9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__active PORT
    1:2: VAR 0x55b3a9cb0f90 <e15840> {c10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_v0 PORT
    1:2: VAR 0x55b3a9cb1110 <e17065> {c13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__clk_enable PORT
    1:2: VAR 0x55b3a9cb1290 <e17066> {c16} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instr_address PORT
    1:2: VAR 0x55b3a9cb1410 <e17067> {c17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instr_readdata PORT
    1:2: VAR 0x55b3a9cb1590 <e17068> {c20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__data_address PORT
    1:2: VAR 0x55b3a9cb1710 <e17069> {c21} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__data_write PORT
    1:2: VAR 0x55b3a9cb1890 <e17070> {c22} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__data_read PORT
    1:2:3: CONST 0x55b3a9cb1a10 <e20056> {c139} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2: VAR 0x55b3a9cb1b80 <e17071> {c23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__data_writedata PORT
    1:2: VAR 0x55b3a9cb1d00 <e17072> {c24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__data_readdata PORT
    1:2: VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2: VAR 0x55b3a9cb2000 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2: VAR 0x55b3a9cb2180 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2: VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: VAR 0x55b3a9cb2480 <e17077> {c35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2: VAR 0x55b3a9cb2600 <e17078> {c36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2: VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2: VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2: VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2: VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2: VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2: VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2: VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2: VAR 0x55b3a9cb3380 <e17087> {c46} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2: VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2: VAR 0x55b3a9cb3680 <e17088> {c52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2: VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2: VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x55b3a9cb3b00 <e15994> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2: VAR 0x55b3a9cb3c80 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2: ASSIGNW 0x55b3a9cb3e00 <e16009> {c57} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9cb3ec0 <e17103> {c57} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9cb3f90 <e17092> {c57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9cb40b0 <e16050> {c57} @dt=0x55b3a9bef7e0@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55b3a9cb4220 <e17102> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9cb4390 <e16008> {c57} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_1 [LV] => VAR 0x55b3a9cb3b00 <e15994> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2: ASSIGNW 0x55b3a9cb44b0 <e17117> {c58} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9cb4570 <e17115> {c58} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9cb4640 <e17104> {c58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9cb4760 <e16097> {c58} @dt=0x55b3a9bef7e0@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55b3a9cb48d0 <e17114> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9cb4a40 <e17116> {c58} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode [LV] => VAR 0x55b3a9cb3c80 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2: VAR 0x55b3a9cb4b60 <e17118> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2: VAR 0x55b3a9cb4ce0 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2: ASSIGNW 0x55b3a9cb4e60 <e17133> {c60} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9cb4f20 <e17131> {c60} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9cb4ff0 <e17120> {c60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9cb5110 <e16160> {c60} @dt=0x55b3a9bef7e0@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55b3a9cb5280 <e17130> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9cb53f0 <e17132> {c60} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_2 [LV] => VAR 0x55b3a9cb4b60 <e17118> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2: ASSIGNW 0x55b3a9cb5510 <e17147> {c61} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9cb55d0 <e17145> {c61} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9cb56a0 <e17134> {c61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9cb57c0 <e16207> {c61} @dt=0x55b3a9bef7e0@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55b3a9cb5930 <e17144> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9cb5aa0 <e17146> {c61} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode [LV] => VAR 0x55b3a9cb4ce0 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2: VAR 0x55b3a9cb5bc0 <e17148> {c62} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2: ASSIGNW 0x55b3a9cb5d40 <e17162> {c63} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9cb5e00 <e17160> {c63} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9cb5ed0 <e17149> {c63} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9cb5ff0 <e16262> {c63} @dt=0x55b3a9bef7e0@(G/sw5)  5'hb
    1:2:1:3: CONST 0x55b3a9cb6160 <e17159> {c63} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9cb62d0 <e17161> {c63} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_decode [LV] => VAR 0x55b3a9cb5bc0 <e17148> {c62} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2: VAR 0x55b3a9cb63f0 <e16269> {c64} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2: ASSIGNW 0x55b3a9cb6570 <e16276> {c65} @dt=0x55b3a9a1a380@(G/w16)
    1:2:1: SEL 0x55b3a9cb6630 <e17174> {c65} @dt=0x55b3a9a1a380@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9cb6700 <e17163> {c65} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9cb6820 <e16317> {c65} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:1:3: CONST 0x55b3a9cb6990 <e17173> {c65} @dt=0x55b3a99ffb00@(G/w32)  32'h10
    1:2:2: VARREF 0x55b3a9cb6b00 <e16275> {c65} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu__DOT__immediate [LV] => VAR 0x55b3a9cb63f0 <e16269> {c64} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2: VAR 0x55b3a9cb6c20 <e17175> {c67} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2: VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x55b3a9cb70a0 <e17178> {c70} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2: VAR 0x55b3a9cb7220 <e17179> {c71} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2: VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2: VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2: VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2: VAR 0x55b3a9cb7820 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2: VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2: VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2: VAR 0x55b3a9cb7e20 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2: VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2: VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2: VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2: VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2: VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2: VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2: VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2: VAR 0x55b3a9cb8a20 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x55b3a9cb8ba0 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2: VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2: VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2: VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2: VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2: VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2: VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2: VAR 0x55b3a9cb97a0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2: VAR 0x55b3a9cb9920 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2: VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2: VAR 0x55b3a9cb9c20 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x55b3a9cb9da0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x55b3a9cb9f20 <e17209> {c109} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2: VAR 0x55b3a9cba0a0 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2: VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2: VAR 0x55b3a9cba3a0 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2: VAR 0x55b3a9cba520 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2: VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2: VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x55b3a9cbaca0 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2: VAR 0x55b3a9cbae20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2: VAR 0x55b3a9cbafa0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2: VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2: VAR 0x55b3a9cbb2a0 <e17222> {c128} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2: VAR 0x55b3a9cbb420 <e17223> {c129} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2: VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2: VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2: VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2: ASSIGNW 0x55b3a9cbba20 <e17228> {c135} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cbbae0 <e17226> {c135} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [RV] <- VAR 0x55b3a9c11940 <e19457> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55b3a9cbbc00 <e17227> {c135} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_memory [LV] => VAR 0x55b3a9cb9f20 <e17209> {c109} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2: ASSIGNW 0x55b3a9cbbd20 <e17231> {c136} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cbbde0 <e17229> {c136} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55b3a9cbbf00 <e17230> {c136} @dt=0x55b3a99ffb00@(G/w32)  data_address [LV] => VAR 0x55b3a9c10ac0 <e19433> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x55b3a9cbc020 <e17234> {c137} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cbc0e0 <e17232> {c137} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55b3a9cba0a0 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2: VARREF 0x55b3a9cbc200 <e17233> {c137} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [LV] => VAR 0x55b3a9c115a0 <e19451> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x55b3a9cbc320 <e17237> {c138} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cbc3e0 <e17235> {c138} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55b3a9cb97a0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2: VARREF 0x55b3a9cbc500 <e17236> {c138} @dt=0x55b3a99e1a00@(G/w1)  data_write [LV] => VAR 0x55b3a9c10e60 <e19439> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x55b3a9cbc620 <e17243> {c142} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cbc6e0 <e17241> {c142} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x55b3a9cbc800 <e17242> {c142} @dt=0x55b3a99ffb00@(G/w32)  instr_address [LV] => VAR 0x55b3a9c10380 <e19421> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x55b3a9cbc920 <e17246> {c143} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cbc9e0 <e17244> {c143} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [RV] <- VAR 0x55b3a9c10720 <e19427> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55b3a9cbcb00 <e17245> {c143} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_fetch [LV] => VAR 0x55b3a9cb2600 <e17078> {c36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2: ASSIGNW 0x55b3a9cbcc20 <e17431> {c402} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: AND 0x55b3a9cbcce0 <e20064> {c402} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1: VARREF 0x55b3a9cbcda0 <e20060> {c402} @dt=0x55b3a99e1a00@(G/w1)  clk [RV] <- VAR 0x55b3a9c0f260 <e19392> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1:2: VARREF 0x55b3a9cbcec0 <e20061> {c402} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [RV] <- VAR 0x55b3a9c0ffe0 <e19415> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55b3a9cbcfe0 <e17430> {c402} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [LV] => VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2: INITIAL 0x55b3a9cbd100 <e20052> {c139}
    1:2:1: ASSIGN 0x55b3a9cbd1c0 <e20050> {c139} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1: CONST 0x55b3a9cbd280 <e20048> {c139} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:1:2: VARREF 0x55b3a9cbd3f0 <e20049> {c139} @dt=0x55b3a99e1a00@(G/w1)  data_read [LV] => VAR 0x55b3a9c11200 <e19445> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: ASSIGNALIAS 0x55b3a9cbd510 <e20943#> {n3} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cbd5d0 <e20940#> {n3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x55b3a9cbd6f0 <e20941#> {n3} @dt=0x55b3a99e1a00@(G/w1)  register_file__DOT__clk [LV] => VAR 0x55b3a9cbfc60 <e21055#> {n3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__clk PORT
    1:2: ASSIGNW 0x55b3a9cbd810 <e20950#> {n4} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: CONST 0x55b3a9cbd8d0 <e20947#> {c146} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2: VARREF 0x55b3a9cbda40 <e20948#> {n4} @dt=0x55b3a99e1a00@(G/w1)  register_file__DOT__pipelined [LV] => VAR 0x55b3a9cbfde0 <e18457> {n4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__pipelined PORT
    1:2: ASSIGNALIAS 0x55b3a9cbdb60 <e20959#> {n5} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cbdc20 <e20956#> {n5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x55b3a9cb2000 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:2: VARREF 0x55b3a9cbdd40 <e20957#> {n5} @dt=0x55b3a99e1a00@(G/w1)  register_file__DOT__HI_LO_output [LV] => VAR 0x55b3a9cbff60 <e18458> {n5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__HI_LO_output PORT
    1:2: ASSIGNALIAS 0x55b3a9cbde60 <e20968#> {n6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cbdf20 <e20965#> {n6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x55b3a9cbe040 <e20966#> {n6} @dt=0x55b3a99e1a00@(G/w1)  register_file__DOT__write_enable [LV] => VAR 0x55b3a9cc00e0 <e18459> {n6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__write_enable PORT
    1:2: ASSIGNALIAS 0x55b3a9cbe160 <e20977#> {n6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cbe220 <e20974#> {n6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55b3a9cba3a0 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2: VARREF 0x55b3a9cbe340 <e20975#> {n6} @dt=0x55b3a99e1a00@(G/w1)  register_file__DOT__hi_lo_register_write_enable [LV] => VAR 0x55b3a9cc0260 <e18460> {n6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__hi_lo_register_write_enable PORT
    1:2: ASSIGNALIAS 0x55b3a9cbe460 <e20986#> {n7} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9cbe520 <e20983#> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_1 [RV] <- VAR 0x55b3a9cb3b00 <e15994> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2:2: VARREF 0x55b3a9cbe640 <e20984#> {n7} @dt=0x55b3a9a12120@(G/w5)  register_file__DOT__read_address_1 [LV] => VAR 0x55b3a9cc03e0 <e18461> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_1 PORT
    1:2: ASSIGNALIAS 0x55b3a9cbe760 <e20995#> {n7} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9cbe820 <e20992#> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_2 [RV] <- VAR 0x55b3a9cb4b60 <e17118> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2:2: VARREF 0x55b3a9cbe940 <e20993#> {n7} @dt=0x55b3a9a12120@(G/w5)  register_file__DOT__read_address_2 [LV] => VAR 0x55b3a9cc0560 <e18462> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_2 PORT
    1:2: ASSIGNALIAS 0x55b3a9cbea60 <e21004#> {n7} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9cbeb20 <e21001#> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x55b3a9cbec40 <e21002#> {n7} @dt=0x55b3a9a12120@(G/w5)  register_file__DOT__write_address [LV] => VAR 0x55b3a9cc06e0 <e18463> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__register_file__DOT__write_address PORT
    1:2: ASSIGNALIAS 0x55b3a9cbed60 <e21013#> {n8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cbee20 <e21010#> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x55b3a9cbef40 <e21011#> {n8} @dt=0x55b3a99ffb00@(G/w32)  register_file__DOT__write_data [LV] => VAR 0x55b3a9cc0860 <e18464> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__write_data PORT
    1:2: ASSIGNALIAS 0x55b3a9cbf060 <e21022#> {n8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cbf120 <e21019#> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x55b3a9cbf240 <e21020#> {n8} @dt=0x55b3a99ffb00@(G/w32)  register_file__DOT__HI_write_data [LV] => VAR 0x55b3a9cc09e0 <e18465> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_write_data PORT
    1:2: ASSIGNALIAS 0x55b3a9cbf360 <e21031#> {n8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cbf420 <e21028#> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x55b3a9cbf540 <e21029#> {n8} @dt=0x55b3a99ffb00@(G/w32)  register_file__DOT__LO_write_data [LV] => VAR 0x55b3a9cc0b60 <e18466> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_write_data PORT
    1:2: ASSIGNALIAS 0x55b3a9cbf660 <e21040#> {n9} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cbf720 <e21037#> {n9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x55b3a9cbf840 <e21038#> {n9} @dt=0x55b3a99ffb00@(G/w32)  register_file__DOT__read_data_1 [LV] => VAR 0x55b3a9cc0ce0 <e18467> {n9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1 PORT
    1:2: ASSIGNALIAS 0x55b3a9cbf960 <e21049#> {n9} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cbfa20 <e21046#> {n9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x55b3a9cbfb40 <e21047#> {n9} @dt=0x55b3a99ffb00@(G/w32)  register_file__DOT__read_data_2 [LV] => VAR 0x55b3a9cc0e60 <e18468> {n9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2 PORT
    1:2: VAR 0x55b3a9cbfc60 <e21055#> {n3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__clk PORT
    1:2: VAR 0x55b3a9cbfde0 <e18457> {n4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__pipelined PORT
    1:2: VAR 0x55b3a9cbff60 <e18458> {n5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__HI_LO_output PORT
    1:2: VAR 0x55b3a9cc00e0 <e18459> {n6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__write_enable PORT
    1:2: VAR 0x55b3a9cc0260 <e18460> {n6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__hi_lo_register_write_enable PORT
    1:2: VAR 0x55b3a9cc03e0 <e18461> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_1 PORT
    1:2: VAR 0x55b3a9cc0560 <e18462> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_2 PORT
    1:2: VAR 0x55b3a9cc06e0 <e18463> {n7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__register_file__DOT__write_address PORT
    1:2: VAR 0x55b3a9cc0860 <e18464> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__write_data PORT
    1:2: VAR 0x55b3a9cc09e0 <e18465> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_write_data PORT
    1:2: VAR 0x55b3a9cc0b60 <e18466> {n8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_write_data PORT
    1:2: VAR 0x55b3a9cc0ce0 <e18467> {n9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1 PORT
    1:2: VAR 0x55b3a9cc0e60 <e18468> {n9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2 PORT
    1:2: VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x55b3a9cc1160 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x55b3a9cc12e0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: VAR 0x55b3a9cc1460 <e18491> {n14} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux VAR
    1:2: VAR 0x55b3a9cc15e0 <e18492> {n15} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x55b3a9cc1760 <e18520> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9cc1820 <e18518> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: NEQ 0x55b3a9cc18e0 <e18505> {n19} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1:1: CONST 0x55b3a9cc19a0 <e19493> {n19} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x55b3a9cc1b10 <e19485> {n19} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_1 [RV] <- VAR 0x55b3a9cb3b00 <e15994> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2:1:2: ARRAYSEL 0x55b3a9cc1c30 <e18507> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:2:1: VARREF 0x55b3a9cc1cf0 <e13193> {n19} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:1:2:2: VARREF 0x55b3a9cc1e10 <e18506> {n19} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_1 [RV] <- VAR 0x55b3a9cb3b00 <e15994> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2:1:3: CONST 0x55b3a9cc1f30 <e18517> {n19} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:2: VARREF 0x55b3a9cc20a0 <e18519> {n19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux [LV] => VAR 0x55b3a9cc1460 <e18491> {n14} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x55b3a9cc21c0 <e18548> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9cc2280 <e18546> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: NEQ 0x55b3a9cc2340 <e18533> {n20} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1:1: CONST 0x55b3a9cc2400 <e19512> {n20} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x55b3a9cc2570 <e19504> {n20} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_2 [RV] <- VAR 0x55b3a9cb4b60 <e17118> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2:1:2: ARRAYSEL 0x55b3a9cc2690 <e18535> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:2:1: VARREF 0x55b3a9cc2750 <e13234> {n20} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:1:2:2: VARREF 0x55b3a9cc2870 <e18534> {n20} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_2 [RV] <- VAR 0x55b3a9cb4b60 <e17118> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2:1:3: CONST 0x55b3a9cc2990 <e18545> {n20} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:2: VARREF 0x55b3a9cc2b00 <e18547> {n20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux [LV] => VAR 0x55b3a9cc15e0 <e18492> {n15} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x55b3a9cc2c20 <e18554> {n21} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9cc2ce0 <e18552> {n21} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9cc2da0 <e18549> {n21} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x55b3a9cb2000 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:1:2: VARREF 0x55b3a9cc2ec0 <e18550> {n21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55b3a9cc12e0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:1:3: VARREF 0x55b3a9cc2fe0 <e18551> {n21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux [RV] <- VAR 0x55b3a9cc1460 <e18491> {n14} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux VAR
    1:2:2: VARREF 0x55b3a9cc3100 <e18553> {n21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [LV] => VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2: ASSIGNW 0x55b3a9cc3220 <e18560> {n22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9cc32e0 <e18558> {n22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9cc33a0 <e18555> {n22} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x55b3a9cb2000 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:1:2: VARREF 0x55b3a9cc34c0 <e18556> {n22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55b3a9cc1160 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:1:3: VARREF 0x55b3a9cc35e0 <e18557> {n22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux [RV] <- VAR 0x55b3a9cc15e0 <e18492> {n15} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux VAR
    1:2:2: VARREF 0x55b3a9cc3700 <e18559> {n22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [LV] => VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x55b3a9cc3820 <e18561> {n28} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ASSIGNW 0x55b3a9cc39a0 <e18566> {n29} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: XOR 0x55b3a9cc3a60 <e18564> {n29} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1: VARREF 0x55b3a9cc3b20 <e18562> {n29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:1:2: CONST 0x55b3a9cc3c40 <e21051#> {c146} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2: VARREF 0x55b3a9cc3db0 <e18565> {n29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk [LV] => VAR 0x55b3a9cc3820 <e18561> {n28} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ALWAYS 0x55b3a9cc3ed0 <e6781> {n30} [always_ff]
    1:2:1: SENTREE 0x55b3a9cc3f90 <e6750> {n30}
    1:2:1:1: SENITEM 0x55b3a9cc4050 <e6748> {n30} [POS]
    1:2:1:1:1: VARREF 0x55b3a9cc4110 <e18567> {n30} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk [RV] <- VAR 0x55b3a9cc3820 <e18561> {n28} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk VAR
    1:2:2: IF 0x55b3a9cc4230 <e20126> {n31}
    1:2:2:1: VARREF 0x55b3a9cc4300 <e18568> {n31} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9cc4420 <e18572> {n31} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: VARREF 0x55b3a9cc44e0 <e18569> {n31} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:2: ARRAYSEL 0x55b3a9cc4600 <e18571> {n31} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9cc46c0 <e13299> {n31} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [LV] => VAR 0x55b3a9cc0fe0 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:2:2:2: VARREF 0x55b3a9cc47e0 <e18570> {n31} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: IF 0x55b3a9cc4900 <e6779> {n32}
    1:2:2:1: VARREF 0x55b3a9cc49d0 <e18573> {n32} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55b3a9cba3a0 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9cc4af0 <e20123> {n33} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: VARREF 0x55b3a9cc4bb0 <e18574> {n33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2: VARREF 0x55b3a9cc4cd0 <e18575> {n33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [LV] => VAR 0x55b3a9cc1160 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9cc4df0 <e18579> {n34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: VARREF 0x55b3a9cc4eb0 <e18577> {n34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2: VARREF 0x55b3a9cc4fd0 <e18578> {n34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [LV] => VAR 0x55b3a9cc12e0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: ASSIGNALIAS 0x55b3a9cc50f0 <e21069#> {m2} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cc51b0 <e21066#> {m2} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x55b3a9cc52d0 <e21067#> {m2} @dt=0x55b3a99e1a00@(G/w1)  pc__DOT__clk [LV] => VAR 0x55b3a9cc5cf0 <e21098#> {m2} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__pc__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55b3a9cc53f0 <e21078#> {m3} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cc54b0 <e21075#> {m3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VAR 0x55b3a9cb2180 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x55b3a9cc55d0 <e21076#> {m3} @dt=0x55b3a99ffb00@(G/w32)  pc__DOT__address_input [LV] => VAR 0x55b3a9cc5e70 <e18447> {m3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__pc__DOT__address_input PORT
    1:2: ASSIGNALIAS 0x55b3a9cc56f0 <e21087#> {m4} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cc57b0 <e21084#> {m4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55b3a9cbafa0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2: VARREF 0x55b3a9cc58d0 <e21085#> {m4} @dt=0x55b3a99e1a00@(G/w1)  pc__DOT__enable [LV] => VAR 0x55b3a9cc5ff0 <e18448> {m4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__pc__DOT__enable PORT
    1:2: ASSIGNALIAS 0x55b3a9cc59f0 <e21096#> {m5} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cc5ab0 <e21093#> {m5} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x55b3a9cc5bd0 <e21094#> {m5} @dt=0x55b3a99ffb00@(G/w32)  pc__DOT__address_output [LV] => VAR 0x55b3a9cc6170 <e18449> {m5} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__pc__DOT__address_output PORT
    1:2: VAR 0x55b3a9cc5cf0 <e21098#> {m2} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__pc__DOT__clk PORT
    1:2: VAR 0x55b3a9cc5e70 <e18447> {m3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__pc__DOT__address_input PORT
    1:2: VAR 0x55b3a9cc5ff0 <e18448> {m4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__pc__DOT__enable PORT
    1:2: VAR 0x55b3a9cc6170 <e18449> {m5} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__pc__DOT__address_output PORT
    1:2: ALWAYS 0x55b3a9cc62f0 <e6370> {m9} [always_ff]
    1:2:1: SENTREE 0x55b3a9cc63b0 <e6355> {m9}
    1:2:1:1: SENITEM 0x55b3a9cc6470 <e6353> {m9} [POS]
    1:2:1:1:1: VARREF 0x55b3a9cc6530 <e18450> {m9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: IF 0x55b3a9cc6650 <e20120> {m10}
    1:2:2:1: NOT 0x55b3a9cc6720 <e19520> {m10} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: VARREF 0x55b3a9cc67e0 <e19518> {m10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55b3a9cbafa0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9cc6900 <e20117> {m11} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: VARREF 0x55b3a9cc69c0 <e18453> {m11} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VAR 0x55b3a9cb2180 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2:2:2: VARREF 0x55b3a9cc6ae0 <e18454> {m11} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [LV] => VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: ASSIGNALIAS 0x55b3a9cc6c00 <e21112#> {d3} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cc6cc0 <e21109#> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x55b3a9cc6de0 <e21110#> {d3} @dt=0x55b3a99ffb00@(G/w32)  plus_four_adder__DOT__a [LV] => VAR 0x55b3a9cc7550 <e21134#> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__a PORT
    1:2: ASSIGNW 0x55b3a9cc6f00 <e21119#> {d3} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: CONST 0x55b3a9cc6fc0 <e21116#> {c169} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:2: VARREF 0x55b3a9cc7130 <e21117#> {d3} @dt=0x55b3a99ffb00@(G/w32)  plus_four_adder__DOT__b [LV] => VAR 0x55b3a9cc76d0 <e17433> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__b PORT
    1:2: ASSIGNALIAS 0x55b3a9cc7250 <e21128#> {d4} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cc7310 <e21125#> {d4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55b3a9cb2480 <e17077> {c35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55b3a9cc7430 <e21126#> {d4} @dt=0x55b3a99ffb00@(G/w32)  plus_four_adder__DOT__z [LV] => VAR 0x55b3a9cc7850 <e17434> {d4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__z PORT
    1:2: VAR 0x55b3a9cc7550 <e21134#> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__a PORT
    1:2: VAR 0x55b3a9cc76d0 <e17433> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__b PORT
    1:2: VAR 0x55b3a9cc7850 <e17434> {d4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__z PORT
    1:2: ASSIGNW 0x55b3a9cc79d0 <e17439> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: ADD 0x55b3a9cc7a90 <e17437> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9cc7b50 <e17435> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x55b3a9cb2300 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:1:2: CONST 0x55b3a9cc7c70 <e21130#> {c169} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:2: VARREF 0x55b3a9cc7de0 <e17438> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [LV] => VAR 0x55b3a9cb2480 <e17077> {c35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2: ASSIGNALIAS 0x55b3a9cc7f00 <e21148#> {k6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cc7fc0 <e21145#> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2: VARREF 0x55b3a9cc80e0 <e21146#> {k6} @dt=0x55b3a99e1a00@(G/w1)  program_counter_multiplexer__DOT__control [LV] => VAR 0x55b3a9cc8df0 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: ASSIGNALIAS 0x55b3a9cc8200 <e21157#> {k7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cc82c0 <e21154#> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55b3a9cb2480 <e17077> {c35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55b3a9cc83e0 <e21155#> {k7} @dt=0x55b3a99ffb00@(G/w32)  program_counter_multiplexer__DOT__input_0 [LV] => VAR 0x55b3a9cc8f70 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55b3a9cc8500 <e21166#> {k8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cc85c0 <e21163#> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [RV] <- VAR 0x55b3a9cb3680 <e17088> {c52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x55b3a9cc86e0 <e21164#> {k8} @dt=0x55b3a99ffb00@(G/w32)  program_counter_multiplexer__DOT__input_1 [LV] => VAR 0x55b3a9cc90f0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55b3a9cc8800 <e21175#> {k10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cc88c0 <e21172#> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VAR 0x55b3a9cb2180 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x55b3a9cc89e0 <e21173#> {k10} @dt=0x55b3a99ffb00@(G/w32)  program_counter_multiplexer__DOT__resolved [LV] => VAR 0x55b3a9cc9270 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: VAR 0x55b3a9cc8b00 <e21177#> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__program_counter_multiplexer__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9cc8c80 <e18400> {c173} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2: VAR 0x55b3a9cc8df0 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: VAR 0x55b3a9cc8f70 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: VAR 0x55b3a9cc90f0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: VAR 0x55b3a9cc9270 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: ASSIGNW 0x55b3a9cc93f0 <e18411> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9cc94b0 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9cc9570 <e18406> {k13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:1:2: VARREF 0x55b3a9cc9690 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [RV] <- VAR 0x55b3a9cb3680 <e17088> {c52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2:1:3: VARREF 0x55b3a9cc97b0 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55b3a9cb2480 <e17077> {c35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55b3a9cc98d0 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime [LV] => VAR 0x55b3a9cb2180 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2: ASSIGNALIAS 0x55b3a9cc99f0 <e21191#> {r3} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cc9ab0 <e21188#> {r3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x55b3a9cc9bd0 <e21189#> {r3} @dt=0x55b3a99e1a00@(G/w1)  fetch_decode_register__DOT__clk [LV] => VAR 0x55b3a9ccaef0 <e21247#> {r3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55b3a9cc9cf0 <e21200#> {r4} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cc9db0 <e21197#> {r4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2: VARREF 0x55b3a9cc9ed0 <e21198#> {r4} @dt=0x55b3a99e1a00@(G/w1)  fetch_decode_register__DOT__enable [LV] => VAR 0x55b3a9ccb070 <e18844> {r4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__enable PORT
    1:2: ASSIGNALIAS 0x55b3a9cc9ff0 <e21209#> {r5} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cca0b0 <e21206#> {r5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2: VARREF 0x55b3a9cca1d0 <e21207#> {r5} @dt=0x55b3a99e1a00@(G/w1)  fetch_decode_register__DOT__clear [LV] => VAR 0x55b3a9ccb1f0 <e18845> {r5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x55b3a9cca2f0 <e21218#> {r7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cca3b0 <e21215#> {r7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_fetch [RV] <- VAR 0x55b3a9cb2600 <e17078> {c36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2:2: VARREF 0x55b3a9cca4d0 <e21216#> {r7} @dt=0x55b3a99ffb00@(G/w32)  fetch_decode_register__DOT__instruction_fetch [LV] => VAR 0x55b3a9ccb370 <e18846> {r7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_fetch PORT
    1:2: ASSIGNALIAS 0x55b3a9cca5f0 <e21227#> {r8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cca6b0 <e21224#> {r8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55b3a9cb2480 <e17077> {c35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55b3a9cca7d0 <e21225#> {r8} @dt=0x55b3a99ffb00@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_fetch [LV] => VAR 0x55b3a9ccb4f0 <e18847> {r8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: ASSIGNALIAS 0x55b3a9cca8f0 <e21236#> {r10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cca9b0 <e21233#> {r10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2: VARREF 0x55b3a9ccaad0 <e21234#> {r10} @dt=0x55b3a99ffb00@(G/w32)  fetch_decode_register__DOT__instruction_decode [LV] => VAR 0x55b3a9ccb670 <e18848> {r10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ccabf0 <e21245#> {r11} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ccacb0 <e21242#> {r11} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x55b3a9ccadd0 <e21243#> {r11} @dt=0x55b3a99ffb00@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_decode [LV] => VAR 0x55b3a9ccb7f0 <e18849> {r11} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: VAR 0x55b3a9ccaef0 <e21247#> {r3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clk PORT
    1:2: VAR 0x55b3a9ccb070 <e18844> {r4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__enable PORT
    1:2: VAR 0x55b3a9ccb1f0 <e18845> {r5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clear PORT
    1:2: VAR 0x55b3a9ccb370 <e18846> {r7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_fetch PORT
    1:2: VAR 0x55b3a9ccb4f0 <e18847> {r8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: VAR 0x55b3a9ccb670 <e18848> {r10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2: VAR 0x55b3a9ccb7f0 <e18849> {r11} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: ALWAYS 0x55b3a9ccb970 <e8362> {r15} [always_ff]
    1:2:1: SENTREE 0x55b3a9ccba30 <e8301> {r15}
    1:2:1:1: SENITEM 0x55b3a9ccbaf0 <e8299> {r15} [POS]
    1:2:1:1:1: VARREF 0x55b3a9ccbbb0 <e18850> {r15} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: IF 0x55b3a9ccbcd0 <e20150> {r17}
    1:2:2:1: NOT 0x55b3a9ccbda0 <e19468> {r17} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: VARREF 0x55b3a9ccbe60 <e19466> {r17} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2:2: IF 0x55b3a9ccbf80 <e20147> {r18}
    1:2:2:2:1: VARREF 0x55b3a9ccc050 <e18853> {r18} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:2: ASSIGNDLY 0x55b3a9ccc170 <e20141> {r19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: CONST 0x55b3a9ccc230 <e18863> {r19} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x55b3a9ccc3a0 <e18864> {r19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:2: ASSIGNDLY 0x55b3a9ccc4c0 <e18879> {r20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: CONST 0x55b3a9ccc580 <e19059> {r20} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a9ccc6f0 <e18878> {r20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3: ASSIGNDLY 0x55b3a9ccc810 <e20144> {r22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:3:1: VARREF 0x55b3a9ccc8d0 <e18880> {r22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_fetch [RV] <- VAR 0x55b3a9cb2600 <e17078> {c36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2:2:2:3:2: VARREF 0x55b3a9ccc9f0 <e18881> {r22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3: ASSIGNDLY 0x55b3a9cccb10 <e18885> {r23} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:3:1: VARREF 0x55b3a9cccbd0 <e18883> {r23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55b3a9cb2480 <e17077> {c35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2:2:3:2: VARREF 0x55b3a9ccccf0 <e18884> {r23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2: ASSIGNALIAS 0x55b3a9ccce10 <e21261#> {g3} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ccced0 <e21258#> {g3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2: VARREF 0x55b3a9cccff0 <e21259#> {g3} @dt=0x55b3a99ffb00@(G/w32)  control_unit__DOT__instruction [LV] => VAR 0x55b3a9cce910 <e21335#> {g3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__control_unit__DOT__instruction PORT
    1:2: ASSIGNALIAS 0x55b3a9ccd110 <e21270#> {g5} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ccd1d0 <e21267#> {g5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2: VARREF 0x55b3a9ccd2f0 <e21268#> {g5} @dt=0x55b3a99e1a00@(G/w1)  control_unit__DOT__register_write [LV] => VAR 0x55b3a9ccea90 <e17968> {g5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_write PORT
    1:2: ASSIGNALIAS 0x55b3a9ccd410 <e21279#> {g6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ccd4d0 <e21276#> {g6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x55b3a9ccd5f0 <e21277#> {g6} @dt=0x55b3a99e1a00@(G/w1)  control_unit__DOT__memory_to_register [LV] => VAR 0x55b3a9ccec10 <e17969> {g6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_to_register PORT
    1:2: ASSIGNALIAS 0x55b3a9ccd710 <e21288#> {g7} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ccd7d0 <e21285#> {g7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x55b3a9ccd8f0 <e21286#> {g7} @dt=0x55b3a99e1a00@(G/w1)  control_unit__DOT__memory_write [LV] => VAR 0x55b3a9cced90 <e17970> {g7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_write PORT
    1:2: ASSIGNALIAS 0x55b3a9ccda10 <e21297#> {g8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ccdad0 <e21294#> {g8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x55b3a9ccdbf0 <e21295#> {g8} @dt=0x55b3a99e1a00@(G/w1)  control_unit__DOT__ALU_src_B [LV] => VAR 0x55b3a9ccef10 <e17971> {g8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: ASSIGNALIAS 0x55b3a9ccdd10 <e21306#> {g9} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ccddd0 <e21303#> {g9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x55b3a9ccdef0 <e21304#> {g9} @dt=0x55b3a99e1a00@(G/w1)  control_unit__DOT__register_destination [LV] => VAR 0x55b3a9ccf090 <e17972> {g9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_destination PORT
    1:2: ASSIGNALIAS 0x55b3a9cce010 <e21315#> {g10} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cce0d0 <e21312#> {g10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2: VARREF 0x55b3a9cce1f0 <e21313#> {g10} @dt=0x55b3a99e1a00@(G/w1)  control_unit__DOT__branch [LV] => VAR 0x55b3a9ccf210 <e17973> {g10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__branch PORT
    1:2: ASSIGNALIAS 0x55b3a9cce310 <e21324#> {g11} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cce3d0 <e21321#> {g11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2: VARREF 0x55b3a9cce4f0 <e21322#> {g11} @dt=0x55b3a99e1a00@(G/w1)  control_unit__DOT__hi_lo_register_write [LV] => VAR 0x55b3a9ccf390 <e17974> {g11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__hi_lo_register_write PORT
    1:2: ASSIGNALIAS 0x55b3a9cce610 <e21333#> {g12} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:1: VARREF 0x55b3a9cce6d0 <e21330#> {g12} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x55b3a9cce7f0 <e21331#> {g12} @dt=0x55b3a9a0dbe0@(G/w6)  control_unit__DOT__ALU_function [LV] => VAR 0x55b3a9ccf510 <e17975> {g12} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__ALU_function PORT
    1:2: VAR 0x55b3a9cce910 <e21335#> {g3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__control_unit__DOT__instruction PORT
    1:2: VAR 0x55b3a9ccea90 <e17968> {g5} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_write PORT
    1:2: VAR 0x55b3a9ccec10 <e17969> {g6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_to_register PORT
    1:2: VAR 0x55b3a9cced90 <e17970> {g7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_write PORT
    1:2: VAR 0x55b3a9ccef10 <e17971> {g8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: VAR 0x55b3a9ccf090 <e17972> {g9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_destination PORT
    1:2: VAR 0x55b3a9ccf210 <e17973> {g10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__branch PORT
    1:2: VAR 0x55b3a9ccf390 <e17974> {g11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__control_unit__DOT__hi_lo_register_write PORT
    1:2: VAR 0x55b3a9ccf510 <e17975> {g12} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__ALU_function PORT
    1:2: VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x55b3a9ccf810 <e17977> {g17} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__control_unit__DOT__rt VAR
    1:2: VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2: ALWAYS 0x55b3a9ccfb10 <e4982> {g20} [always_comb]
    1:2:2: ASSIGN 0x55b3a9ccfbd0 <e20090> {g21} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:1: SEL 0x55b3a9ccfc90 <e17990> {g21} @dt=0x55b3a9a0dbe0@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x55b3a9ccfd60 <e17979> {g21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x55b3a9ccfe80 <e14260> {g21} @dt=0x55b3a9bef7e0@(G/sw5)  5'h1a
    1:2:2:1:3: CONST 0x55b3a9ccfff0 <e17989> {g21} @dt=0x55b3a99ffb00@(G/w32)  32'h6
    1:2:2:2: VARREF 0x55b3a9cd0160 <e17991> {g21} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [LV] => VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2: ASSIGN 0x55b3a9cd0280 <e18006> {g22} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:1: SEL 0x55b3a9cd0340 <e18004> {g22} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:2:1:1: VARREF 0x55b3a9cd0410 <e17993> {g22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x55b3a9cd0530 <e14307> {g22} @dt=0x55b3a9bef7e0@(G/sw5)  5'h10
    1:2:2:1:3: CONST 0x55b3a9cd06a0 <e18003> {g22} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2:2: VARREF 0x55b3a9cd0810 <e18005> {g22} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__control_unit__DOT__rt [LV] => VAR 0x55b3a9ccf810 <e17977> {g17} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__control_unit__DOT__rt VAR
    1:2:2: ASSIGN 0x55b3a9cd0930 <e18020> {g23} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:1: SEL 0x55b3a9cd09f0 <e18018> {g23} @dt=0x55b3a9a0dbe0@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x55b3a9cd0ac0 <e18007> {g23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x55b3a9cb3800 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x55b3a9cd0be0 <e14354> {g23} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:1:3: CONST 0x55b3a9cd0d50 <e18017> {g23} @dt=0x55b3a99ffb00@(G/w32)  32'h6
    1:2:2:2: VARREF 0x55b3a9cd0ec0 <e18019> {g23} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [LV] => VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2: CASE 0x55b3a9cd0fe0 <e4980> {g24}
    1:2:2:1: VARREF 0x55b3a9cd10b0 <e18021> {g24} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x55b3a9ccf690 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2:2: CASEITEM 0x55b3a9cd11d0 <e4697> {g25}
    1:2:2:2:1: CONST 0x55b3a9cd1290 <e18022> {g25} @dt=0x55b3a9a0dbe0@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x55b3a9cd1400 <e20078> {g26} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd14c0 <e18023> {g26} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9cd1630 <e18024> {g26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd1750 <e18028> {g27} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd1810 <e18026> {g27} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd1980 <e18027> {g27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd1aa0 <e18031> {g28} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd1b60 <e18029> {g28} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd1cd0 <e18030> {g28} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd1df0 <e18034> {g29} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd1eb0 <e18032> {g29} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd2020 <e18033> {g29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd2140 <e18037> {g30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd2200 <e18035> {g30} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9cd2370 <e18036> {g30} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd2490 <e18040> {g31} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd2550 <e18038> {g31} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd26c0 <e18039> {g31} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd27e0 <e18057> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: OR 0x55b3a9cd28a0 <e19930> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1: OR 0x55b3a9cd2960 <e19926> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x55b3a9cd2a20 <e19912> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1:1: EQ 0x55b3a9cd2ae0 <e19898> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1:1:1: CONST 0x55b3a9cd2ba0 <e19889> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:2: VARREF 0x55b3a9cd2d10 <e19890> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x55b3a9cd2e30 <e19899> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x55b3a9cd2ef0 <e19893> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:2:2: VARREF 0x55b3a9cd3060 <e19894> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:2: EQ 0x55b3a9cd3180 <e19913> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x55b3a9cd3240 <e19907> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  6'h1a
    1:2:2:2:2:1:1:2:2: VARREF 0x55b3a9cd33b0 <e19908> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x55b3a9cd34d0 <e19927> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55b3a9cd3590 <e19921> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  6'h1b
    1:2:2:2:2:1:2:2: VARREF 0x55b3a9cd3700 <e19922> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55b3a9cd3820 <e18056> {g32} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd3940 <e18060> {g33} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:2:2:1: VARREF 0x55b3a9cd3a00 <e18058> {g33} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x55b3a9ccf990 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55b3a9cd3b20 <e18059> {g33} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2: CASEITEM 0x55b3a9cd3c40 <e4793> {g49}
    1:2:2:2:1: CONST 0x55b3a9cd3d00 <e18061> {g49} @dt=0x55b3a9a0dbe0@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x55b3a9cd3e70 <e20081> {g50} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd3f30 <e18062> {g50} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9cd40a0 <e18063> {g50} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd41c0 <e18067> {g51} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd4280 <e18065> {g51} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd43f0 <e18066> {g51} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd4510 <e18070> {g52} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd45d0 <e18068> {g52} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd4740 <e18069> {g52} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd4860 <e18073> {g53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd4920 <e18071> {g53} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9cd4a90 <e18072> {g53} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd4bb0 <e18076> {g54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd4c70 <e18074> {g54} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd4de0 <e18075> {g54} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd4f00 <e18079> {g55} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd4fc0 <e18077> {g55} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd5130 <e18078> {g55} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd5250 <e18082> {g56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd5310 <e18080> {g56} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd5480 <e18081> {g56} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd55a0 <e18085> {g57} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:2:2:1: CONST 0x55b3a9cd5660 <e18083> {g57} @dt=0x55b3a9a0dbe0@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55b3a9cd57d0 <e18084> {g57} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2: CASEITEM 0x55b3a9cd58f0 <e4889> {g66}
    1:2:2:2:1: CONST 0x55b3a9cd59b0 <e18086> {g66} @dt=0x55b3a9a0dbe0@(G/w6)  6'hf
    1:2:2:2:2: ASSIGN 0x55b3a9cd5b20 <e20084> {g67} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd5be0 <e18087> {g67} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9cd5d50 <e18088> {g67} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd5e70 <e18092> {g68} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd5f30 <e18090> {g68} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9cd60a0 <e18091> {g68} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd61c0 <e18095> {g69} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd6280 <e18093> {g69} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd63f0 <e18094> {g69} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd6510 <e18098> {g70} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd65d0 <e18096> {g70} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9cd6740 <e18097> {g70} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd6860 <e18101> {g71} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd6920 <e18099> {g71} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd6a90 <e18100> {g71} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd6bb0 <e18104> {g72} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd6c70 <e18102> {g72} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd6de0 <e18103> {g72} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd6f00 <e18107> {g73} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd6fc0 <e18105> {g73} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd7130 <e18106> {g73} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd7250 <e18110> {g74} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:2:2:1: CONST 0x55b3a9cd7310 <e18108> {g74} @dt=0x55b3a9a0dbe0@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55b3a9cd7480 <e18109> {g74} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2: CASEITEM 0x55b3a9cd75a0 <e4979> {g88}
    1:2:2:2:2: ASSIGN 0x55b3a9cd7660 <e20087> {g89} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd7720 <e20745> {g89} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd7890 <e18112> {g89} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd79b0 <e18116> {g90} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd7a70 <e20755> {g90} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd7be0 <e18115> {g90} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd7d00 <e18119> {g91} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd7dc0 <e20765> {g91} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd7f30 <e18118> {g91} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd8050 <e18122> {g92} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd8110 <e20775> {g92} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd8280 <e18121> {g92} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd83a0 <e18125> {g93} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd8460 <e20785> {g93} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd85d0 <e18124> {g93} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd86f0 <e18128> {g94} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd87b0 <e20795> {g94} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd8920 <e18127> {g94} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd8a40 <e18131> {g95} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9cd8b00 <e20805> {g95} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd8c70 <e18130> {g95} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55b3a9cd8d90 <e18134> {g96} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:2:2:1: CONST 0x55b3a9cd8e50 <e20815> {g96} @dt=0x55b3a9a0dbe0@(G/w6)  6'h0
    1:2:2:2:2:2: VARREF 0x55b3a9cd8fc0 <e18133> {g96} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2: ASSIGNALIAS 0x55b3a9cd90e0 <e21349#> {k6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cd91a0 <e21346#> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_A_decode [RV] <- VAR 0x55b3a9cbb2a0 <e17222> {c128} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:2: VARREF 0x55b3a9cd92c0 <e21347#> {k6} @dt=0x55b3a99e1a00@(G/w1)  register_file_output_A_mux__DOT__control [LV] => VAR 0x55b3a9cd9fd0 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file_output_A_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x55b3a9cd93e0 <e21358#> {k7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cd94a0 <e21355#> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x55b3a9cd95c0 <e21356#> {k7} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_mux__DOT__input_0 [LV] => VAR 0x55b3a9cda150 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55b3a9cd96e0 <e21367#> {k8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cd97a0 <e21364#> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55b3a9cd98c0 <e21365#> {k8} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_mux__DOT__input_1 [LV] => VAR 0x55b3a9cda2d0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55b3a9cd99e0 <e21376#> {k10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cd9aa0 <e21373#> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55b3a9cb70a0 <e17178> {c70} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2: VARREF 0x55b3a9cd9bc0 <e21374#> {k10} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_mux__DOT__resolved [LV] => VAR 0x55b3a9cda450 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__resolved PORT
    1:2: VAR 0x55b3a9cd9ce0 <e21378#> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__register_file_output_A_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9cd9e60 <e18400> {c173} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2: VAR 0x55b3a9cd9fd0 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file_output_A_mux__DOT__control PORT
    1:2: VAR 0x55b3a9cda150 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_0 PORT
    1:2: VAR 0x55b3a9cda2d0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_1 PORT
    1:2: VAR 0x55b3a9cda450 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x55b3a9cda5d0 <e18411> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9cda690 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9cda750 <e18406> {k13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_A_decode [RV] <- VAR 0x55b3a9cbb2a0 <e17222> {c128} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:1:2: VARREF 0x55b3a9cda870 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x55b3a9cda990 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x55b3a9cdaab0 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [LV] => VAR 0x55b3a9cb70a0 <e17178> {c70} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2: ASSIGNALIAS 0x55b3a9cdabd0 <e21392#> {k6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cdac90 <e21389#> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_B_decode [RV] <- VAR 0x55b3a9cbb420 <e17223> {c129} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:2: VARREF 0x55b3a9cdadb0 <e21390#> {k6} @dt=0x55b3a99e1a00@(G/w1)  register_file_output_B_mux__DOT__control [LV] => VAR 0x55b3a9cdbac0 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file_output_B_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x55b3a9cdaed0 <e21401#> {k7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cdaf90 <e21398#> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x55b3a9cdb0b0 <e21399#> {k7} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_mux__DOT__input_0 [LV] => VAR 0x55b3a9cdbc40 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55b3a9cdb1d0 <e21410#> {k8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cdb290 <e21407#> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55b3a9cdb3b0 <e21408#> {k8} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_mux__DOT__input_1 [LV] => VAR 0x55b3a9cdbdc0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55b3a9cdb4d0 <e21419#> {k10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cdb590 <e21416#> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55b3a9cb7220 <e17179> {c71} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:2: VARREF 0x55b3a9cdb6b0 <e21417#> {k10} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_mux__DOT__resolved [LV] => VAR 0x55b3a9cdbf40 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__resolved PORT
    1:2: VAR 0x55b3a9cdb7d0 <e21421#> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__register_file_output_B_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9cdb950 <e18400> {c173} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2: VAR 0x55b3a9cdbac0 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_file_output_B_mux__DOT__control PORT
    1:2: VAR 0x55b3a9cdbc40 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_0 PORT
    1:2: VAR 0x55b3a9cdbdc0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_1 PORT
    1:2: VAR 0x55b3a9cdbf40 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x55b3a9cdc0c0 <e18411> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9cdc180 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9cdc240 <e18406> {k13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_B_decode [RV] <- VAR 0x55b3a9cbb420 <e17223> {c129} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:1:2: VARREF 0x55b3a9cdc360 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x55b3a9cdc480 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x55b3a9cdc5a0 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [LV] => VAR 0x55b3a9cb7220 <e17179> {c71} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2: ASSIGNALIAS 0x55b3a9cdc6c0 <e21435#> {h3} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cdc780 <e21432#> {h3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55b3a9cb70a0 <e17178> {c70} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2: VARREF 0x55b3a9cdc8a0 <e21433#> {h3} @dt=0x55b3a99ffb00@(G/w32)  reg_output_comparator__DOT__a [LV] => VAR 0x55b3a9cdcfc0 <e21455#> {h3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__a PORT
    1:2: ASSIGNALIAS 0x55b3a9cdc9c0 <e21444#> {h4} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cdca80 <e21441#> {h4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55b3a9cb7220 <e17179> {c71} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:2: VARREF 0x55b3a9cdcba0 <e21442#> {h4} @dt=0x55b3a99ffb00@(G/w32)  reg_output_comparator__DOT__b [LV] => VAR 0x55b3a9cdd140 <e18136> {h4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__b PORT
    1:2: ASSIGNALIAS 0x55b3a9cdccc0 <e21453#> {h6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cdcd80 <e21450#> {h6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x55b3a9cb3380 <e17087> {c46} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2: VARREF 0x55b3a9cdcea0 <e21451#> {h6} @dt=0x55b3a99e1a00@(G/w1)  reg_output_comparator__DOT__c [LV] => VAR 0x55b3a9cdd2c0 <e18137> {h6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__reg_output_comparator__DOT__c PORT
    1:2: VAR 0x55b3a9cdcfc0 <e21455#> {h3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__a PORT
    1:2: VAR 0x55b3a9cdd140 <e18136> {h4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__b PORT
    1:2: VAR 0x55b3a9cdd2c0 <e18137> {h6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__reg_output_comparator__DOT__c PORT
    1:2: ASSIGNW 0x55b3a9cdd440 <e18142> {h8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: EQ 0x55b3a9cdd500 <e18140> {h8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1: VARREF 0x55b3a9cdd5c0 <e18138> {h8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55b3a9cb70a0 <e17178> {c70} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:1:2: VARREF 0x55b3a9cdd6e0 <e18139> {h8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55b3a9cb7220 <e17179> {c71} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:2: VARREF 0x55b3a9cdd800 <e18141> {h8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x55b3a9cb3380 <e17087> {c46} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2: ASSIGNALIAS 0x55b3a9cdd920 <e21469#> {f3} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cdd9e0 <e21466#> {f3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2: VARREF 0x55b3a9cddb00 <e21467#> {f3} @dt=0x55b3a99e1a00@(G/w1)  program_counter_source_and_gate_decode__DOT__input_A [LV] => VAR 0x55b3a9cde220 <e21489#> {f3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_A PORT
    1:2: ASSIGNALIAS 0x55b3a9cddc20 <e21478#> {f4} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cddce0 <e21475#> {f4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x55b3a9cb3380 <e17087> {c46} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2: VARREF 0x55b3a9cdde00 <e21476#> {f4} @dt=0x55b3a99e1a00@(G/w1)  program_counter_source_and_gate_decode__DOT__input_B [LV] => VAR 0x55b3a9cde3a0 <e17960> {f4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_B PORT
    1:2: ASSIGNALIAS 0x55b3a9cddf20 <e21487#> {f6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cddfe0 <e21484#> {f6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2: VARREF 0x55b3a9cde100 <e21485#> {f6} @dt=0x55b3a99e1a00@(G/w1)  program_counter_source_and_gate_decode__DOT__output_C [LV] => VAR 0x55b3a9cde520 <e17961> {f6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__output_C PORT
    1:2: VAR 0x55b3a9cde220 <e21489#> {f3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_A PORT
    1:2: VAR 0x55b3a9cde3a0 <e17960> {f4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_B PORT
    1:2: VAR 0x55b3a9cde520 <e17961> {f6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__output_C PORT
    1:2: ASSIGNW 0x55b3a9cde6a0 <e17966> {f8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: AND 0x55b3a9cde760 <e19940> {f8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1: VARREF 0x55b3a9cde820 <e19936> {f8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:1:2: VARREF 0x55b3a9cde940 <e19937> {f8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x55b3a9cb3380 <e17087> {c46} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2: VARREF 0x55b3a9cdea60 <e17965> {f8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode [LV] => VAR 0x55b3a9cb2780 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2: ASSIGNALIAS 0x55b3a9cdeb80 <e21503#> {o3} @dt=0x55b3a9a1a380@(G/w16)
    1:2:1: VARREF 0x55b3a9cdec40 <e21500#> {o3} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu__DOT__immediate [RV] <- VAR 0x55b3a9cb63f0 <e16269> {c64} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2:2: VARREF 0x55b3a9cded60 <e21501#> {o3} @dt=0x55b3a9a1a380@(G/w16)  sign_extender_decode__DOT__short_input [LV] => VAR 0x55b3a9cdf180 <e21514#> {o3} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu__DOT__sign_extender_decode__DOT__short_input PORT
    1:2: ASSIGNALIAS 0x55b3a9cdee80 <e21512#> {o4} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cdef40 <e21509#> {o4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x55b3a9cdf060 <e21510#> {o4} @dt=0x55b3a99ffb00@(G/w32)  sign_extender_decode__DOT__extended_output [LV] => VAR 0x55b3a9cdf300 <e18581> {o4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_extender_decode__DOT__extended_output PORT
    1:2: VAR 0x55b3a9cdf180 <e21514#> {o3} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu__DOT__sign_extender_decode__DOT__short_input PORT
    1:2: VAR 0x55b3a9cdf300 <e18581> {o4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_extender_decode__DOT__extended_output PORT
    1:2: ASSIGNW 0x55b3a9cdf480 <e18610> {o6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: CONCAT 0x55b3a9cdf540 <e19473> {o6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: REPLICATE 0x55b3a9cdf600 <e18604> {o6} @dt=0x55b3a9a1a380@(G/w16)
    1:2:1:1:1: SEL 0x55b3a9cdf6c0 <e18593> {o6} @dt=0x55b3a99e1a00@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x55b3a9cdf790 <e18582> {o6} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu__DOT__immediate [RV] <- VAR 0x55b3a9cb63f0 <e16269> {c64} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2:1:1:1:2: CONST 0x55b3a9cdf8b0 <e13037> {o6} @dt=0x55b3a9be89d0@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x55b3a9cdfa20 <e18592> {o6} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55b3a9cdfb90 <e18603> {o6} @dt=0x55b3a9c02d00@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x55b3a9cdfd00 <e18605> {o6} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu__DOT__immediate [RV] <- VAR 0x55b3a9cb63f0 <e16269> {c64} @dt=0x55b3a9a1a380@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2:2: VARREF 0x55b3a9cdfe20 <e18609> {o6} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [LV] => VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2: ASSIGNALIAS 0x55b3a9cdff40 <e21528#> {j6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ce0000 <e21525#> {j6} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x55b3a9ce0120 <e21526#> {j6} @dt=0x55b3a99ffb00@(G/w32)  shifter_decode__DOT__shift_input [LV] => VAR 0x55b3a9ce0830 <e18363> {j6} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_input PORT
    1:2: ASSIGNALIAS 0x55b3a9ce0240 <e21537#> {j7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ce0300 <e21534#> {j7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_output_decode [RV] <- VAR 0x55b3a9cb6c20 <e17175> {c67} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2:2: VARREF 0x55b3a9ce0420 <e21535#> {j7} @dt=0x55b3a99ffb00@(G/w32)  shifter_decode__DOT__shift_output [LV] => VAR 0x55b3a9ce09b0 <e18364> {j7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_output PORT
    1:2: VAR 0x55b3a9ce0540 <e21539#> {j3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__shifter_decode__DOT__shift_distance GPARAM
    1:2:3: CONST 0x55b3a9ce06c0 <e18361> {j3} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2: VAR 0x55b3a9ce0830 <e18363> {j6} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_input PORT
    1:2: VAR 0x55b3a9ce09b0 <e18364> {j7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_output PORT
    1:2: ASSIGNW 0x55b3a9ce0b30 <e18369> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: SHIFTL 0x55b3a9ce0bf0 <e18367> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9ce0cb0 <e18365> {j10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:1:2: CONST 0x55b3a9ce0dd0 <e19530> {j10} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2:2: VARREF 0x55b3a9ce0f40 <e18368> {j10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_output_decode [LV] => VAR 0x55b3a9cb6c20 <e17175> {c67} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2: ASSIGNALIAS 0x55b3a9ce1060 <e21553#> {d3} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ce1120 <e21550#> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_output_decode [RV] <- VAR 0x55b3a9cb6c20 <e17175> {c67} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2:2: VARREF 0x55b3a9ce1240 <e21551#> {d3} @dt=0x55b3a99ffb00@(G/w32)  adder_decode__DOT__a [LV] => VAR 0x55b3a9ce1960 <e21573#> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__adder_decode__DOT__a PORT
    1:2: ASSIGNALIAS 0x55b3a9ce1360 <e21562#> {d3} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ce1420 <e21559#> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x55b3a9ce1540 <e21560#> {d3} @dt=0x55b3a99ffb00@(G/w32)  adder_decode__DOT__b [LV] => VAR 0x55b3a9ce1ae0 <e17433> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__adder_decode__DOT__b PORT
    1:2: ASSIGNALIAS 0x55b3a9ce1660 <e21571#> {d4} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ce1720 <e21568#> {d4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [RV] <- VAR 0x55b3a9cb3680 <e17088> {c52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x55b3a9ce1840 <e21569#> {d4} @dt=0x55b3a99ffb00@(G/w32)  adder_decode__DOT__z [LV] => VAR 0x55b3a9ce1c60 <e17434> {d4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__adder_decode__DOT__z PORT
    1:2: VAR 0x55b3a9ce1960 <e21573#> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__adder_decode__DOT__a PORT
    1:2: VAR 0x55b3a9ce1ae0 <e17433> {d3} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__adder_decode__DOT__b PORT
    1:2: VAR 0x55b3a9ce1c60 <e17434> {d4} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__adder_decode__DOT__z PORT
    1:2: ASSIGNW 0x55b3a9ce1de0 <e17439> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: ADD 0x55b3a9ce1ea0 <e17437> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9ce1f60 <e17435> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_output_decode [RV] <- VAR 0x55b3a9cb6c20 <e17175> {c67} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2:1:2: VARREF 0x55b3a9ce2080 <e17436> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55b3a9cb3980 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x55b3a9ce21a0 <e17438> {d7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [LV] => VAR 0x55b3a9cb3680 <e17088> {c52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2: ASSIGNALIAS 0x55b3a9ce22c0 <e21587#> {p3} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce2380 <e21584#> {p3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x55b3a9ce24a0 <e21585#> {p3} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__clk [LV] => VAR 0x55b3a9ce76c0 <e21832#> {p3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55b3a9ce25c0 <e21596#> {p4} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce2680 <e21593#> {p4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x55b3a9ce27a0 <e21594#> {p4} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__clear [LV] => VAR 0x55b3a9ce7840 <e18612> {p4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x55b3a9ce28c0 <e21605#> {p7} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce2980 <e21602#> {p7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2: VARREF 0x55b3a9ce2aa0 <e21603#> {p7} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__register_write_decode [LV] => VAR 0x55b3a9ce79c0 <e18613> {p7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce2bc0 <e21614#> {p8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce2c80 <e21611#> {p8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x55b3a9ce2da0 <e21612#> {p8} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__memory_to_register_decode [LV] => VAR 0x55b3a9ce7b40 <e18614> {p8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce2ec0 <e21623#> {p9} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce2f80 <e21620#> {p9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x55b3a9ce30a0 <e21621#> {p9} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__memory_write_decode [LV] => VAR 0x55b3a9ce7cc0 <e18615> {p9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce31c0 <e21632#> {p10} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce3280 <e21629#> {p10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x55b3a9ce33a0 <e21630#> {p10} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__ALU_src_B_decode [LV] => VAR 0x55b3a9ce7e40 <e18616> {p10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce34c0 <e21641#> {p11} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce3580 <e21638#> {p11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x55b3a9ce36a0 <e21639#> {p11} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__register_destination_decode [LV] => VAR 0x55b3a9ce7fc0 <e18617> {p11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce37c0 <e21650#> {p12} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce3880 <e21647#> {p12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2: VARREF 0x55b3a9ce39a0 <e21648#> {p12} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__hi_lo_register_write_decode [LV] => VAR 0x55b3a9ce8140 <e18618> {p12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce3ac0 <e21659#> {p13} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:1: VARREF 0x55b3a9ce3b80 <e21656#> {p13} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x55b3a9ce3ca0 <e21657#> {p13} @dt=0x55b3a9a0dbe0@(G/w6)  decode_execute_register__DOT__ALU_function_decode [LV] => VAR 0x55b3a9ce82c0 <e18619> {p13} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce3dc0 <e21668#> {p14} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9ce3e80 <e21665#> {p14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x55b3a9cb3c80 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2: VARREF 0x55b3a9ce3fa0 <e21666#> {p14} @dt=0x55b3a9a12120@(G/w5)  decode_execute_register__DOT__Rs_decode [LV] => VAR 0x55b3a9ce8440 <e18620> {p14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce40c0 <e21677#> {p15} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9ce4180 <e21674#> {p15} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x55b3a9cb4ce0 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2: VARREF 0x55b3a9ce42a0 <e21675#> {p15} @dt=0x55b3a9a12120@(G/w5)  decode_execute_register__DOT__Rt_decode [LV] => VAR 0x55b3a9ce85c0 <e18621> {p15} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce43c0 <e21686#> {p16} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9ce4480 <e21683#> {p16} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_decode [RV] <- VAR 0x55b3a9cb5bc0 <e17148> {c62} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2:2: VARREF 0x55b3a9ce45a0 <e21684#> {p16} @dt=0x55b3a9a12120@(G/w5)  decode_execute_register__DOT__Rd_decode [LV] => VAR 0x55b3a9ce8740 <e18622> {p16} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce46c0 <e21695#> {p17} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ce4780 <e21692#> {p17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x55b3a9ce48a0 <e21693#> {p17} @dt=0x55b3a99ffb00@(G/w32)  decode_execute_register__DOT__sign_imm_decode [LV] => VAR 0x55b3a9ce88c0 <e18623> {p17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce49c0 <e21704#> {p19} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce4a80 <e21701#> {p19} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2: VARREF 0x55b3a9ce4ba0 <e21702#> {p19} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__register_write_execute [LV] => VAR 0x55b3a9ce8a40 <e18624> {p19} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce4cc0 <e21713#> {p20} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce4d80 <e21710#> {p20} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x55b3a9ce4ea0 <e21711#> {p20} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__memory_to_register_execute [LV] => VAR 0x55b3a9ce8bc0 <e18625> {p20} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce4fc0 <e21722#> {p21} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce5080 <e21719#> {p21} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55b3a9cb7820 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x55b3a9ce51a0 <e21720#> {p21} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__memory_write_execute [LV] => VAR 0x55b3a9ce8d40 <e18626> {p21} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce52c0 <e21731#> {p22} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce5380 <e21728#> {p22} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x55b3a9ce54a0 <e21729#> {p22} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__ALU_src_B_execute [LV] => VAR 0x55b3a9ce8ec0 <e18627> {p22} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce55c0 <e21740#> {p23} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce5680 <e21737#> {p23} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x55b3a9ce57a0 <e21738#> {p23} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__register_destination_execute [LV] => VAR 0x55b3a9ce9040 <e18628> {p23} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce58c0 <e21749#> {p24} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9ce5980 <e21746#> {p24} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55b3a9cb7e20 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2: VARREF 0x55b3a9ce5aa0 <e21747#> {p24} @dt=0x55b3a99e1a00@(G/w1)  decode_execute_register__DOT__hi_lo_register_write_execute [LV] => VAR 0x55b3a9ce91c0 <e18629> {p24} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce5bc0 <e21758#> {p25} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:1: VARREF 0x55b3a9ce5c80 <e21755#> {p25} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x55b3a9ce5da0 <e21756#> {p25} @dt=0x55b3a9a0dbe0@(G/w6)  decode_execute_register__DOT__ALU_function_execute [LV] => VAR 0x55b3a9ce9340 <e18630> {p25} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce5ec0 <e21767#> {p26} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9ce5f80 <e21764#> {p26} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2: VARREF 0x55b3a9ce60a0 <e21765#> {p26} @dt=0x55b3a9a12120@(G/w5)  decode_execute_register__DOT__Rs_execute [LV] => VAR 0x55b3a9ce94c0 <e18631> {p26} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce61c0 <e21776#> {p27} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9ce6280 <e21773#> {p27} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x55b3a9ce63a0 <e21774#> {p27} @dt=0x55b3a9a12120@(G/w5)  decode_execute_register__DOT__Rt_execute [LV] => VAR 0x55b3a9ce9640 <e18632> {p27} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce64c0 <e21785#> {p28} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9ce6580 <e21782#> {p28} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2: VARREF 0x55b3a9ce66a0 <e21783#> {p28} @dt=0x55b3a9a12120@(G/w5)  decode_execute_register__DOT__Rd_execute [LV] => VAR 0x55b3a9ce97c0 <e18633> {p28} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce67c0 <e21794#> {p29} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ce6880 <e21791#> {p29} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x55b3a9ce69a0 <e21792#> {p29} @dt=0x55b3a99ffb00@(G/w32)  decode_execute_register__DOT__sign_imm_execute [LV] => VAR 0x55b3a9ce9940 <e18634> {p29} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce6ac0 <e21803#> {p32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ce6b80 <e21800#> {p32} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x55b3a9ce6ca0 <e21801#> {p32} @dt=0x55b3a99ffb00@(G/w32)  decode_execute_register__DOT__read_data_one_decode [LV] => VAR 0x55b3a9ce9ac0 <e18635> {p32} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce6dc0 <e21812#> {p33} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ce6e80 <e21809#> {p33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x55b3a9ce6fa0 <e21810#> {p33} @dt=0x55b3a99ffb00@(G/w32)  decode_execute_register__DOT__read_data_two_decode [LV] => VAR 0x55b3a9ce9c40 <e18636> {p33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9ce70c0 <e21821#> {p35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ce7180 <e21818#> {p35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2: VARREF 0x55b3a9ce72a0 <e21819#> {p35} @dt=0x55b3a99ffb00@(G/w32)  decode_execute_register__DOT__read_data_one_execute [LV] => VAR 0x55b3a9ce9dc0 <e18637> {p35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9ce73c0 <e21830#> {p36} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9ce7480 <e21827#> {p36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2: VARREF 0x55b3a9ce75a0 <e21828#> {p36} @dt=0x55b3a99ffb00@(G/w32)  decode_execute_register__DOT__read_data_two_execute [LV] => VAR 0x55b3a9ce9f40 <e18638> {p36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_execute PORT
    1:2: VAR 0x55b3a9ce76c0 <e21832#> {p3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clk PORT
    1:2: VAR 0x55b3a9ce7840 <e18612> {p4} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clear PORT
    1:2: VAR 0x55b3a9ce79c0 <e18613> {p7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: VAR 0x55b3a9ce7b40 <e18614> {p8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: VAR 0x55b3a9ce7cc0 <e18615> {p9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: VAR 0x55b3a9ce7e40 <e18616> {p10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: VAR 0x55b3a9ce7fc0 <e18617> {p11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: VAR 0x55b3a9ce8140 <e18618> {p12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_decode PORT
    1:2: VAR 0x55b3a9ce82c0 <e18619> {p13} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: VAR 0x55b3a9ce8440 <e18620> {p14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: VAR 0x55b3a9ce85c0 <e18621> {p15} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: VAR 0x55b3a9ce8740 <e18622> {p16} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: VAR 0x55b3a9ce88c0 <e18623> {p17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: VAR 0x55b3a9ce8a40 <e18624> {p19} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: VAR 0x55b3a9ce8bc0 <e18625> {p20} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x55b3a9ce8d40 <e18626> {p21} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: VAR 0x55b3a9ce8ec0 <e18627> {p22} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: VAR 0x55b3a9ce9040 <e18628> {p23} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: VAR 0x55b3a9ce91c0 <e18629> {p24} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_execute PORT
    1:2: VAR 0x55b3a9ce9340 <e18630> {p25} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: VAR 0x55b3a9ce94c0 <e18631> {p26} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: VAR 0x55b3a9ce9640 <e18632> {p27} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: VAR 0x55b3a9ce97c0 <e18633> {p28} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: VAR 0x55b3a9ce9940 <e18634> {p29} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: VAR 0x55b3a9ce9ac0 <e18635> {p32} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_decode PORT
    1:2: VAR 0x55b3a9ce9c40 <e18636> {p33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_decode PORT
    1:2: VAR 0x55b3a9ce9dc0 <e18637> {p35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_execute PORT
    1:2: VAR 0x55b3a9ce9f40 <e18638> {p36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_execute PORT
    1:2: ALWAYS 0x55b3a9cea0c0 <e7735> {p40} [always_ff]
    1:2:1: SENTREE 0x55b3a9cea180 <e7411> {p40}
    1:2:1:1: SENITEM 0x55b3a9cea240 <e7409> {p40} [POS]
    1:2:1:1:1: VARREF 0x55b3a9cea300 <e18639> {p40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: IF 0x55b3a9cea420 <e20135> {p41}
    1:2:2:1: VARREF 0x55b3a9cea4f0 <e18640> {p41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9cea610 <e20129> {p42} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9cea6d0 <e18641> {p42} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9cea840 <e18642> {p42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute [LV] => VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9cea960 <e18646> {p43} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9ceaa20 <e18644> {p43} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9ceab90 <e18645> {p43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute [LV] => VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9ceacb0 <e18649> {p44} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9cead70 <e18647> {p44} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9ceaee0 <e18648> {p44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute [LV] => VAR 0x55b3a9cb7820 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9ceb000 <e18652> {p45} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9ceb0c0 <e18650> {p45} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9ceb230 <e18651> {p45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [LV] => VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9ceb350 <e18655> {p46} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9ceb410 <e18653> {p46} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9ceb580 <e18654> {p46} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute [LV] => VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9ceb6a0 <e18658> {p47} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9ceb760 <e18656> {p47} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9ceb8d0 <e18657> {p47} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [LV] => VAR 0x55b3a9cb7e20 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9ceb9f0 <e18672> {p48} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:2:1: CONST 0x55b3a9cebab0 <e19071> {p48} @dt=0x55b3a9a0dbe0@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x55b3a9cebc20 <e18671> {p48} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute [LV] => VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9cebd40 <e18686> {p49} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:2:1: CONST 0x55b3a9cebe00 <e19083> {p49} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55b3a9cebf70 <e18685> {p49} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [LV] => VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9cec090 <e18700> {p50} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:2:1: CONST 0x55b3a9cec150 <e19095> {p50} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55b3a9cec2c0 <e18699> {p50} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute [LV] => VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9cec3e0 <e18714> {p51} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:2:1: CONST 0x55b3a9cec4a0 <e19107> {p51} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55b3a9cec610 <e18713> {p51} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute [LV] => VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9cec730 <e18728> {p52} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: CONST 0x55b3a9cec7f0 <e19119> {p52} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55b3a9cec960 <e18727> {p52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute [LV] => VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9ceca80 <e18742> {p54} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: CONST 0x55b3a9cecb40 <e19131> {p54} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55b3a9ceccb0 <e18741> {p54} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [LV] => VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9cecdd0 <e18756> {p55} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: CONST 0x55b3a9cece90 <e19143> {p55} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55b3a9ced000 <e18755> {p55} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [LV] => VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9ced120 <e20132> {p57} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9ced1e0 <e18757> {p57} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x55b3a9cb2900 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9ced300 <e18758> {p57} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute [LV] => VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9ced420 <e18762> {p58} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9ced4e0 <e18760> {p58} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x55b3a9cb2a80 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9ced600 <e18761> {p58} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute [LV] => VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9ced720 <e18765> {p59} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9ced7e0 <e18763> {p59} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x55b3a9cb2c00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9ced900 <e18764> {p59} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute [LV] => VAR 0x55b3a9cb7820 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9ceda20 <e18768> {p60} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9cedae0 <e18766> {p60} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x55b3a9cb2d80 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9cedc20 <e18767> {p60} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [LV] => VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9cedd60 <e18771> {p61} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9cede20 <e18769> {p61} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x55b3a9cb2f00 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9cedf70 <e18770> {p61} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute [LV] => VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9cee0c0 <e18774> {p62} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9cee180 <e18772> {p62} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x55b3a9cb3200 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9cee2d0 <e18773> {p62} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [LV] => VAR 0x55b3a9cb7e20 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9cee420 <e18777> {p63} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:3:1: VARREF 0x55b3a9cee4e0 <e18775> {p63} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x55b3a9cb3500 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9cee620 <e18776> {p63} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute [LV] => VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9cee760 <e18780> {p64} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:3:1: VARREF 0x55b3a9cee820 <e18778> {p64} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x55b3a9cb3c80 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9cee940 <e18779> {p64} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute [LV] => VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9ceea60 <e18783> {p65} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:3:1: VARREF 0x55b3a9ceeb20 <e18781> {p65} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x55b3a9cb4ce0 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9ceec40 <e18782> {p65} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [LV] => VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9ceed60 <e18786> {p66} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:3:1: VARREF 0x55b3a9ceee20 <e18784> {p66} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_decode [RV] <- VAR 0x55b3a9cb5bc0 <e17148> {c62} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9ceef40 <e18785> {p66} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute [LV] => VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9cef060 <e18789> {p67} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:3:1: VARREF 0x55b3a9cef120 <e18787> {p67} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55b3a9cb73a0 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9cef240 <e18788> {p67} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute [LV] => VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9cef380 <e18792> {p69} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:3:1: VARREF 0x55b3a9cef440 <e18790> {p69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x55b3a9cb6da0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9cef590 <e18791> {p69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [LV] => VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:3: ASSIGNDLY 0x55b3a9cef6e0 <e18795> {p70} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:3:1: VARREF 0x55b3a9cef7a0 <e18793> {p70} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55b3a9cb6f20 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:3:2: VARREF 0x55b3a9cef8f0 <e18794> {p70} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [LV] => VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2: ASSIGNALIAS 0x55b3a9cefa40 <e21846#> {k6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cefb00 <e21843#> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x55b3a9cefc50 <e21844#> {k6} @dt=0x55b3a99e1a00@(G/w1)  write_register_execute_mux__DOT__control [LV] => VAR 0x55b3a9cf0a00 <e18381> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__write_register_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x55b3a9cefd70 <e21855#> {k7} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9cefe30 <e21852#> {k7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x55b3a9ceff50 <e21853#> {k7} @dt=0x55b3a9a12120@(G/w5)  write_register_execute_mux__DOT__input_0 [LV] => VAR 0x55b3a9cf0bc0 <e18382> {k7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf0070 <e21864#> {k8} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9cf0130 <e21861#> {k8} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2: VARREF 0x55b3a9cf0250 <e21862#> {k8} @dt=0x55b3a9a12120@(G/w5)  write_register_execute_mux__DOT__input_1 [LV] => VAR 0x55b3a9cf0d80 <e18383> {k8} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf0370 <e21873#> {k10} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9cf0430 <e21870#> {k10} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2: VARREF 0x55b3a9cf0570 <e21871#> {k10} @dt=0x55b3a9a12120@(G/w5)  write_register_execute_mux__DOT__resolved [LV] => VAR 0x55b3a9cf0f40 <e18384> {k10} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: VAR 0x55b3a9cf0690 <e21875#> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__write_register_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9cf0850 <e18379> {c279} @dt=0x55b3a9c02d00@(G/sw32)  32'sh5
    1:2: VAR 0x55b3a9cf0a00 <e18381> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__write_register_execute_mux__DOT__control PORT
    1:2: VAR 0x55b3a9cf0bc0 <e18382> {k7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x55b3a9cf0d80 <e18383> {k8} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x55b3a9cf0f40 <e18384> {k10} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x55b3a9cf1100 <e18390> {k13} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: COND 0x55b3a9cf11c0 <e18388> {k13} @dt=0x55b3a9a12120@(G/w5)
    1:2:1:1: VARREF 0x55b3a9cf1280 <e18385> {k13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55b3a9cb7520 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:1:2: VARREF 0x55b3a9cf13d0 <e18386> {k13} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55b3a9cb9020 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:1:3: VARREF 0x55b3a9cf14f0 <e18387> {k13} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x55b3a9cf1610 <e18389> {k13} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute [LV] => VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2: ASSIGNALIAS 0x55b3a9cf1750 <e21889#> {l6} @dt=0x55b3a9a44260@(G/w2)
    1:2:1: VARREF 0x55b3a9cf1810 <e21886#> {l6} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x55b3a9cf1950 <e21887#> {l6} @dt=0x55b3a9a44260@(G/w2)  register_file_output_A_execute_mux__DOT__control [LV] => VAR 0x55b3a9cf2d90 <e18423> {l6} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x55b3a9cf1a70 <e21898#> {l7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf1b30 <e21895#> {l7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2: VARREF 0x55b3a9cf1c80 <e21896#> {l7} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_execute_mux__DOT__input_0 [LV] => VAR 0x55b3a9cf2f50 <e18424> {l7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf1da0 <e21907#> {l8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf1e60 <e21904#> {l8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x55b3a9cf1fa0 <e21905#> {l8} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_execute_mux__DOT__input_1 [LV] => VAR 0x55b3a9cf3110 <e18425> {l8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf20c0 <e21916#> {l9} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf2180 <e21913#> {l9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55b3a9cf22c0 <e21914#> {l9} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_execute_mux__DOT__input_2 [LV] => VAR 0x55b3a9cf32d0 <e18426> {l9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf23e0 <e21925#> {l10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf24a0 <e21922#> {l10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x55b3a9cf25e0 <e21923#> {l10} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_execute_mux__DOT__input_3 [LV] => VAR 0x55b3a9cf3490 <e18427> {l10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_3 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf2700 <e21934#> {l12} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf27c0 <e21931#> {l12} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x55b3a9cf2900 <e21932#> {l12} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_execute_mux__DOT__resolved [LV] => VAR 0x55b3a9cf3650 <e18428> {l12} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__resolved PORT
    1:2: VAR 0x55b3a9cf2a20 <e21936#> {l3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9cf2be0 <e18421> {c286} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2: VAR 0x55b3a9cf2d90 <e18423> {l6} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__control PORT
    1:2: VAR 0x55b3a9cf2f50 <e18424> {l7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x55b3a9cf3110 <e18425> {l8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x55b3a9cf32d0 <e18426> {l9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_2 PORT
    1:2: VAR 0x55b3a9cf3490 <e18427> {l10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_3 PORT
    1:2: VAR 0x55b3a9cf3650 <e18428> {l12} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__resolved PORT
    1:2: ALWAYS 0x55b3a9cf3810 <e6276> {l15} [always_comb]
    1:2:2: CASE 0x55b3a9cf38d0 <e20114> {l16}
    1:2:2:1: VARREF 0x55b3a9cf39a0 <e18429> {l16} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9cf3ae0 <e6234> {l17}
    1:2:2:2:1: CONST 0x55b3a9cf3ba0 <e18430> {l17} @dt=0x55b3a9a44260@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x55b3a9cf3d50 <e18433> {l17} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9cf3e10 <e18431> {l17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55b3a9cb8120 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9cf3f60 <e18432> {l17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9cf40a0 <e6247> {l18}
    1:2:2:2:1: CONST 0x55b3a9cf4160 <e18434> {l18} @dt=0x55b3a9a44260@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x55b3a9cf4310 <e18437> {l18} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9cf43d0 <e18435> {l18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x55b3a9cf4510 <e18436> {l18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9cf4650 <e6260> {l19}
    1:2:2:2:1: CONST 0x55b3a9cf4710 <e18438> {l19} @dt=0x55b3a9a44260@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x55b3a9cf48c0 <e18441> {l19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9cf4980 <e18439> {l19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x55b3a9cf4ac0 <e18440> {l19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9cf4c00 <e6273> {l20}
    1:2:2:2:1: CONST 0x55b3a9cf4cc0 <e18442> {l20} @dt=0x55b3a9a44260@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x55b3a9cf4e70 <e18445> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9cf4f30 <e18443> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x55b3a9cf5070 <e18444> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2: ASSIGNALIAS 0x55b3a9cf51b0 <e21950#> {l6} @dt=0x55b3a9a44260@(G/w2)
    1:2:1: VARREF 0x55b3a9cf5270 <e21947#> {l6} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x55b3a9cf53b0 <e21948#> {l6} @dt=0x55b3a9a44260@(G/w2)  register_file_output_B_execute_mux__DOT__control [LV] => VAR 0x55b3a9cf67f0 <e18423> {l6} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x55b3a9cf54d0 <e21959#> {l7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf5590 <e21956#> {l7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2: VARREF 0x55b3a9cf56e0 <e21957#> {l7} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_execute_mux__DOT__input_0 [LV] => VAR 0x55b3a9cf69b0 <e18424> {l7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf5800 <e21968#> {l8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf58c0 <e21965#> {l8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x55b3a9cf5a00 <e21966#> {l8} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_execute_mux__DOT__input_1 [LV] => VAR 0x55b3a9cf6b70 <e18425> {l8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf5b20 <e21977#> {l9} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf5be0 <e21974#> {l9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55b3a9cf5d20 <e21975#> {l9} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_execute_mux__DOT__input_2 [LV] => VAR 0x55b3a9cf6d30 <e18426> {l9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf5e40 <e21986#> {l10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf5f00 <e21983#> {l10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x55b3a9cf6040 <e21984#> {l10} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_execute_mux__DOT__input_3 [LV] => VAR 0x55b3a9cf6ef0 <e18427> {l10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_3 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf6160 <e21995#> {l12} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf6220 <e21992#> {l12} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x55b3a9cf6360 <e21993#> {l12} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_execute_mux__DOT__resolved [LV] => VAR 0x55b3a9cf70b0 <e18428> {l12} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__resolved PORT
    1:2: VAR 0x55b3a9cf6480 <e21997#> {l3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9cf6640 <e18421> {c286} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2: VAR 0x55b3a9cf67f0 <e18423> {l6} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__control PORT
    1:2: VAR 0x55b3a9cf69b0 <e18424> {l7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x55b3a9cf6b70 <e18425> {l8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x55b3a9cf6d30 <e18426> {l9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_2 PORT
    1:2: VAR 0x55b3a9cf6ef0 <e18427> {l10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_3 PORT
    1:2: VAR 0x55b3a9cf70b0 <e18428> {l12} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__resolved PORT
    1:2: ALWAYS 0x55b3a9cf7270 <e6276> {l15} [always_comb]
    1:2:2: CASE 0x55b3a9cf7330 <e20114> {l16}
    1:2:2:1: VARREF 0x55b3a9cf7400 <e18429> {l16} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9cf7540 <e6234> {l17}
    1:2:2:2:1: CONST 0x55b3a9cf7600 <e18430> {l17} @dt=0x55b3a9a44260@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x55b3a9cf77b0 <e18433> {l17} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9cf7870 <e18431> {l17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55b3a9cb82a0 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9cf79c0 <e18432> {l17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9cf7b00 <e6247> {l18}
    1:2:2:2:1: CONST 0x55b3a9cf7bc0 <e18434> {l18} @dt=0x55b3a9a44260@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x55b3a9cf7d70 <e18437> {l18} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9cf7e30 <e18435> {l18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x55b3a9cf7f70 <e18436> {l18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9cf80b0 <e6260> {l19}
    1:2:2:2:1: CONST 0x55b3a9cf8170 <e18438> {l19} @dt=0x55b3a9a44260@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x55b3a9cf8320 <e18441> {l19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9cf83e0 <e18439> {l19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x55b3a9cf8520 <e18440> {l19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9cf8660 <e6273> {l20}
    1:2:2:2:1: CONST 0x55b3a9cf8720 <e18442> {l20} @dt=0x55b3a9a44260@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x55b3a9cf88d0 <e18445> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9cf8990 <e18443> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x55b3a9cf8ad0 <e18444> {l20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2: ASSIGNALIAS 0x55b3a9cf8c10 <e22011#> {k6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9cf8cd0 <e22008#> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x55b3a9cf8e10 <e22009#> {k6} @dt=0x55b3a99e1a00@(G/w1)  source_B_ALU_mux__DOT__control [LV] => VAR 0x55b3a9cf9bf0 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__source_B_ALU_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x55b3a9cf8f30 <e22020#> {k7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf8ff0 <e22017#> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x55b3a9cf9130 <e22018#> {k7} @dt=0x55b3a99ffb00@(G/w32)  source_B_ALU_mux__DOT__input_0 [LV] => VAR 0x55b3a9cf9da0 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf9250 <e22029#> {k8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf9310 <e22026#> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x55b3a9cf9450 <e22027#> {k8} @dt=0x55b3a99ffb00@(G/w32)  source_B_ALU_mux__DOT__input_1 [LV] => VAR 0x55b3a9cf9f50 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55b3a9cf9570 <e22038#> {k10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cf9630 <e22035#> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x55b3a9cf9770 <e22036#> {k10} @dt=0x55b3a99ffb00@(G/w32)  source_B_ALU_mux__DOT__resolved [LV] => VAR 0x55b3a9cfa100 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__resolved PORT
    1:2: VAR 0x55b3a9cf9890 <e22040#> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9cf9a40 <e18400> {c173} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2: VAR 0x55b3a9cf9bf0 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__source_B_ALU_mux__DOT__control PORT
    1:2: VAR 0x55b3a9cf9da0 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_0 PORT
    1:2: VAR 0x55b3a9cf9f50 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_1 PORT
    1:2: VAR 0x55b3a9cfa100 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x55b3a9cfa2b0 <e18411> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9cfa370 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9cfa430 <e18406> {k13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55b3a9cb7b20 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:1:2: VARREF 0x55b3a9cfa570 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55b3a9cb91a0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:1:3: VARREF 0x55b3a9cfa6b0 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x55b3a9cfa7f0 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [LV] => VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2: ASSIGNALIAS 0x55b3a9cfa930 <e22054#> {e4} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:1: VARREF 0x55b3a9cfa9f0 <e22051#> {e4} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x55b3a9cfab30 <e22052#> {e4} @dt=0x55b3a9a0dbe0@(G/w6)  alu__DOT__ALU_operation [LV] => VAR 0x55b3a9cfbbf0 <e22101#> {e4} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__alu__DOT__ALU_operation PORT
    1:2: ASSIGNALIAS 0x55b3a9cfac50 <e22063#> {e5} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cfad10 <e22060#> {e5} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x55b3a9cfae50 <e22061#> {e5} @dt=0x55b3a99ffb00@(G/w32)  alu__DOT__input_1 [LV] => VAR 0x55b3a9cfbd90 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__alu__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55b3a9cfaf70 <e22072#> {e6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cfb030 <e22069#> {e6} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x55b3a9cfb170 <e22070#> {e6} @dt=0x55b3a99ffb00@(G/w32)  alu__DOT__input_2 [LV] => VAR 0x55b3a9cfbf30 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__alu__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x55b3a9cfb290 <e22081#> {e8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cfb350 <e22078#> {e8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x55b3a9cfb490 <e22079#> {e8} @dt=0x55b3a99ffb00@(G/w32)  alu__DOT__ALU_output [LV] => VAR 0x55b3a9cfc0d0 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_output PORT
    1:2: ASSIGNALIAS 0x55b3a9cfb5b0 <e22090#> {e9} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cfb670 <e22087#> {e9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55b3a9cb8a20 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x55b3a9cfb7b0 <e22088#> {e9} @dt=0x55b3a99ffb00@(G/w32)  alu__DOT__ALU_HI_output [LV] => VAR 0x55b3a9cfc270 <e17444> {e9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_HI_output PORT
    1:2: ASSIGNALIAS 0x55b3a9cfb8d0 <e22099#> {e10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9cfb990 <e22096#> {e10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55b3a9cb8ba0 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x55b3a9cfbad0 <e22097#> {e10} @dt=0x55b3a99ffb00@(G/w32)  alu__DOT__ALU_LO_output [LV] => VAR 0x55b3a9cfc410 <e17445> {e10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x55b3a9cfbbf0 <e22101#> {e4} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__alu__DOT__ALU_operation PORT
    1:2: VAR 0x55b3a9cfbd90 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__alu__DOT__input_1 PORT
    1:2: VAR 0x55b3a9cfbf30 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__alu__DOT__input_2 PORT
    1:2: VAR 0x55b3a9cfc0d0 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_output PORT
    1:2: VAR 0x55b3a9cfc270 <e17444> {e9} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_HI_output PORT
    1:2: VAR 0x55b3a9cfc410 <e17445> {e10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x55b3a9cfc5b0 <e17446> {e14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2: VAR 0x55b3a9cfc750 <e14780> {e15} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: VAR 0x55b3a9cfc920 <e17447> {e16} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: VAR 0x55b3a9cfcaf0 <e17448> {e17} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 VAR
    1:2: VAR 0x55b3a9cfccc0 <e17449> {e18} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 VAR
    1:2: VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x55b3a9cfd060 <e17464> {e21} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9cfd120 <e17462> {e21} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9cfd1f0 <e17451> {e21} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:1:2: CONST 0x55b3a9cfd330 <e14860> {e21} @dt=0x55b3a9bef7e0@(G/sw5)  5'h6
    1:2:1:3: CONST 0x55b3a9cfd4e0 <e17461> {e21} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9cfd690 <e17463> {e21} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [LV] => VAR 0x55b3a9cfc5b0 <e17446> {e14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2: ASSIGNW 0x55b3a9cfd7d0 <e14866> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:1: CONCAT 0x55b3a9cfd890 <e19952> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:1:1: REPLICATE 0x55b3a9cfd950 <e17487> {e22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1:1: SEL 0x55b3a9cfda10 <e17476> {e22} @dt=0x55b3a99e1a00@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x55b3a9cfdae0 <e17465> {e22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x55b3a9cfdc20 <e14904> {e22} @dt=0x55b3a9bef7e0@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x55b3a9cfddd0 <e17475> {e22} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55b3a9cfdf80 <e17486> {e22} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x55b3a9cfe130 <e19945> {e22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x55b3a9cfe270 <e14865> {e22} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 [LV] => VAR 0x55b3a9cfc750 <e14780> {e15} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: ASSIGNW 0x55b3a9cfe3c0 <e17542> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:1: CONCAT 0x55b3a9cfe480 <e19965> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:1:1: REPLICATE 0x55b3a9cfe540 <e17525> {e23} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1:1: SEL 0x55b3a9cfe600 <e17514> {e23} @dt=0x55b3a99e1a00@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x55b3a9cfe6d0 <e17503> {e23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x55b3a9cfe810 <e14999> {e23} @dt=0x55b3a9bef7e0@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x55b3a9cfe9c0 <e17513> {e23} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55b3a9cfeb70 <e17524> {e23} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x55b3a9cfed20 <e19958> {e23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x55b3a9cfee60 <e17541> {e23} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 [LV] => VAR 0x55b3a9cfc920 <e17447> {e16} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: ASSIGNW 0x55b3a9cfefb0 <e17560> {e24} @dt=0x55b3a9a90910@(G/w64)
    1:2:1: EXTEND 0x55b3a9cff070 <e19981> {e24} @dt=0x55b3a9a90910@(G/w64)
    1:2:1:1: VARREF 0x55b3a9cff130 <e19972> {e24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x55b3a9cff270 <e17559> {e24} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 [LV] => VAR 0x55b3a9cfcaf0 <e17448> {e17} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 VAR
    1:2: ASSIGNW 0x55b3a9cff3c0 <e17578> {e25} @dt=0x55b3a9a90910@(G/w64)
    1:2:1: EXTEND 0x55b3a9cff480 <e19997> {e25} @dt=0x55b3a9a90910@(G/w64)
    1:2:1:1: VARREF 0x55b3a9cff540 <e19988> {e25} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x55b3a9cff680 <e17577> {e25} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 [LV] => VAR 0x55b3a9cfccc0 <e17449> {e18} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 VAR
    1:2: ALWAYS 0x55b3a9cff7d0 <e4251> {e29} [always_comb]
    1:2:2: ASSIGN 0x55b3a9cff890 <e20075> {e30} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: CONST 0x55b3a9cff950 <e20483> {e30} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2: VARREF 0x55b3a9cffb00 <e17591> {e30} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x55b3a9cffc40 <e17606> {e31} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:1: CONST 0x55b3a9cffd00 <e20493> {e31} @dt=0x55b3a9a90910@(G/w64)  64'h0
    1:2:2:2: VARREF 0x55b3a9cffeb0 <e17605> {e31} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2: CASE 0x55b3a9d00000 <e4205> {e32}
    1:2:2:1: VARREF 0x55b3a9d000d0 <e17607> {e32} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55b3a9cb7ca0 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d00210 <e3365> {e33}
    1:2:2:2:1: CONST 0x55b3a9d002d0 <e17608> {e33} @dt=0x55b3a9a0dbe0@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x55b3a9d00480 <e17613> {e33} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x55b3a9d00540 <e17611> {e33} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d00600 <e17609> {e33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d00740 <e17610> {e33} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [RV] <- VAR 0x55b3a9cfc5b0 <e17446> {e14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d00880 <e17612> {e33} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d009c0 <e3382> {e34}
    1:2:2:2:1: CONST 0x55b3a9d00a80 <e17614> {e34} @dt=0x55b3a9a0dbe0@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x55b3a9d00c30 <e17619> {e34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b3a9d00cf0 <e17617> {e34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d00db0 <e17615> {e34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d00ef0 <e17616> {e34} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [RV] <- VAR 0x55b3a9cfc5b0 <e17446> {e14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d01030 <e17618> {e34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d01170 <e3399> {e35}
    1:2:2:2:1: CONST 0x55b3a9d01230 <e17620> {e35} @dt=0x55b3a9a0dbe0@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x55b3a9d013e0 <e17625> {e35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b3a9d014a0 <e17623> {e35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d01560 <e17621> {e35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d016a0 <e17622> {e35} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [RV] <- VAR 0x55b3a9cfc5b0 <e17446> {e14} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d017e0 <e17624> {e35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d01920 <e3432> {e36}
    1:2:2:2:1: CONST 0x55b3a9d019e0 <e17626> {e36} @dt=0x55b3a9a0dbe0@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55b3a9d01b90 <e17642> {e36} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x55b3a9d01c50 <e17640> {e36} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d01d10 <e17627> {e36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x55b3a9d01e50 <e17639> {e36} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55b3a9d01f20 <e17628> {e36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x55b3a9d02060 <e15187> {e36} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55b3a9d02210 <e17638> {e36} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55b3a9d023c0 <e17641> {e36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d02500 <e3465> {e37}
    1:2:2:2:1: CONST 0x55b3a9d025c0 <e17643> {e37} @dt=0x55b3a9a0dbe0@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55b3a9d02770 <e17659> {e37} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b3a9d02830 <e17657> {e37} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d028f0 <e17644> {e37} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x55b3a9d02a30 <e17656> {e37} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55b3a9d02b00 <e17645> {e37} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x55b3a9d02c40 <e15238> {e37} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55b3a9d02df0 <e17655> {e37} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55b3a9d02fa0 <e17658> {e37} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d030e0 <e3498> {e38}
    1:2:2:2:1: CONST 0x55b3a9d031a0 <e17660> {e38} @dt=0x55b3a9a0dbe0@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55b3a9d03350 <e17676> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b3a9d03410 <e17674> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d034d0 <e17661> {e38} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x55b3a9d03610 <e17673> {e38} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55b3a9d036e0 <e17662> {e38} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x55b3a9d03820 <e15289> {e38} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55b3a9d039d0 <e17672> {e38} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55b3a9d03b80 <e17675> {e38} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d03cc0 <e3511> {e39}
    1:2:2:2:1: CONST 0x55b3a9d03d80 <e17677> {e39} @dt=0x55b3a9a0dbe0@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x55b3a9d03f30 <e17680> {e39} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9d03ff0 <e17678> {e39} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d04130 <e17679> {e39} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d04270 <e3524> {e40}
    1:2:2:2:1: CONST 0x55b3a9d04330 <e17681> {e40} @dt=0x55b3a9a0dbe0@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x55b3a9d044e0 <e17684> {e40} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9d045a0 <e17682> {e40} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d046e0 <e17683> {e40} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d04820 <e3537> {e41}
    1:2:2:2:1: CONST 0x55b3a9d048e0 <e17685> {e41} @dt=0x55b3a9a0dbe0@(G/w6)  6'h10
    1:2:2:2:2: ASSIGN 0x55b3a9d04a90 <e17688> {e41} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9d04b50 <e17686> {e41} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d04c90 <e17687> {e41} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d04dd0 <e3550> {e42}
    1:2:2:2:1: CONST 0x55b3a9d04e90 <e17689> {e42} @dt=0x55b3a9a0dbe0@(G/w6)  6'h11
    1:2:2:2:2: ASSIGN 0x55b3a9d05040 <e17692> {e42} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9d05100 <e17690> {e42} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d05240 <e17691> {e42} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d05380 <e3563> {e43}
    1:2:2:2:1: CONST 0x55b3a9d05440 <e17693> {e43} @dt=0x55b3a9a0dbe0@(G/w6)  6'h12
    1:2:2:2:2: ASSIGN 0x55b3a9d055f0 <e17696> {e43} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9d056b0 <e17694> {e43} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d057f0 <e17695> {e43} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d05930 <e3576> {e44}
    1:2:2:2:1: CONST 0x55b3a9d059f0 <e17697> {e44} @dt=0x55b3a9a0dbe0@(G/w6)  6'h13
    1:2:2:2:2: ASSIGN 0x55b3a9d05ba0 <e17700> {e44} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9d05c60 <e17698> {e44} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d05da0 <e17699> {e44} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d05ee0 <e3597> {e45}
    1:2:2:2:1: CONST 0x55b3a9d05fa0 <e17701> {e45} @dt=0x55b3a9a0dbe0@(G/w6)  6'h18
    1:2:2:2:2: ASSIGN 0x55b3a9d06150 <e17703> {e45} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: MULS 0x55b3a9d06210 <e15352> {e45} @dt=0x55b3a9bf9d90@(G/sw64)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d062d0 <e16886> {e45} @dt=0x55b3a9bf9d90@(G/sw64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 [RV] <- VAR 0x55b3a9cfc750 <e14780> {e15} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d06420 <e16890> {e45} @dt=0x55b3a9bf9d90@(G/sw64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 [RV] <- VAR 0x55b3a9cfc920 <e17447> {e16} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d06570 <e17702> {e45} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b3a9d066c0 <e3614> {e46}
    1:2:2:2:1: CONST 0x55b3a9d06780 <e17704> {e46} @dt=0x55b3a9a0dbe0@(G/w6)  6'h19
    1:2:2:2:2: ASSIGN 0x55b3a9d06930 <e17709> {e46} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: MUL 0x55b3a9d069f0 <e17707> {e46} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d06ab0 <e17705> {e46} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 [RV] <- VAR 0x55b3a9cfcaf0 <e17448> {e17} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d06c00 <e17706> {e46} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 [RV] <- VAR 0x55b3a9cfccc0 <e17449> {e18} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d06d50 <e17708> {e46} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b3a9d06ea0 <e3728> {e47}
    1:2:2:2:1: CONST 0x55b3a9d06f60 <e17710> {e47} @dt=0x55b3a9a0dbe0@(G/w6)  6'h1a
    1:2:2:2:2: ASSIGN 0x55b3a9d07110 <e20069> {e48} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55b3a9d071d0 <e20003> {e48} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:1: DIVS 0x55b3a9d07290 <e17713> {e48} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:2:2:2:1:1:1: VARREF 0x55b3a9d07350 <e17711> {e48} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55b3a9d07490 <e17712> {e48} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55b3a9d075d0 <e19203> {e48} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a9d07780 <e17729> {e48} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x55b3a9d078d0 <e17752> {e49} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: ADD 0x55b3a9d07990 <e17750> {e49} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d07a50 <e17731> {e49} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x55b3a9d07ba0 <e20019> {e49} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:2:1: MODDIVS 0x55b3a9d07c60 <e20010> {e49} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:2:2:2:1:2:1:1: VARREF 0x55b3a9d07d20 <e17744> {e49} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x55b3a9d07e60 <e17745> {e49} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d07fa0 <e17751> {e49} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b3a9d080f0 <e3834> {e51}
    1:2:2:2:1: CONST 0x55b3a9d081b0 <e17753> {e51} @dt=0x55b3a9a0dbe0@(G/w6)  6'h1b
    1:2:2:2:2: ASSIGN 0x55b3a9d08360 <e20072> {e52} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55b3a9d08420 <e20025> {e52} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:1: DIV 0x55b3a9d084e0 <e17756> {e52} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x55b3a9d085a0 <e17754> {e52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55b3a9d086e0 <e17755> {e52} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55b3a9d08820 <e19227> {e52} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a9d089d0 <e17772> {e52} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x55b3a9d08b20 <e17795> {e53} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: ADD 0x55b3a9d08be0 <e17793> {e53} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d08ca0 <e17774> {e53} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x55b3a9d08df0 <e20041> {e53} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:2:1: MODDIV 0x55b3a9d08eb0 <e20032> {e53} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:2:1:1: VARREF 0x55b3a9d08f70 <e17787> {e53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x55b3a9d090b0 <e17788> {e53} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d091f0 <e17794> {e53} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b3a9d09340 <e3855> {e55}
    1:2:2:2:1: CONST 0x55b3a9d09400 <e17796> {e55} @dt=0x55b3a9a0dbe0@(G/w6)  6'h20
    1:2:2:2:2: ASSIGN 0x55b3a9d095b0 <e17801> {e55} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: ADD 0x55b3a9d09670 <e17799> {e55} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d09730 <e17797> {e55} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d09870 <e17798> {e55} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d099b0 <e17800> {e55} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d09af0 <e3872> {e56}
    1:2:2:2:1: CONST 0x55b3a9d09bb0 <e17802> {e56} @dt=0x55b3a9a0dbe0@(G/w6)  6'h21
    1:2:2:2:2: ASSIGN 0x55b3a9d09d60 <e17807> {e56} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: ADD 0x55b3a9d09e20 <e17805> {e56} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d09ee0 <e17803> {e56} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d0a020 <e17804> {e56} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d0a160 <e17806> {e56} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d0a2a0 <e3893> {e57}
    1:2:2:2:1: CONST 0x55b3a9d0a360 <e17808> {e57} @dt=0x55b3a9a0dbe0@(G/w6)  6'h22
    1:2:2:2:2: ASSIGN 0x55b3a9d0a510 <e17813> {e57} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SUB 0x55b3a9d0a5d0 <e17811> {e57} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d0a690 <e17809> {e57} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d0a7d0 <e17810> {e57} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d0a910 <e17812> {e57} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d0aa50 <e3910> {e58}
    1:2:2:2:1: CONST 0x55b3a9d0ab10 <e17814> {e58} @dt=0x55b3a9a0dbe0@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x55b3a9d0acc0 <e17819> {e58} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SUB 0x55b3a9d0ad80 <e17817> {e58} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d0ae40 <e17815> {e58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d0af80 <e17816> {e58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d0b0c0 <e17818> {e58} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d0b200 <e3927> {e59}
    1:2:2:2:1: CONST 0x55b3a9d0b2c0 <e17820> {e59} @dt=0x55b3a9a0dbe0@(G/w6)  6'h24
    1:2:2:2:2: ASSIGN 0x55b3a9d0b470 <e17825> {e59} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: AND 0x55b3a9d0b530 <e17823> {e59} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d0b5f0 <e17821> {e59} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d0b730 <e17822> {e59} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d0b870 <e17824> {e59} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d0b9b0 <e3944> {e60}
    1:2:2:2:1: CONST 0x55b3a9d0ba70 <e17826> {e60} @dt=0x55b3a9a0dbe0@(G/w6)  6'h25
    1:2:2:2:2: ASSIGN 0x55b3a9d0bc20 <e17831> {e60} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: OR 0x55b3a9d0bce0 <e17829> {e60} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d0bda0 <e17827> {e60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d0bee0 <e17828> {e60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d0c020 <e17830> {e60} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d0c160 <e3961> {e61}
    1:2:2:2:1: CONST 0x55b3a9d0c220 <e17832> {e61} @dt=0x55b3a9a0dbe0@(G/w6)  6'h26
    1:2:2:2:2: ASSIGN 0x55b3a9d0c3d0 <e17837> {e61} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: XNOR 0x55b3a9d0c490 <e17835> {e61} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9d0c550 <e17833> {e61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9d0c690 <e17834> {e61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d0c7d0 <e17836> {e61} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d0c910 <e3980> {e62}
    1:2:2:2:1: CONST 0x55b3a9d0c9d0 <e17838> {e62} @dt=0x55b3a9a0dbe0@(G/w6)  6'h27
    1:2:2:2:2: ASSIGN 0x55b3a9d0cb80 <e17844> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: NOT 0x55b3a9d0cc40 <e17842> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: OR 0x55b3a9d0cd00 <e17841> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x55b3a9d0cdc0 <e17839> {e62} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55b3a9d0cf00 <e17840> {e62} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d0d040 <e17843> {e62} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d0d180 <e4074> {e63}
    1:2:2:2:1: CONST 0x55b3a9d0d240 <e17845> {e63} @dt=0x55b3a9a0dbe0@(G/w6)  6'h2a
    1:2:2:2:2: ASSIGN 0x55b3a9d0d3f0 <e17878> {e63} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: COND 0x55b3a9d0d4b0 <e17876> {e63} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: LTS 0x55b3a9d0d570 <e17848> {e63} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x55b3a9d0d630 <e17846> {e63} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55b3a9d0d770 <e17847> {e63} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55b3a9d0d8b0 <e19275> {e63} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x55b3a9d0da60 <e19287> {e63} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a9d0dc10 <e17877> {e63} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d0dd50 <e4165> {e64}
    1:2:2:2:1: CONST 0x55b3a9d0de10 <e17879> {e64} @dt=0x55b3a9a0dbe0@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x55b3a9d0dfc0 <e17912> {e64} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: COND 0x55b3a9d0e080 <e17910> {e64} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: LT 0x55b3a9d0e140 <e17882> {e64} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x55b3a9d0e200 <e17880> {e64} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55b3a9cb8420 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55b3a9d0e340 <e17881> {e64} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55b3a9d0e480 <e19323> {e64} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x55b3a9d0e630 <e19335> {e64} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a9d0e7e0 <e17911> {e64} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d0e920 <e4178> {e65}
    1:2:2:2:1: CONST 0x55b3a9d0e9e0 <e17913> {e65} @dt=0x55b3a9a0dbe0@(G/w6)  6'h3f
    1:2:2:2:2: ASSIGN 0x55b3a9d0eb90 <e17916> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9d0ec50 <e17914> {e65} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55b3a9cb85a0 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55b3a9d0ed90 <e17915> {e65} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55b3a9d0eed0 <e4204> {e66}
    1:2:2:2:2: ASSIGN 0x55b3a9d0ef90 <e17930> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: CONST 0x55b3a9d0f050 <e20590> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a9d0f200 <e17929> {e66} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x55b3a9d0f340 <e17944> {e68} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: SEL 0x55b3a9d0f400 <e17942> {e68} @dt=0x55b3a99ffb00@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x55b3a9d0f4d0 <e17931> {e68} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x55b3a9d0f620 <e15743> {e68} @dt=0x55b3a9bfd670@(G/sw6)  6'h20
    1:2:2:1:3: CONST 0x55b3a9d0f7d0 <e17941> {e68} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:2:2: VARREF 0x55b3a9d0f980 <e17943> {e68} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [LV] => VAR 0x55b3a9cb8a20 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2: ASSIGN 0x55b3a9d0fac0 <e17958> {e69} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: SEL 0x55b3a9d0fb80 <e17956> {e69} @dt=0x55b3a99ffb00@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x55b3a9d0fc50 <e17945> {e69} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55b3a9cfce90 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x55b3a9d0fda0 <e15790> {e69} @dt=0x55b3a9bfd670@(G/sw6)  6'h0
    1:2:2:1:3: CONST 0x55b3a9d0ff50 <e17955> {e69} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:2:2: VARREF 0x55b3a9d10100 <e17957> {e69} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [LV] => VAR 0x55b3a9cb8ba0 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: ASSIGNALIAS 0x55b3a9d10240 <e22115#> {q3} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d10300 <e22112#> {q3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x55b3a9d10420 <e22113#> {q3} @dt=0x55b3a99e1a00@(G/w1)  execute_memory_register__DOT__clk [LV] => VAR 0x55b3a9d14040 <e22279#> {q3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55b3a9d10540 <e22124#> {q6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d10600 <e22121#> {q6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2: VARREF 0x55b3a9d10740 <e22122#> {q6} @dt=0x55b3a99e1a00@(G/w1)  execute_memory_register__DOT__register_write_execute [LV] => VAR 0x55b3a9d141f0 <e18797> {q6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d10880 <e22133#> {q7} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d10940 <e22130#> {q7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x55b3a9d10a90 <e22131#> {q7} @dt=0x55b3a99e1a00@(G/w1)  execute_memory_register__DOT__memory_to_register_execute [LV] => VAR 0x55b3a9d143d0 <e18798> {q7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d10be0 <e22142#> {q8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d10ca0 <e22139#> {q8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55b3a9cb7820 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x55b3a9d10de0 <e22140#> {q8} @dt=0x55b3a99e1a00@(G/w1)  execute_memory_register__DOT__memory_write_execute [LV] => VAR 0x55b3a9d145d0 <e18799> {q8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d10f20 <e22151#> {q9} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d10fe0 <e22148#> {q9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55b3a9cb7e20 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2: VARREF 0x55b3a9d11130 <e22149#> {q9} @dt=0x55b3a99e1a00@(G/w1)  execute_memory_register__DOT__hi_lo_register_write_execute [LV] => VAR 0x55b3a9d147b0 <e18800> {q9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d11280 <e22160#> {q11} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d11340 <e22157#> {q11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2: VARREF 0x55b3a9d11480 <e22158#> {q11} @dt=0x55b3a99e1a00@(G/w1)  execute_memory_register__DOT__register_write_memory [LV] => VAR 0x55b3a9d149b0 <e18801> {q11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d115c0 <e22169#> {q12} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d11680 <e22166#> {q12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x55b3a9d117d0 <e22167#> {q12} @dt=0x55b3a99e1a00@(G/w1)  execute_memory_register__DOT__memory_to_register_memory [LV] => VAR 0x55b3a9d14b90 <e18802> {q12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d11920 <e22178#> {q13} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d119e0 <e22175#> {q13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55b3a9cb97a0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2: VARREF 0x55b3a9d11b20 <e22176#> {q13} @dt=0x55b3a99e1a00@(G/w1)  execute_memory_register__DOT__memory_write_memory [LV] => VAR 0x55b3a9d14d80 <e18803> {q13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d11c60 <e22187#> {q14} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d11d20 <e22184#> {q14} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55b3a9cb9920 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2: VARREF 0x55b3a9d11e70 <e22185#> {q14} @dt=0x55b3a99e1a00@(G/w1)  execute_memory_register__DOT__hi_lo_register_write_memory [LV] => VAR 0x55b3a9d14f60 <e18804> {q14} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d11fc0 <e22196#> {q17} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d12080 <e22193#> {q17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x55b3a9d121c0 <e22194#> {q17} @dt=0x55b3a99ffb00@(G/w32)  execute_memory_register__DOT__ALU_output_execute [LV] => VAR 0x55b3a9d15160 <e18805> {q17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d12300 <e22205#> {q18} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d123c0 <e22202#> {q18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55b3a9cb8a20 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x55b3a9d12500 <e22203#> {q18} @dt=0x55b3a99ffb00@(G/w32)  execute_memory_register__DOT__ALU_HI_output_execute [LV] => VAR 0x55b3a9d15340 <e18806> {q18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d12640 <e22214#> {q19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d12700 <e22211#> {q19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55b3a9cb8ba0 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x55b3a9d12840 <e22212#> {q19} @dt=0x55b3a99ffb00@(G/w32)  execute_memory_register__DOT__ALU_LO_output_execute [LV] => VAR 0x55b3a9d15520 <e18807> {q19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d12980 <e22223#> {q20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d12a40 <e22220#> {q20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x55b3a9d12b80 <e22221#> {q20} @dt=0x55b3a99ffb00@(G/w32)  execute_memory_register__DOT__write_data_execute [LV] => VAR 0x55b3a9d15700 <e18808> {q20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d12cc0 <e22232#> {q21} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9d12d80 <e22229#> {q21} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2: VARREF 0x55b3a9d12ec0 <e22230#> {q21} @dt=0x55b3a9a12120@(G/w5)  execute_memory_register__DOT__write_register_execute [LV] => VAR 0x55b3a9d158e0 <e18809> {q21} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d13000 <e22241#> {q23} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d130c0 <e22238#> {q23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55b3a9d13200 <e22239#> {q23} @dt=0x55b3a99ffb00@(G/w32)  execute_memory_register__DOT__ALU_output_memory [LV] => VAR 0x55b3a9d15ac0 <e18810> {q23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d13340 <e22250#> {q24} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d13400 <e22247#> {q24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55b3a9cb9c20 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x55b3a9d13540 <e22248#> {q24} @dt=0x55b3a99ffb00@(G/w32)  execute_memory_register__DOT__ALU_HI_output_memory [LV] => VAR 0x55b3a9d15ca0 <e18811> {q24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d13680 <e22259#> {q25} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d13740 <e22256#> {q25} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55b3a9cb9da0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x55b3a9d13880 <e22257#> {q25} @dt=0x55b3a99ffb00@(G/w32)  execute_memory_register__DOT__ALU_LO_output_memory [LV] => VAR 0x55b3a9d15e80 <e18812> {q25} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d139c0 <e22268#> {q26} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d13a80 <e22265#> {q26} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55b3a9cba0a0 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2: VARREF 0x55b3a9d13bc0 <e22266#> {q26} @dt=0x55b3a99ffb00@(G/w32)  execute_memory_register__DOT__write_data_memory [LV] => VAR 0x55b3a9d16060 <e18813> {q26} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d13d00 <e22277#> {q27} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9d13dc0 <e22274#> {q27} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2: VARREF 0x55b3a9d13f00 <e22275#> {q27} @dt=0x55b3a9a12120@(G/w5)  execute_memory_register__DOT__write_register_memory [LV] => VAR 0x55b3a9d16240 <e18814> {q27} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: VAR 0x55b3a9d14040 <e22279#> {q3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__clk PORT
    1:2: VAR 0x55b3a9d141f0 <e18797> {q6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: VAR 0x55b3a9d143d0 <e18798> {q7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x55b3a9d145d0 <e18799> {q8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: VAR 0x55b3a9d147b0 <e18800> {q9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_execute PORT
    1:2: VAR 0x55b3a9d149b0 <e18801> {q11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: VAR 0x55b3a9d14b90 <e18802> {q12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x55b3a9d14d80 <e18803> {q13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: VAR 0x55b3a9d14f60 <e18804> {q14} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_memory PORT
    1:2: VAR 0x55b3a9d15160 <e18805> {q17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: VAR 0x55b3a9d15340 <e18806> {q18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: VAR 0x55b3a9d15520 <e18807> {q19} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: VAR 0x55b3a9d15700 <e18808> {q20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: VAR 0x55b3a9d158e0 <e18809> {q21} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: VAR 0x55b3a9d15ac0 <e18810> {q23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x55b3a9d15ca0 <e18811> {q24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x55b3a9d15e80 <e18812> {q25} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x55b3a9d16060 <e18813> {q26} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: VAR 0x55b3a9d16240 <e18814> {q27} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: ALWAYS 0x55b3a9d16420 <e8157> {q31} [always_ff]
    1:2:1: SENTREE 0x55b3a9d164e0 <e8101> {q31}
    1:2:1:1: SENITEM 0x55b3a9d165a0 <e8099> {q31} [POS]
    1:2:1:1:1: VARREF 0x55b3a9d16660 <e18815> {q31} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: ASSIGNDLY 0x55b3a9d16780 <e20138> {q32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a9d16840 <e18816> {q32} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2: VARREF 0x55b3a9d16980 <e18817> {q32} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory [LV] => VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2: ASSIGNDLY 0x55b3a9d16ac0 <e18821> {q33} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a9d16b80 <e18819> {q33} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2: VARREF 0x55b3a9d16cd0 <e18820> {q33} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory [LV] => VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: ASSIGNDLY 0x55b3a9d16e20 <e18824> {q34} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a9d16ee0 <e18822> {q34} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55b3a9cb7820 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:2: VARREF 0x55b3a9d17020 <e18823> {q34} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory [LV] => VAR 0x55b3a9cb97a0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2: ASSIGNDLY 0x55b3a9d17160 <e18827> {q35} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a9d17220 <e18825> {q35} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55b3a9cb7e20 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:2: VARREF 0x55b3a9d17370 <e18826> {q35} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [LV] => VAR 0x55b3a9cb9920 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2: ASSIGNDLY 0x55b3a9d174c0 <e18830> {q37} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a9d17580 <e18828> {q37} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55b3a9cb88a0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: VARREF 0x55b3a9d176c0 <e18829> {q37} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [LV] => VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: ASSIGNDLY 0x55b3a9d17800 <e18833> {q38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a9d178c0 <e18831> {q38} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55b3a9cb8a20 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2:2: VARREF 0x55b3a9d17a00 <e18832> {q38} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [LV] => VAR 0x55b3a9cb9c20 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2: ASSIGNDLY 0x55b3a9d17b40 <e18836> {q39} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a9d17c00 <e18834> {q39} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55b3a9cb8ba0 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2:2: VARREF 0x55b3a9d17d40 <e18835> {q39} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [LV] => VAR 0x55b3a9cb9da0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2: ASSIGNDLY 0x55b3a9d17e80 <e18839> {q40} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a9d17f40 <e18837> {q40} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55b3a9cb8720 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2: VARREF 0x55b3a9d18080 <e18838> {q40} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory [LV] => VAR 0x55b3a9cba0a0 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2: ASSIGNDLY 0x55b3a9d181c0 <e18842> {q41} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:1: VARREF 0x55b3a9d18280 <e18840> {q41} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2: VARREF 0x55b3a9d183c0 <e18841> {q41} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory [LV] => VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2: ASSIGNALIAS 0x55b3a9d18500 <e22293#> {s3} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d185c0 <e22290#> {s3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x55b3a9d186e0 <e22291#> {s3} @dt=0x55b3a99e1a00@(G/w1)  memory_writeback_register__DOT__clk [LV] => VAR 0x55b3a9d1bcc0 <e22439#> {s3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55b3a9d18800 <e22302#> {s6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d188c0 <e22299#> {s6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2: VARREF 0x55b3a9d18a00 <e22300#> {s6} @dt=0x55b3a99e1a00@(G/w1)  memory_writeback_register__DOT__register_write_memory [LV] => VAR 0x55b3a9d1be70 <e18887> {s6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d18b40 <e22311#> {s7} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d18c00 <e22308#> {s7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x55b3a9d18d50 <e22309#> {s7} @dt=0x55b3a99e1a00@(G/w1)  memory_writeback_register__DOT__memory_to_register_memory [LV] => VAR 0x55b3a9d1c050 <e18888> {s7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d18ea0 <e22320#> {s8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d18f60 <e22317#> {s8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55b3a9cb9920 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2: VARREF 0x55b3a9d190b0 <e22318#> {s8} @dt=0x55b3a99e1a00@(G/w1)  memory_writeback_register__DOT__hi_lo_register_write_memory [LV] => VAR 0x55b3a9d1c250 <e18889> {s8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d19200 <e22329#> {s10} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d192c0 <e22326#> {s10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x55b3a9d19410 <e22327#> {s10} @dt=0x55b3a99e1a00@(G/w1)  memory_writeback_register__DOT__register_write_writeback [LV] => VAR 0x55b3a9d1c450 <e18890> {s10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55b3a9d19560 <e22338#> {s11} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d19620 <e22335#> {s11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55b3a9cba520 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x55b3a9d19770 <e22336#> {s11} @dt=0x55b3a99e1a00@(G/w1)  memory_writeback_register__DOT__memory_to_register_writeback [LV] => VAR 0x55b3a9d1c650 <e18891> {s11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: ASSIGNALIAS 0x55b3a9d198c0 <e22347#> {s12} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d19980 <e22344#> {s12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55b3a9cba3a0 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2: VARREF 0x55b3a9d19ad0 <e22345#> {s12} @dt=0x55b3a99e1a00@(G/w1)  memory_writeback_register__DOT__hi_lo_register_write_writeback [LV] => VAR 0x55b3a9d1c850 <e18892> {s12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55b3a9d19c20 <e22356#> {s14} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d19ce0 <e22353#> {s14} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55b3a9d19e20 <e22354#> {s14} @dt=0x55b3a99ffb00@(G/w32)  memory_writeback_register__DOT__ALU_output_memory [LV] => VAR 0x55b3a9d1ca50 <e18893> {s14} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d19f60 <e22365#> {s15} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9d1a020 <e22362#> {s15} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2: VARREF 0x55b3a9d1a160 <e22363#> {s15} @dt=0x55b3a9a12120@(G/w5)  memory_writeback_register__DOT__write_register_memory [LV] => VAR 0x55b3a9d1cc30 <e18894> {s15} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d1a2a0 <e22374#> {s16} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d1a360 <e22371#> {s16} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55b3a9cb9c20 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x55b3a9d1a4a0 <e22372#> {s16} @dt=0x55b3a99ffb00@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_memory [LV] => VAR 0x55b3a9d1ce10 <e18895> {s16} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d1a5e0 <e22383#> {s17} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d1a6a0 <e22380#> {s17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55b3a9cb9da0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x55b3a9d1a7e0 <e22381#> {s17} @dt=0x55b3a99ffb00@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_memory [LV] => VAR 0x55b3a9d1cff0 <e18896> {s17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d1a920 <e22392#> {s18} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d1a9e0 <e22389#> {s18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_memory [RV] <- VAR 0x55b3a9cb9f20 <e17209> {c109} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2:2: VARREF 0x55b3a9d1ab20 <e22390#> {s18} @dt=0x55b3a99ffb00@(G/w32)  memory_writeback_register__DOT__read_data_memory [LV] => VAR 0x55b3a9d1d1d0 <e18897> {s18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d1ac60 <e22401#> {s20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d1ad20 <e22398#> {s20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55b3a9cbaca0 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x55b3a9d1ae60 <e22399#> {s20} @dt=0x55b3a99ffb00@(G/w32)  memory_writeback_register__DOT__ALU_output_writeback [LV] => VAR 0x55b3a9d1d3b0 <e18898> {s20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: ASSIGNALIAS 0x55b3a9d1afa0 <e22410#> {s21} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9d1b060 <e22407#> {s21} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x55b3a9d1b1b0 <e22408#> {s21} @dt=0x55b3a9a12120@(G/w5)  memory_writeback_register__DOT__write_register_writeback [LV] => VAR 0x55b3a9d1d590 <e18899> {s21} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x55b3a9d1b300 <e22419#> {s22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d1b3c0 <e22416#> {s22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x55b3a9d1b500 <e22417#> {s22} @dt=0x55b3a99ffb00@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_writeback [LV] => VAR 0x55b3a9d1d790 <e18900> {s22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: ASSIGNALIAS 0x55b3a9d1b640 <e22428#> {s23} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d1b700 <e22425#> {s23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x55b3a9d1b840 <e22426#> {s23} @dt=0x55b3a99ffb00@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_writeback [LV] => VAR 0x55b3a9d1d970 <e18901> {s23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: ASSIGNALIAS 0x55b3a9d1b980 <e22437#> {s24} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d1ba40 <e22434#> {s24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55b3a9cbae20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2: VARREF 0x55b3a9d1bb80 <e22435#> {s24} @dt=0x55b3a99ffb00@(G/w32)  memory_writeback_register__DOT__read_data_writeback [LV] => VAR 0x55b3a9d1db50 <e18902> {s24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_writeback PORT
    1:2: VAR 0x55b3a9d1bcc0 <e22439#> {s3} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__clk PORT
    1:2: VAR 0x55b3a9d1be70 <e18887> {s6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: VAR 0x55b3a9d1c050 <e18888> {s7} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x55b3a9d1c250 <e18889> {s8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_memory PORT
    1:2: VAR 0x55b3a9d1c450 <e18890> {s10} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: VAR 0x55b3a9d1c650 <e18891> {s11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: VAR 0x55b3a9d1c850 <e18892> {s12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_writeback PORT
    1:2: VAR 0x55b3a9d1ca50 <e18893> {s14} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x55b3a9d1cc30 <e18894> {s15} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: VAR 0x55b3a9d1ce10 <e18895> {s16} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x55b3a9d1cff0 <e18896> {s17} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x55b3a9d1d1d0 <e18897> {s18} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_memory PORT
    1:2: VAR 0x55b3a9d1d3b0 <e18898> {s20} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: VAR 0x55b3a9d1d590 <e18899> {s21} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: VAR 0x55b3a9d1d790 <e18900> {s22} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: VAR 0x55b3a9d1d970 <e18901> {s23} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: VAR 0x55b3a9d1db50 <e18902> {s24} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_writeback PORT
    1:2: ALWAYS 0x55b3a9d1dd30 <e8760> {s27} [always_ff]
    1:2:1: SENTREE 0x55b3a9d1ddf0 <e8710> {s27}
    1:2:1:1: SENITEM 0x55b3a9d1deb0 <e8708> {s27} [POS]
    1:2:1:1:1: VARREF 0x55b3a9d1df70 <e18903> {s27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x55b3a9cb1e80 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: ASSIGNDLY 0x55b3a9d1e090 <e20153> {s28} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a9d1e150 <e18904> {s28} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x55b3a9d1e290 <e18905> {s28} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback [LV] => VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2: ASSIGNDLY 0x55b3a9d1e3e0 <e18909> {s29} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a9d1e4a0 <e18907> {s29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2: VARREF 0x55b3a9d1e5f0 <e18908> {s29} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [LV] => VAR 0x55b3a9cba520 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2: ASSIGNDLY 0x55b3a9d1e740 <e18912> {s30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a9d1e800 <e18910> {s30} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55b3a9cb9920 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:2: VARREF 0x55b3a9d1e950 <e18911> {s30} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [LV] => VAR 0x55b3a9cba3a0 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2: ASSIGNDLY 0x55b3a9d1eaa0 <e18915> {s32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a9d1eb60 <e18913> {s32} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55b3a9cb9aa0 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2: VARREF 0x55b3a9d1eca0 <e18914> {s32} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback [LV] => VAR 0x55b3a9cbaca0 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2: ASSIGNDLY 0x55b3a9d1ede0 <e18918> {s33} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:1: VARREF 0x55b3a9d1eea0 <e18916> {s33} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2: VARREF 0x55b3a9d1efe0 <e18917> {s33} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback [LV] => VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: ASSIGNDLY 0x55b3a9d1f130 <e18921> {s34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a9d1f1f0 <e18919> {s34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55b3a9cb9c20 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:2: VARREF 0x55b3a9d1f330 <e18920> {s34} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [LV] => VAR 0x55b3a9cba9a0 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2: ASSIGNDLY 0x55b3a9d1f470 <e18924> {s35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a9d1f530 <e18922> {s35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55b3a9cb9da0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:2: VARREF 0x55b3a9d1f670 <e18923> {s35} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [LV] => VAR 0x55b3a9cbab20 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2: ASSIGNDLY 0x55b3a9d1f7b0 <e18927> {s36} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a9d1f870 <e18925> {s36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_memory [RV] <- VAR 0x55b3a9cb9f20 <e17209> {c109} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2:2:2: VARREF 0x55b3a9d1f9b0 <e18926> {s36} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback [LV] => VAR 0x55b3a9cbae20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2: ASSIGNALIAS 0x55b3a9d1faf0 <e22453#> {k6} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d1fbb0 <e22450#> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55b3a9cba520 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x55b3a9d1fd00 <e22451#> {k6} @dt=0x55b3a99e1a00@(G/w1)  writeback_mux__DOT__control [LV] => VAR 0x55b3a9d20ae0 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__writeback_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x55b3a9d1fe20 <e22462#> {k7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d1fee0 <e22459#> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55b3a9cbaca0 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x55b3a9d20020 <e22460#> {k7} @dt=0x55b3a99ffb00@(G/w32)  writeback_mux__DOT__input_0 [LV] => VAR 0x55b3a9d20c90 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55b3a9d20140 <e22471#> {k8} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d20200 <e22468#> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55b3a9cbae20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2: VARREF 0x55b3a9d20340 <e22469#> {k8} @dt=0x55b3a99ffb00@(G/w32)  writeback_mux__DOT__input_1 [LV] => VAR 0x55b3a9d20e40 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55b3a9d20460 <e22480#> {k10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9d20520 <e22477#> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x55b3a9d20660 <e22478#> {k10} @dt=0x55b3a99ffb00@(G/w32)  writeback_mux__DOT__resolved [LV] => VAR 0x55b3a9d20ff0 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__resolved PORT
    1:2: VAR 0x55b3a9d20780 <e22482#> {k3} @dt=0x55b3a9c02d00@(G/sw32)  mips_cpu__DOT__writeback_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9d20930 <e18400> {c173} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2: VAR 0x55b3a9d20ae0 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__writeback_mux__DOT__control PORT
    1:2: VAR 0x55b3a9d20c90 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_0 PORT
    1:2: VAR 0x55b3a9d20e40 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_1 PORT
    1:2: VAR 0x55b3a9d20ff0 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x55b3a9d211a0 <e18411> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9d21260 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9d21320 <e18406> {k13} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55b3a9cba520 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:1:2: VARREF 0x55b3a9d21470 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55b3a9cbae20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:1:3: VARREF 0x55b3a9d215b0 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55b3a9cbaca0 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x55b3a9d216f0 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback [LV] => VAR 0x55b3a9cba820 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2: ASSIGNALIAS 0x55b3a9d21830 <e22496#> {i2} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d218f0 <e22493#> {i2} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2: VARREF 0x55b3a9d21a10 <e22494#> {i2} @dt=0x55b3a99e1a00@(G/w1)  hazard_unit__DOT__branch_decode [LV] => VAR 0x55b3a9d25830 <e22669#> {i2} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9d21b30 <e22505#> {i3} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9d21bf0 <e22502#> {i3} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x55b3a9cb3c80 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2: VARREF 0x55b3a9d21d10 <e22503#> {i3} @dt=0x55b3a9a12120@(G/w5)  hazard_unit__DOT__Rs_decode [LV] => VAR 0x55b3a9d259e0 <e18144> {i3} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9d21e30 <e22514#> {i4} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9d21ef0 <e22511#> {i4} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x55b3a9cb4ce0 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2: VARREF 0x55b3a9d22010 <e22512#> {i4} @dt=0x55b3a9a12120@(G/w5)  hazard_unit__DOT__Rt_decode [LV] => VAR 0x55b3a9d25b90 <e18145> {i4} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9d22130 <e22523#> {i5} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9d221f0 <e22520#> {i5} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2: VARREF 0x55b3a9d22310 <e22521#> {i5} @dt=0x55b3a9a12120@(G/w5)  hazard_unit__DOT__Rs_execute [LV] => VAR 0x55b3a9d25d40 <e18146> {i5} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d22430 <e22532#> {i6} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9d224f0 <e22529#> {i6} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x55b3a9d22610 <e22530#> {i6} @dt=0x55b3a9a12120@(G/w5)  hazard_unit__DOT__Rt_execute [LV] => VAR 0x55b3a9d25ef0 <e18147> {i6} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d22730 <e22541#> {i7} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9d227f0 <e22538#> {i7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2: VARREF 0x55b3a9d22930 <e22539#> {i7} @dt=0x55b3a9a12120@(G/w5)  hazard_unit__DOT__write_register_execute [LV] => VAR 0x55b3a9d260a0 <e18148> {i7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d22a70 <e22550#> {i8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d22b30 <e22547#> {i8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x55b3a9d22c80 <e22548#> {i8} @dt=0x55b3a99e1a00@(G/w1)  hazard_unit__DOT__memory_to_register_execute [LV] => VAR 0x55b3a9d26280 <e18149> {i8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d22dd0 <e22559#> {i9} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d22e90 <e22556#> {i9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2: VARREF 0x55b3a9d22fd0 <e22557#> {i9} @dt=0x55b3a99e1a00@(G/w1)  hazard_unit__DOT__register_write_execute [LV] => VAR 0x55b3a9d26470 <e18150> {i9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d23110 <e22568#> {i10} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9d231d0 <e22565#> {i10} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2: VARREF 0x55b3a9d23310 <e22566#> {i10} @dt=0x55b3a9a12120@(G/w5)  hazard_unit__DOT__write_register_memory [LV] => VAR 0x55b3a9d26650 <e18151> {i10} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d23450 <e22577#> {i11} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d23510 <e22574#> {i11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x55b3a9d23660 <e22575#> {i11} @dt=0x55b3a99e1a00@(G/w1)  hazard_unit__DOT__memory_to_register_memory [LV] => VAR 0x55b3a9d26820 <e18152> {i11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d237b0 <e22586#> {i12} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d23870 <e22583#> {i12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2: VARREF 0x55b3a9d239b0 <e22584#> {i12} @dt=0x55b3a99e1a00@(G/w1)  hazard_unit__DOT__register_write_memory [LV] => VAR 0x55b3a9d26a10 <e18153> {i12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x55b3a9d23af0 <e22595#> {i13} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: VARREF 0x55b3a9d23bb0 <e22592#> {i13} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x55b3a9d23d00 <e22593#> {i13} @dt=0x55b3a9a12120@(G/w5)  hazard_unit__DOT__write_register_writeback [LV] => VAR 0x55b3a9d26be0 <e18154> {i13} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x55b3a9d23e50 <e22604#> {i14} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d23f10 <e22601#> {i14} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x55b3a9d24060 <e22602#> {i14} @dt=0x55b3a99e1a00@(G/w1)  hazard_unit__DOT__register_write_writeback [LV] => VAR 0x55b3a9d26dd0 <e18155> {i14} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55b3a9d241b0 <e22613#> {i16} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d24270 <e22610#> {i16} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55b3a9cbafa0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2: VARREF 0x55b3a9d24390 <e22611#> {i16} @dt=0x55b3a99e1a00@(G/w1)  hazard_unit__DOT__stall_fetch [LV] => VAR 0x55b3a9d26fc0 <e18156> {i16} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: ASSIGNALIAS 0x55b3a9d244b0 <e22622#> {i17} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d24570 <e22619#> {i17} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2: VARREF 0x55b3a9d24690 <e22620#> {i17} @dt=0x55b3a99e1a00@(G/w1)  hazard_unit__DOT__stall_decode [LV] => VAR 0x55b3a9d27170 <e18157> {i17} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9d247b0 <e22631#> {i18} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d24870 <e22628#> {i18} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_A_decode [RV] <- VAR 0x55b3a9cbb2a0 <e17222> {c128} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:2: VARREF 0x55b3a9d249b0 <e22629#> {i18} @dt=0x55b3a99e1a00@(G/w1)  hazard_unit__DOT__forward_register_file_output_1_decode [LV] => VAR 0x55b3a9d27320 <e18158> {i18} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9d24b00 <e22640#> {i19} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d24bc0 <e22637#> {i19} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_B_decode [RV] <- VAR 0x55b3a9cbb420 <e17223> {c129} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:2: VARREF 0x55b3a9d24d00 <e22638#> {i19} @dt=0x55b3a99e1a00@(G/w1)  hazard_unit__DOT__forward_register_file_output_2_decode [LV] => VAR 0x55b3a9d27510 <e18159> {i19} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_decode PORT
    1:2: ASSIGNALIAS 0x55b3a9d24e50 <e22649#> {i20} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9d24f10 <e22646#> {i20} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x55b3a9d25050 <e22647#> {i20} @dt=0x55b3a99e1a00@(G/w1)  hazard_unit__DOT__flush_execute_register [LV] => VAR 0x55b3a9d27700 <e18160> {i20} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: ASSIGNALIAS 0x55b3a9d25190 <e22658#> {i21} @dt=0x55b3a9a44260@(G/w2)
    1:2:1: VARREF 0x55b3a9d25250 <e22655#> {i21} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x55b3a9d25390 <e22656#> {i21} @dt=0x55b3a9a44260@(G/w2)  hazard_unit__DOT__forward_register_file_output_1_execute [LV] => VAR 0x55b3a9d278e0 <e18161> {i21} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_execute PORT
    1:2: ASSIGNALIAS 0x55b3a9d254e0 <e22667#> {i22} @dt=0x55b3a9a44260@(G/w2)
    1:2:1: VARREF 0x55b3a9d255a0 <e22664#> {i22} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x55b3a9d256e0 <e22665#> {i22} @dt=0x55b3a9a44260@(G/w2)  hazard_unit__DOT__forward_register_file_output_2_execute [LV] => VAR 0x55b3a9d27ae0 <e18162> {i22} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_execute PORT
    1:2: VAR 0x55b3a9d25830 <e22669#> {i2} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: VAR 0x55b3a9d259e0 <e18144> {i3} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: VAR 0x55b3a9d25b90 <e18145> {i4} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: VAR 0x55b3a9d25d40 <e18146> {i5} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: VAR 0x55b3a9d25ef0 <e18147> {i6} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: VAR 0x55b3a9d260a0 <e18148> {i7} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: VAR 0x55b3a9d26280 <e18149> {i8} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: VAR 0x55b3a9d26470 <e18150> {i9} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: VAR 0x55b3a9d26650 <e18151> {i10} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: VAR 0x55b3a9d26820 <e18152> {i11} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: VAR 0x55b3a9d26a10 <e18153> {i12} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: VAR 0x55b3a9d26be0 <e18154> {i13} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: VAR 0x55b3a9d26dd0 <e18155> {i14} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: VAR 0x55b3a9d26fc0 <e18156> {i16} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: VAR 0x55b3a9d27170 <e18157> {i17} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: VAR 0x55b3a9d27320 <e18158> {i18} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_decode PORT
    1:2: VAR 0x55b3a9d27510 <e18159> {i19} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_decode PORT
    1:2: VAR 0x55b3a9d27700 <e18160> {i20} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: VAR 0x55b3a9d278e0 <e18161> {i21} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_execute PORT
    1:2: VAR 0x55b3a9d27ae0 <e18162> {i22} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_execute PORT
    1:2: VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2: ALWAYS 0x55b3a9d28040 <e5791> {i28} [always_comb]
    1:2:2: IF 0x55b3a9d28100 <e20111> {i30}
    1:2:2:1: AND 0x55b3a9d281d0 <e19569> {i30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: AND 0x55b3a9d28290 <e19565> {i30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b3a9d28350 <e19555> {i30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b3a9d28410 <e19549> {i30} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b3a9d285c0 <e19541> {i30} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:1:1:2: EQ 0x55b3a9d286e0 <e19556> {i30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b3a9d287a0 <e18178> {i30} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:1:1:2:2: VARREF 0x55b3a9d288c0 <e18179> {i30} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x55b3a9d28a00 <e19566> {i30} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: ASSIGN 0x55b3a9d28b40 <e20093> {i31} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:2:1: CONST 0x55b3a9d28c00 <e18184> {i31} @dt=0x55b3a9a44260@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x55b3a9d28db0 <e18185> {i31} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:3: IF 0x55b3a9d28ef0 <e5514> {i32}
    1:2:2:3:1: AND 0x55b3a9d28fc0 <e19608> {i32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1: AND 0x55b3a9d29080 <e19604> {i32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x55b3a9d29140 <e19594> {i32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x55b3a9d29200 <e19588> {i32} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x55b3a9d293b0 <e19580> {i32} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:3:1:1:2: EQ 0x55b3a9d294d0 <e19595> {i32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x55b3a9d29590 <e18200> {i32} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55b3a9cb8d20 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:3:1:1:2:2: VARREF 0x55b3a9d296b0 <e18201> {i32} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:3:1:2: VARREF 0x55b3a9d29800 <e19605> {i32} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:3:2: ASSIGN 0x55b3a9d29950 <e20096> {i33} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:3:2:1: CONST 0x55b3a9d29a10 <e18206> {i33} @dt=0x55b3a9a44260@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x55b3a9d29bc0 <e18207> {i33} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:3:3: ASSIGN 0x55b3a9d29d00 <e20099> {i35} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:3:3:1: CONST 0x55b3a9d29dc0 <e18209> {i35} @dt=0x55b3a9a44260@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x55b3a9d29f70 <e18210> {i35} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x55b3a9cbb720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2: IF 0x55b3a9d2a0b0 <e5607> {i38}
    1:2:2:1: AND 0x55b3a9d2a180 <e19647> {i38} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: AND 0x55b3a9d2a240 <e19643> {i38} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b3a9d2a300 <e19633> {i38} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b3a9d2a3c0 <e19627> {i38} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b3a9d2a570 <e19619> {i38} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:1:2: EQ 0x55b3a9d2a690 <e19634> {i38} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b3a9d2a750 <e18225> {i38} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:1:2:2: VARREF 0x55b3a9d2a870 <e18226> {i38} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x55b3a9d2a9b0 <e19644> {i38} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: ASSIGN 0x55b3a9d2aaf0 <e20102> {i39} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:2:1: CONST 0x55b3a9d2abb0 <e18231> {i39} @dt=0x55b3a9a44260@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x55b3a9d2ad60 <e18232> {i39} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:3: IF 0x55b3a9d2aea0 <e5603> {i40}
    1:2:2:3:1: AND 0x55b3a9d2af70 <e19686> {i40} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1: AND 0x55b3a9d2b030 <e19682> {i40} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x55b3a9d2b0f0 <e19672> {i40} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x55b3a9d2b1b0 <e19666> {i40} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x55b3a9d2b360 <e19658> {i40} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:3:1:1:2: EQ 0x55b3a9d2b480 <e19673> {i40} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x55b3a9d2b540 <e18247> {i40} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:3:1:1:2:2: VARREF 0x55b3a9d2b660 <e18248> {i40} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55b3a9cba6a0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:3:1:2: VARREF 0x55b3a9d2b7b0 <e19683> {i40} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55b3a9cba220 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:3:2: ASSIGN 0x55b3a9d2b900 <e20105> {i41} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:3:2:1: CONST 0x55b3a9d2b9c0 <e18253> {i41} @dt=0x55b3a9a44260@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x55b3a9d2bb70 <e18254> {i41} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:3:3: ASSIGN 0x55b3a9d2bcb0 <e20108> {i43} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:3:3:1: CONST 0x55b3a9d2bd70 <e18256> {i43} @dt=0x55b3a9a44260@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x55b3a9d2bf20 <e18257> {i43} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x55b3a9cbb8a0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2: ASSIGN 0x55b3a9d2c060 <e18269> {i48} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: AND 0x55b3a9d2c120 <e19706> {i48} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: OR 0x55b3a9d2c1e0 <e19702> {i48} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: EQ 0x55b3a9d2c2a0 <e19692> {i48} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x55b3a9d2c360 <e18259> {i48} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x55b3a9cb3c80 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:1:2: VARREF 0x55b3a9d2c480 <e18260> {i48} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:1:2: EQ 0x55b3a9d2c5a0 <e19693> {i48} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b3a9d2c660 <e18262> {i48} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x55b3a9cb4ce0 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x55b3a9d2c780 <e18263> {i48} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55b3a9cb8ea0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:2: VARREF 0x55b3a9d2c8a0 <e19703> {i48} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55b3a9cb76a0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2: VARREF 0x55b3a9d2c9f0 <e18268> {i48} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2: ASSIGN 0x55b3a9d2cb40 <e18290> {i53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: AND 0x55b3a9d2cc00 <e19745> {i53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: AND 0x55b3a9d2ccc0 <e19741> {i53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b3a9d2cd80 <e19731> {i53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b3a9d2ce40 <e19725> {i53} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b3a9d2cff0 <e19717> {i53} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x55b3a9cb3c80 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:2: EQ 0x55b3a9d2d110 <e19732> {i53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b3a9d2d1d0 <e18283> {i53} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x55b3a9cb3c80 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: VARREF 0x55b3a9d2d2f0 <e18284> {i53} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x55b3a9d2d430 <e19742> {i53} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x55b3a9d2d570 <e18289> {i53} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_A_decode [LV] => VAR 0x55b3a9cbb2a0 <e17222> {c128} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:2: ASSIGN 0x55b3a9d2d6b0 <e18311> {i54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: AND 0x55b3a9d2d770 <e19784> {i54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: AND 0x55b3a9d2d830 <e19780> {i54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b3a9d2d8f0 <e19770> {i54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b3a9d2d9b0 <e19764> {i54} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b3a9d2db60 <e19756> {i54} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x55b3a9cb4ce0 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:1:2: EQ 0x55b3a9d2dc80 <e19771> {i54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b3a9d2dd40 <e18304> {i54} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x55b3a9cb4ce0 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x55b3a9d2de60 <e18305> {i54} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x55b3a9d2dfa0 <e19781> {i54} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55b3a9cb9320 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x55b3a9d2e0e0 <e18310> {i54} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_B_decode [LV] => VAR 0x55b3a9cbb420 <e17223> {c129} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:2: ASSIGN 0x55b3a9d2e220 <e18336> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: OR 0x55b3a9d2e2e0 <e19854> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: AND 0x55b3a9d2e3a0 <e19850> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: AND 0x55b3a9d2e460 <e19810> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x55b3a9d2e520 <e19790> {i56} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:1:1:1:2: VARREF 0x55b3a9d2e640 <e19791> {i56} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55b3a9cb7fa0 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:1:1:2: OR 0x55b3a9d2e780 <e19811> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: EQ 0x55b3a9d2e840 <e19800> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x55b3a9d2e900 <e18315> {i56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:1:1:2:1:2: VARREF 0x55b3a9d2ea40 <e18316> {i56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x55b3a9cb3c80 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: EQ 0x55b3a9d2eb60 <e19801> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:2:1: VARREF 0x55b3a9d2ec20 <e18318> {i56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55b3a9cb79a0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:1:1:2:2:2: VARREF 0x55b3a9d2ed60 <e18319> {i56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x55b3a9cb4ce0 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:2: AND 0x55b3a9d2ee80 <e19851> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:2:1: AND 0x55b3a9d2ef40 <e19840> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x55b3a9d2f000 <e19820> {i56} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x55b3a9cb3080 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:1:2:1:2: VARREF 0x55b3a9d2f120 <e19821> {i56} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55b3a9cb9620 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:1:2:2: OR 0x55b3a9d2f270 <e19841> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:2:2:1: EQ 0x55b3a9d2f330 <e19830> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9d2f3f0 <e18326> {i56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9d2f530 <e18327> {i56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x55b3a9cb3c80 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:2:2:2: EQ 0x55b3a9d2f650 <e19831> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:2:2:2:1: VARREF 0x55b3a9d2f710 <e18329> {i56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55b3a9cb94a0 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2:2:2:2: VARREF 0x55b3a9d2f850 <e18330> {i56} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x55b3a9cb4ce0 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:2: VARREF 0x55b3a9d2f970 <e18335> {i56} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2: ASSIGN 0x55b3a9d2fac0 <e18341> {i59} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: OR 0x55b3a9d2fb80 <e19864> {i59} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: VARREF 0x55b3a9d2fc40 <e19860> {i59} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:2: VARREF 0x55b3a9d2fd90 <e19861> {i59} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2: VARREF 0x55b3a9d2fee0 <e18340> {i59} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch [LV] => VAR 0x55b3a9cbafa0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2: ASSIGN 0x55b3a9d30000 <e18346> {i60} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: OR 0x55b3a9d300c0 <e19874> {i60} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: VARREF 0x55b3a9d30180 <e19870> {i60} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:2: VARREF 0x55b3a9d302d0 <e19871> {i60} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2: VARREF 0x55b3a9d30420 <e18345> {i60} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode [LV] => VAR 0x55b3a9cbb120 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2: ASSIGN 0x55b3a9d30540 <e18351> {i61} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: OR 0x55b3a9d30600 <e19884> {i61} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: VARREF 0x55b3a9d306c0 <e19880> {i61} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55b3a9d27e90 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:2: VARREF 0x55b3a9d30810 <e19881> {i61} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55b3a9d27ce0 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2: VARREF 0x55b3a9d30960 <e18350> {i61} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register [LV] => VAR 0x55b3a9cbb5a0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    3: TYPETABLE 0x55b3a99cd5f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x55b3a9c3a610 <e20223> {c57} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b3a99e1a00 <e15830> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b3a9c3a610 <e20223> {c57} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b3a9a44260 <e16633> {c131} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55b3a9a4d770 <e1902> {c169} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55b3a9be89d0 <e13028> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55b3a9a12120 <e15993> {c56} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b3a9bef7e0 <e14251> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b3a9a0dbe0 <e15961> {c47} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55b3a9bfd670 <e15734> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55b3a9a1a380 <e16268> {c64} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x55b3a9a4d390 <e1897> {c169} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x55b3a9ab7650 <e4015> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x55b3a99ffb00 <e15839> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9c02d00 <e17268> {c169} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9a90910 <e14779> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x55b3a9bf9d90 <e15328> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a99f3960 <e34> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a99ff880 <e39> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0d520 <e405> {c47} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a191e0 <e677> {c63} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a4d150 <e1890> {c169} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a4d390 <e1897> {c169} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x55b3a9a4d770 <e1902> {c169} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55b3a9a4d9c0 <e1909> {c169} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a4eb70 <e1937> {c173} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a7d7c0 <e2669> {c402} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a97010 <e3111> {e22} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a9dbf0 <e3329> {e31} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a9e210 <e3342> {e31} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a9e980 <e3354> {e33} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9ab7650 <e4015> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x55b3a9afc270 <e5461> {i31} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9b0a090 <e5800> {j3} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b61420 <e7523> {p49} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9bc8310 <e12195> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9b0a1d0 <e12203> {j3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9bcd0f0 <e12211> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9bcf940 <e12219> {l3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9b8d9e0 <e12332> {s3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8de00 <e12335> {s6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8e320 <e12338> {s7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8e830 <e12341> {s8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8ee00 <e12344> {s10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8f410 <e12347> {s11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8fa20 <e12350> {s12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b908e0 <e12353> {s14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b91bd0 <e12361> {s15} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b92ec0 <e12369> {s16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b941b0 <e12377> {s17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b954a0 <e12385> {s18} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b967d0 <e12393> {s20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b97af0 <e12401> {s21} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b98df0 <e12409> {s22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b9a0e0 <e12417> {s23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b9b3d0 <e12425> {s24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b81030 <e12458> {r3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b81550 <e12461> {r4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b81a70 <e12464> {r5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b828b0 <e12467> {r7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b83b40 <e12475> {r8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b84e70 <e12483> {r10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b861a0 <e12491> {r11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a83580 <e12503> {r19} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b6cd90 <e12523> {q3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6d1f0 <e12526> {q6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6d650 <e12529> {q7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6db10 <e12532> {q8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6e030 <e12535> {q9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6e5f0 <e12538> {q11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6ec10 <e12541> {q12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6f1d0 <e12544> {q13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6f7f0 <e12547> {q14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b706f0 <e12550> {q17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b719e0 <e12558> {q18} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b72cd0 <e12566> {q19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b73fc0 <e12574> {q20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b752b0 <e12582> {q21} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b765e0 <e12590> {q23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b778d0 <e12598> {q24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b78bc0 <e12606> {q25} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b79eb0 <e12614> {q26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b7b1e0 <e12622> {q27} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b47cf0 <e12658> {p3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48110 <e12661> {p4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48530 <e12664> {p7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48990 <e12667> {p8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48df0 <e12670> {p9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b49350 <e12673> {p10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b498b0 <e12676> {p11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b49ff0 <e12679> {p12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b4ae50 <e12682> {p13} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9b4c0b0 <e12690> {p14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b4d2f0 <e12698> {p15} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b4e530 <e12706> {p16} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b4f770 <e12714> {p17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b50150 <e12722> {p19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b506b0 <e12725> {p20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b50c70 <e12728> {p21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b51240 <e12731> {p22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b51860 <e12734> {p23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b51e70 <e12737> {p24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b52d30 <e12740> {p25} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9b53f90 <e12748> {p26} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b55200 <e12756> {p27} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b56470 <e12764> {p28} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b57770 <e12772> {p29} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b58aa0 <e12780> {p32} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b59d90 <e12788> {p33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b5b0c0 <e12796> {p35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b5c3f0 <e12804> {p36} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b3eab0 <e12985> {o3} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b3a9b3fc30 <e12993> {o4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be8740 <e13009> {o6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be89d0 <e13028> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55b3a9be8d00 <e13040> {o6} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b3a9b2a2e0 <e13054> {n3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2a800 <e13057> {n4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2ad20 <e13060> {n5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2b240 <e13063> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2b600 <e13066> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2c380 <e13069> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b2cb60 <e13077> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b2d340 <e13085> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b2e580 <e13093> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b2ed60 <e13101> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b2f540 <e13109> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b307b0 <e13117> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b30fc0 <e13125> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x55b3a9b32f50 <e13142> {n12} @dt=this@(w32)u[31:0] refdt=0x55b3a99ffb00(G/w32) [31:0]
    3:1:2: RANGE 0x55b3a9b32950 <e6557> {n12}
    3:1:2:2: CONST 0x55b3a9c085c0 <e18478> {n12} @dt=0x55b3a9c02d00@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x55b3a9c08810 <e18488> {n12} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x55b3a9b32a50 <e13136> {n12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b33c80 <e13144> {n13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b343b0 <e13152> {n13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b35560 <e13160> {n14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b36710 <e13168> {n15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be8fa0 <e13180> {n19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be9200 <e13204> {n19} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b3a580 <e13280> {n28} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b22e20 <e13327> {m2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b23ba0 <e13330> {m3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b244e0 <e13338> {m4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b25340 <e13341> {m5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bcfd50 <e13354> {l6} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9bd03d0 <e13362> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8c990 <e13399> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bd6a50 <e13436> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bd70b0 <e13473> {l10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bd7890 <e13510> {l12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bc8590 <e13564> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9bc87f0 <e13567> {k7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bc8e20 <e13604> {k8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bcbf90 <e13641> {k10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bcd4e0 <e13689> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9bcd740 <e13692> {k7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9bcdfa0 <e13729> {k8} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9bce800 <e13766> {k10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b0b030 <e13814> {j6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b0c270 <e13822> {j7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9aec3c0 <e13841> {i2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9aecea0 <e13844> {i3} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9aee000 <e13852> {i4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9aef240 <e13860> {i5} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af0480 <e13868> {i6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af1700 <e13876> {i7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af2080 <e13884> {i8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af25e0 <e13887> {i9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af3480 <e13890> {i10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af3e00 <e13898> {i11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af4360 <e13901> {i12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af51c0 <e13904> {i13} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af5bc0 <e13912> {i14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af6150 <e13915> {i16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af66a0 <e13918> {i17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af6c80 <e13921> {i18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af7290 <e13924> {i19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af7880 <e13927> {i20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af8770 <e13930> {i21} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9af9aa0 <e13938> {i22} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9afa3a0 <e13946> {i25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9afa7d0 <e13949> {i26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ae3d30 <e14133> {h3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9ae4f70 <e14141> {h4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9ae58f0 <e14149> {h6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ac9200 <e14160> {g3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9ac9b00 <e14168> {g5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9aca020 <e14171> {g6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9aca540 <e14174> {g7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acaa60 <e14177> {g8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acaf80 <e14180> {g9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acb4c0 <e14183> {g10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acba20 <e14186> {g11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acc8a0 <e14189> {g12} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9acda40 <e14197> {g16} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9aceb60 <e14205> {g17} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9acfc80 <e14213> {g18} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9bef550 <e14230> {g21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bef7e0 <e14251> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9ac0010 <e14710> {f3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ac0530 <e14713> {f4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ac0a90 <e14716> {f6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a88b30 <e14723> {e4} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a89c70 <e14731> {e5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8aeb0 <e14739> {e6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8c130 <e14747> {e8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8d370 <e14755> {e9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8e610 <e14763> {e10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8f790 <e14771> {e14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a90910 <e14779> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a91a90 <e14787> {e16} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a92c10 <e14795> {e17} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a93d90 <e14803> {e18} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a94f10 <e14811> {e19} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9bf61c0 <e14918> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bf9d90 <e15328> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9bfd670 <e15734> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a7f5c0 <e15796> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a7fca0 <e15804> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a80ec0 <e15812> {d4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a99e1a00 <e15830> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55b3a99f0690 <e15833> {c8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a99f25b0 <e15836> {c9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a99ffb00 <e15839> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a002c0 <e15847> {c13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a00da0 <e15850> {c16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a01c20 <e15858> {c17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a02aa0 <e15866> {c20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a03280 <e15874> {c21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a036a0 <e15877> {c22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a044c0 <e15880> {c23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a05700 <e15888> {c24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a05fa0 <e15896> {c27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a063a0 <e15899> {c29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a07120 <e15902> {c33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a082a0 <e15910> {c34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a093e0 <e15918> {c35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0a540 <e15926> {c36} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0ad80 <e15934> {c38} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0b1c0 <e15937> {c39} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0b5e0 <e15940> {c40} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0ba20 <e15943> {c41} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0be80 <e15946> {c42} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0c2a0 <e15949> {c43} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0c6a0 <e15952> {c44} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0caa0 <e15955> {c45} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0cea0 <e15958> {c46} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0dbe0 <e15961> {c47} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a0ed60 <e15969> {c52} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0fec0 <e15977> {c53} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a11000 <e15985> {c54} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a12120 <e15993> {c56} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a12820 <e16001> {c56} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a15340 <e16103> {c59} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a15a40 <e16111> {c59} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a18560 <e16213> {c62} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a1a380 <e16268> {c64} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b3a9a1c0c0 <e16323> {c67} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a1cf20 <e16331> {c68} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a1dee0 <e16339> {c69} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a1f000 <e16347> {c70} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a20120 <e16355> {c71} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a21240 <e16363> {c72} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a21aa0 <e16371> {c75} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a21f00 <e16374> {c76} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a22370 <e16377> {c77} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a23100 <e16380> {c78} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a239b0 <e16388> {c79} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a24740 <e16391> {c80} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a25040 <e16399> {c81} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a254b0 <e16402> {c82} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a26290 <e16405> {c85} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a27470 <e16413> {c86} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a28600 <e16421> {c87} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a297b0 <e16429> {c88} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2a960 <e16437> {c89} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2bb10 <e16445> {c90} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2ccc0 <e16453> {c91} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2de70 <e16461> {c92} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2efb0 <e16469> {c93} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a30100 <e16477> {c94} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a31250 <e16485> {c95} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a32410 <e16493> {c96} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a32d00 <e16501> {c99} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a33a90 <e16504> {c100} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a34390 <e16512> {c101} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a34800 <e16515> {c102} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a34ce0 <e16518> {c103} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a35a90 <e16521> {c106} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a36c40 <e16529> {c107} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a37df0 <e16537> {c108} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a38fa0 <e16545> {c109} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3a150 <e16553> {c110} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3aa90 <e16561> {c113} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a3af50 <e16564> {c114} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a3b410 <e16567> {c115} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a3c210 <e16570> {c118} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a3d3a0 <e16578> {c119} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3e550 <e16586> {c120} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3f700 <e16594> {c121} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a408b0 <e16602> {c122} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a41a60 <e16610> {c123} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a422e0 <e16618> {c126} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a42710 <e16621> {c127} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a42bb0 <e16624> {c128} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a43040 <e16627> {c129} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a434d0 <e16630> {c130} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a44260 <e16633> {c131} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9a45410 <e16641> {c132} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9c02d00 <e17268> {c169} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9c3a610 <e20223> {c57} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
