

================================================================
== Vitis HLS Report for 'triangular_Pipeline_VITIS_LOOP_7_2'
================================================================
* Date:           Wed Apr  5 23:45:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        triangular
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.490 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_2  |        ?|        ?|         7|          2|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load"   --->   Operation 14 'read' 'x_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%select_ln7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %select_ln7"   --->   Operation 15 'read' 'select_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%idxprom11_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %idxprom11"   --->   Operation 16 'read' 'idxprom11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %i_1"   --->   Operation 17 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %indvars_iv"   --->   Operation 18 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %indvars_iv_read, i64 %k"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 23 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i64 %k_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 24 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln8_1 = mul i14 %trunc_ln8, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 25 'mul' 'mul_ln8_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (1.13ns)   --->   "%icmp_ln7 = icmp_slt  i64 %k_1, i64 %select_ln7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 26 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc.split, void %for.inc14.loopexit.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 27 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.51>
ST_3 : Operation 28 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln8_1 = mul i14 %trunc_ln8, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 28 'mul' 'mul_ln8_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (1.08ns)   --->   "%add_ln7 = add i64 %k_1, i64 18446744073709551615" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 29 'add' 'add_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln7 = store i64 %add_ln7, i64 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 30 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 31 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln8_1 = mul i14 %trunc_ln8, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 31 'mul' 'mul_ln8_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.06>
ST_5 : Operation 32 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln8_1 = mul i14 %trunc_ln8, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 32 'mul' 'mul_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 33 [1/1] (0.83ns)   --->   "%add_ln8 = add i14 %mul_ln8_1, i14 %i_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 33 'add' 'add_ln8' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i14 %add_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 34 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 35 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 36 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (1.23ns)   --->   "%A_load = load i14 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 37 'load' 'A_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 38 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 38 'icmp' 'addr_cmp' <Predicate = (!icmp_ln7)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 39 [1/1] (0.83ns)   --->   "%add_ln8_1 = add i14 %mul_ln8_1, i14 %idxprom11_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 39 'add' 'add_ln8_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i14 %add_ln8_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 40 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln8_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 41 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 43 'load' 'reuse_reg_load' <Predicate = (!icmp_ln7 & addr_cmp)> <Delay = 0.00>
ST_6 : Operation 44 [1/2] (1.23ns)   --->   "%A_load = load i14 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 44 'load' 'A_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 45 [1/1] (0.44ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 45 'select' 'reuse_select' <Predicate = (!icmp_ln7)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load_1 = load i64 %reuse_addr_reg"   --->   Operation 46 'load' 'reuse_addr_reg_load_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.13ns)   --->   "%addr_cmp11 = icmp_eq  i64 %reuse_addr_reg_load_1, i64 %zext_ln8_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 47 'icmp' 'addr_cmp11' <Predicate = (!icmp_ln7)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln8 = store i64 %zext_ln8_1, i64 %reuse_addr_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 48 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.42>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.42>
ST_7 : Operation 49 [1/1] (3.42ns)   --->   "%mul_ln8 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 49 'mul' 'mul_ln8' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [2/2] (1.23ns)   --->   "%A_load_1 = load i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 50 'load' 'A_load_1' <Predicate = (!icmp_ln7 & !addr_cmp11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 3.49>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 51 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%reuse_reg_load_1 = load i32 %reuse_reg"   --->   Operation 52 'load' 'reuse_reg_load_1' <Predicate = (addr_cmp11)> <Delay = 0.00>
ST_8 : Operation 53 [1/2] (1.23ns)   --->   "%A_load_1 = load i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 53 'load' 'A_load_1' <Predicate = (!addr_cmp11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln8)   --->   "%reuse_select12 = select i1 %addr_cmp11, i32 %reuse_reg_load_1, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 54 'select' 'reuse_select12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln8 = sub i32 %reuse_select12, i32 %mul_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 55 'sub' 'sub_ln8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln8 = store i32 %sub_ln8, i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 56 'store' 'store_ln8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln8 = store i32 %sub_ln8, i32 %reuse_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 57 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 58 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ idxprom11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg        (alloca       ) [ 011111100]
reuse_reg             (alloca       ) [ 011111111]
k                     (alloca       ) [ 011100000]
specinterface_ln0     (specinterface) [ 000000000]
x_load_read           (read         ) [ 011111110]
select_ln7_read       (read         ) [ 001000000]
idxprom11_read        (read         ) [ 011111100]
i_1_read              (read         ) [ 011111000]
indvars_iv_read       (read         ) [ 000000000]
store_ln0             (store        ) [ 000000000]
store_ln0             (store        ) [ 000000000]
store_ln0             (store        ) [ 000000000]
br_ln0                (br           ) [ 000000000]
k_1                   (load         ) [ 010100000]
trunc_ln8             (trunc        ) [ 011111000]
icmp_ln7              (icmp         ) [ 011111110]
br_ln7                (br           ) [ 000000000]
add_ln7               (add          ) [ 000000000]
store_ln7             (store        ) [ 000000000]
mul_ln8_1             (mul          ) [ 001000100]
add_ln8               (add          ) [ 000000000]
zext_ln8              (zext         ) [ 000000000]
A_addr                (getelementptr) [ 001000100]
reuse_addr_reg_load   (load         ) [ 000000000]
addr_cmp              (icmp         ) [ 001000100]
add_ln8_1             (add          ) [ 000000000]
zext_ln8_1            (zext         ) [ 000000000]
A_addr_1              (getelementptr) [ 011000011]
specpipeline_ln0      (specpipeline ) [ 000000000]
reuse_reg_load        (load         ) [ 000000000]
A_load                (load         ) [ 000000000]
reuse_select          (select       ) [ 010000010]
reuse_addr_reg_load_1 (load         ) [ 000000000]
addr_cmp11            (icmp         ) [ 011000011]
store_ln8             (store        ) [ 000000000]
mul_ln8               (mul          ) [ 001000001]
specloopname_ln7      (specloopname ) [ 000000000]
reuse_reg_load_1      (load         ) [ 000000000]
A_load_1              (load         ) [ 000000000]
reuse_select12        (select       ) [ 000000000]
sub_ln8               (sub          ) [ 000000000]
store_ln8             (store        ) [ 000000000]
store_ln8             (store        ) [ 000000000]
br_ln7                (br           ) [ 000000000]
ret_ln0               (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="idxprom11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idxprom11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_addr_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="k_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_load_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_load_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="select_ln7_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln7_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="idxprom11_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="14" slack="0"/>
<pin id="70" dir="0" index="1" bw="14" slack="0"/>
<pin id="71" dir="1" index="2" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idxprom11_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="14" slack="0"/>
<pin id="77" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvars_iv_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="14" slack="0"/>
<pin id="90" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="1"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
<pin id="101" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/5 A_load_1/7 store_ln8/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="4"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/5 reuse_addr_reg_load_1/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="k_1_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln8_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln7_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="1"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln7_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln7_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="2"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln8_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="0"/>
<pin id="152" dir="0" index="1" bw="14" slack="4"/>
<pin id="153" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln8_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="addr_cmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="14" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln8_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="14" slack="1"/>
<pin id="167" dir="0" index="1" bw="14" slack="5"/>
<pin id="168" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln8_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="14" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="reuse_reg_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="5"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="reuse_select_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="addr_cmp11_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="14" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp11/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln8_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="5"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="mul_ln8_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="6"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln8/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="reuse_reg_load_1_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="7"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load_1/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="reuse_select12_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="2"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select12/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sub_ln8_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln8_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="7"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/8 "/>
</bind>
</comp>

<comp id="220" class="1007" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="14" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln8_1/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="reuse_addr_reg_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="234" class="1005" name="reuse_reg_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="242" class="1005" name="k_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="249" class="1005" name="x_load_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="6"/>
<pin id="251" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="x_load_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="select_ln7_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln7_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="idxprom11_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="14" slack="5"/>
<pin id="261" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="idxprom11_read "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_1_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="4"/>
<pin id="266" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="i_1_read "/>
</bind>
</comp>

<comp id="269" class="1005" name="k_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="trunc_ln8_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="1"/>
<pin id="276" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="279" class="1005" name="icmp_ln7_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="283" class="1005" name="mul_ln8_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="14" slack="1"/>
<pin id="285" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln8_1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="A_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="1"/>
<pin id="290" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="293" class="1005" name="addr_cmp_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="298" class="1005" name="A_addr_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="14" slack="1"/>
<pin id="300" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="reuse_select_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

<comp id="308" class="1005" name="addr_cmp11_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="addr_cmp11 "/>
</bind>
</comp>

<comp id="313" class="1005" name="mul_ln8_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="117"><net_src comp="80" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="128" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="140" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="163"><net_src comp="110" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="172"><net_src comp="165" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="93" pin="7"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="110" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="169" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="169" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="93" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="209" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="131" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="230"><net_src comp="44" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="237"><net_src comp="48" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="245"><net_src comp="52" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="252"><net_src comp="56" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="257"><net_src comp="62" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="262"><net_src comp="68" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="267"><net_src comp="74" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="272"><net_src comp="128" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="277"><net_src comp="131" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="282"><net_src comp="135" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="220" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="291"><net_src comp="86" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="296"><net_src comp="159" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="301"><net_src comp="103" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="306"><net_src comp="177" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="311"><net_src comp="184" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="316"><net_src comp="195" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="209" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {8 }
 - Input state : 
	Port: triangular_Pipeline_VITIS_LOOP_7_2 : indvars_iv | {1 }
	Port: triangular_Pipeline_VITIS_LOOP_7_2 : i_1 | {1 }
	Port: triangular_Pipeline_VITIS_LOOP_7_2 : A | {5 6 7 8 }
	Port: triangular_Pipeline_VITIS_LOOP_7_2 : idxprom11 | {1 }
	Port: triangular_Pipeline_VITIS_LOOP_7_2 : select_ln7 | {1 }
	Port: triangular_Pipeline_VITIS_LOOP_7_2 : x_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		trunc_ln8 : 1
		mul_ln8_1 : 2
		icmp_ln7 : 1
		br_ln7 : 2
	State 3
		store_ln7 : 1
	State 4
	State 5
		add_ln8 : 1
		zext_ln8 : 2
		A_addr : 3
		A_load : 4
		addr_cmp : 3
	State 6
		zext_ln8_1 : 1
		A_addr_1 : 2
		reuse_select : 1
		addr_cmp11 : 2
		store_ln8 : 2
	State 7
	State 8
		reuse_select12 : 1
		sub_ln8 : 2
		store_ln8 : 3
		store_ln8 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln7_fu_140       |    0    |    0    |    71   |
|    add   |       add_ln8_fu_150       |    0    |    0    |    21   |
|          |      add_ln8_1_fu_165      |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|          |       icmp_ln7_fu_135      |    0    |    0    |    29   |
|   icmp   |       addr_cmp_fu_159      |    0    |    0    |    29   |
|          |      addr_cmp11_fu_184     |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|  select  |     reuse_select_fu_177    |    0    |    0    |    32   |
|          |    reuse_select12_fu_202   |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    sub   |       sub_ln8_fu_209       |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|    mul   |       mul_ln8_fu_195       |    3    |    0    |    20   |
|          |         grp_fu_220         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   x_load_read_read_fu_56   |    0    |    0    |    0    |
|          | select_ln7_read_read_fu_62 |    0    |    0    |    0    |
|   read   |  idxprom11_read_read_fu_68 |    0    |    0    |    0    |
|          |     i_1_read_read_fu_74    |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_80 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln8_fu_131      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |       zext_ln8_fu_154      |    0    |    0    |    0    |
|          |      zext_ln8_1_fu_169     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |    0    |   323   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    A_addr_1_reg_298   |   14   |
|     A_addr_reg_288    |   14   |
|   addr_cmp11_reg_308  |    1   |
|    addr_cmp_reg_293   |    1   |
|    i_1_read_reg_264   |   14   |
|    icmp_ln7_reg_279   |    1   |
| idxprom11_read_reg_259|   14   |
|      k_1_reg_269      |   64   |
|       k_reg_242       |   64   |
|   mul_ln8_1_reg_283   |   14   |
|    mul_ln8_reg_313    |   32   |
| reuse_addr_reg_reg_227|   64   |
|   reuse_reg_reg_234   |   32   |
|  reuse_select_reg_303 |   32   |
|select_ln7_read_reg_254|   64   |
|   trunc_ln8_reg_274   |   14   |
|  x_load_read_reg_249  |   32   |
+-----------------------+--------+
|         Total         |   471  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_220    |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   323  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   471  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   471  |   341  |
+-----------+--------+--------+--------+--------+
