ARM GAS  /tmp/ccpO8VjY.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"gpio.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_GPIO_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_GPIO_Init:
  26              	.LFB141:
  27              		.file 1 "../Core/Src/gpio.c"
   1:../Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/gpio.c **** /**
   3:../Core/Src/gpio.c ****   ******************************************************************************
   4:../Core/Src/gpio.c ****   * @file    gpio.c
   5:../Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:../Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:../Core/Src/gpio.c ****   ******************************************************************************
   8:../Core/Src/gpio.c ****   * @attention
   9:../Core/Src/gpio.c ****   *
  10:../Core/Src/gpio.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:../Core/Src/gpio.c ****   * All rights reserved.
  12:../Core/Src/gpio.c ****   *
  13:../Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../Core/Src/gpio.c ****   * in the root directory of this software component.
  15:../Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../Core/Src/gpio.c ****   *
  17:../Core/Src/gpio.c ****   ******************************************************************************
  18:../Core/Src/gpio.c ****   */
  19:../Core/Src/gpio.c **** /* USER CODE END Header */
  20:../Core/Src/gpio.c **** 
  21:../Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:../Core/Src/gpio.c **** #include "gpio.h"
  23:../Core/Src/gpio.c **** 
  24:../Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:../Core/Src/gpio.c **** //array of const (read-only) pointers to GPIO_TypeDef
  26:../Core/Src/gpio.c **** GPIO_TypeDef* const GPIO_Ports[] = {GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH, GPIOI, 
  27:../Core/Src/gpio.c **** 
  28:../Core/Src/gpio.c **** const uint16_t GPIO_Pins[] = 
  29:../Core/Src/gpio.c **** {
  30:../Core/Src/gpio.c **** 	GPIO_PIN_0, GPIO_PIN_1, GPIO_PIN_2, GPIO_PIN_3, 
  31:../Core/Src/gpio.c **** 	GPIO_PIN_4,	GPIO_PIN_5, GPIO_PIN_6, GPIO_PIN_7,
ARM GAS  /tmp/ccpO8VjY.s 			page 2


  32:../Core/Src/gpio.c **** 	GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11,
  33:../Core/Src/gpio.c **** 	GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14, GPIO_PIN_15
  34:../Core/Src/gpio.c **** };
  35:../Core/Src/gpio.c **** 
  36:../Core/Src/gpio.c **** /* USER CODE END 0 */
  37:../Core/Src/gpio.c **** 
  38:../Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  39:../Core/Src/gpio.c **** /* Configure GPIO                                                             */
  40:../Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  41:../Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  42:../Core/Src/gpio.c **** 
  43:../Core/Src/gpio.c **** /* USER CODE END 1 */
  44:../Core/Src/gpio.c **** 
  45:../Core/Src/gpio.c **** /** Configure pins as
  46:../Core/Src/gpio.c ****         * Analog
  47:../Core/Src/gpio.c ****         * Input
  48:../Core/Src/gpio.c ****         * Output
  49:../Core/Src/gpio.c ****         * EVENT_OUT
  50:../Core/Src/gpio.c ****         * EXTI
  51:../Core/Src/gpio.c **** */
  52:../Core/Src/gpio.c **** void MX_GPIO_Init(void)
  53:../Core/Src/gpio.c **** {
  28              		.loc 1 53 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 84B0     		sub	sp, sp, #16
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  54:../Core/Src/gpio.c **** 
  55:../Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  56:../Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  36              		.loc 1 56 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 56 3 view .LVU2
  39              		.loc 1 56 3 view .LVU3
  40 0002 0F4B     		ldr	r3, .L3
  41 0004 1A6B     		ldr	r2, [r3, #48]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A63     		str	r2, [r3, #48]
  44              		.loc 1 56 3 view .LVU4
  45 000c 1A6B     		ldr	r2, [r3, #48]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0192     		str	r2, [sp, #4]
  48              		.loc 1 56 3 view .LVU5
  49 0014 019A     		ldr	r2, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 56 3 view .LVU6
  57:../Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  52              		.loc 1 57 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 57 3 view .LVU8
  55              		.loc 1 57 3 view .LVU9
  56 0016 1A6B     		ldr	r2, [r3, #48]
  57 0018 42F00802 		orr	r2, r2, #8
  58 001c 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/ccpO8VjY.s 			page 3


  59              		.loc 1 57 3 view .LVU10
  60 001e 1A6B     		ldr	r2, [r3, #48]
  61 0020 02F00802 		and	r2, r2, #8
  62 0024 0292     		str	r2, [sp, #8]
  63              		.loc 1 57 3 view .LVU11
  64 0026 029A     		ldr	r2, [sp, #8]
  65              	.LBE3:
  66              		.loc 1 57 3 view .LVU12
  58:../Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
  67              		.loc 1 58 3 view .LVU13
  68              	.LBB4:
  69              		.loc 1 58 3 view .LVU14
  70              		.loc 1 58 3 view .LVU15
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F04002 		orr	r2, r2, #64
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 58 3 view .LVU16
  75 0030 1B6B     		ldr	r3, [r3, #48]
  76 0032 03F04003 		and	r3, r3, #64
  77 0036 0393     		str	r3, [sp, #12]
  78              		.loc 1 58 3 view .LVU17
  79 0038 039B     		ldr	r3, [sp, #12]
  80              	.LBE4:
  81              		.loc 1 58 3 view .LVU18
  59:../Core/Src/gpio.c **** 
  60:../Core/Src/gpio.c **** }
  82              		.loc 1 60 1 is_stmt 0 view .LVU19
  83 003a 04B0     		add	sp, sp, #16
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 003c 7047     		bx	lr
  88              	.L4:
  89 003e 00BF     		.align	2
  90              	.L3:
  91 0040 00380240 		.word	1073887232
  92              		.cfi_endproc
  93              	.LFE141:
  95              		.section	.text.GPIO_config_pins,"ax",%progbits
  96              		.align	1
  97              		.global	GPIO_config_pins
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 101              		.fpu fpv5-d16
 103              	GPIO_config_pins:
 104              	.LVL0:
 105              	.LFB142:
  61:../Core/Src/gpio.c **** 
  62:../Core/Src/gpio.c **** /* USER CODE BEGIN 2 */
  63:../Core/Src/gpio.c **** 
  64:../Core/Src/gpio.c **** void GPIO_config_pins(uint8_t port, uint32_t pin_setting, uint32_t GPIO_Mode)
  65:../Core/Src/gpio.c **** {
 106              		.loc 1 65 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccpO8VjY.s 			page 4


 110              		.loc 1 65 1 is_stmt 0 view .LVU21
 111 0000 00B5     		push	{lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 0002 87B0     		sub	sp, sp, #28
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 32
  66:../Core/Src/gpio.c **** 	GPIO_InitTypeDef GPIO_Struct = {0};
 118              		.loc 1 66 2 is_stmt 1 view .LVU22
 119              		.loc 1 66 19 is_stmt 0 view .LVU23
 120 0004 0023     		movs	r3, #0
 121 0006 0193     		str	r3, [sp, #4]
 122 0008 0293     		str	r3, [sp, #8]
 123 000a 0393     		str	r3, [sp, #12]
 124 000c 0493     		str	r3, [sp, #16]
 125 000e 0593     		str	r3, [sp, #20]
  67:../Core/Src/gpio.c **** 	GPIO_Struct.Pin = pin_setting;
 126              		.loc 1 67 2 is_stmt 1 view .LVU24
 127              		.loc 1 67 18 is_stmt 0 view .LVU25
 128 0010 0191     		str	r1, [sp, #4]
  68:../Core/Src/gpio.c **** 	GPIO_Struct.Mode = GPIO_Mode;
 129              		.loc 1 68 2 is_stmt 1 view .LVU26
 130              		.loc 1 68 19 is_stmt 0 view .LVU27
 131 0012 0292     		str	r2, [sp, #8]
  69:../Core/Src/gpio.c **** 	GPIO_Struct.Pull = GPIO_NOPULL;
 132              		.loc 1 69 2 is_stmt 1 view .LVU28
  70:../Core/Src/gpio.c **** 	HAL_GPIO_Init(GPIO_Ports[port], &GPIO_Struct);
 133              		.loc 1 70 2 view .LVU29
 134 0014 01A9     		add	r1, sp, #4
 135              	.LVL1:
 136              		.loc 1 70 2 is_stmt 0 view .LVU30
 137 0016 044B     		ldr	r3, .L7
 138 0018 53F82000 		ldr	r0, [r3, r0, lsl #2]
 139              	.LVL2:
 140              		.loc 1 70 2 view .LVU31
 141 001c FFF7FEFF 		bl	HAL_GPIO_Init
 142              	.LVL3:
  71:../Core/Src/gpio.c **** }
 143              		.loc 1 71 1 view .LVU32
 144 0020 07B0     		add	sp, sp, #28
 145              	.LCFI4:
 146              		.cfi_def_cfa_offset 4
 147              		@ sp needed
 148 0022 5DF804FB 		ldr	pc, [sp], #4
 149              	.L8:
 150 0026 00BF     		.align	2
 151              	.L7:
 152 0028 00000000 		.word	.LANCHOR0
 153              		.cfi_endproc
 154              	.LFE142:
 156              		.section	.text.GPIO_check_res_pins,"ax",%progbits
 157              		.align	1
 158              		.global	GPIO_check_res_pins
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
ARM GAS  /tmp/ccpO8VjY.s 			page 5


 162              		.fpu fpv5-d16
 164              	GPIO_check_res_pins:
 165              	.LVL4:
 166              	.LFB143:
  72:../Core/Src/gpio.c **** 
  73:../Core/Src/gpio.c **** char GPIO_check_res_pins(uint16_t port_addr, uint32_t *pin_setting)
  74:../Core/Src/gpio.c **** {
 167              		.loc 1 74 1 is_stmt 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171              		@ link register save eliminated.
  75:../Core/Src/gpio.c **** 	if(port_addr == 0)	//Port A
 172              		.loc 1 75 2 view .LVU34
 173              		.loc 1 75 4 is_stmt 0 view .LVU35
 174 0000 0246     		mov	r2, r0
 175 0002 48B9     		cbnz	r0, .L10
  76:../Core/Src/gpio.c **** 	{
  77:../Core/Src/gpio.c **** 		if(IS_BIT_SET(*pin_setting, 13) || IS_BIT_SET(*pin_setting, 14))		//PA13, PA14 - DEBUG
 176              		.loc 1 77 3 is_stmt 1 view .LVU36
 177              		.loc 1 77 6 is_stmt 0 view .LVU37
 178 0004 0B68     		ldr	r3, [r1]
 179              		.loc 1 77 5 view .LVU38
 180 0006 13F4005F 		tst	r3, #8192
 181 000a 09D1     		bne	.L11
 182              		.loc 1 77 35 discriminator 1 view .LVU39
 183 000c 13F4804F 		tst	r3, #16384
 184 0010 06D1     		bne	.L11
  78:../Core/Src/gpio.c **** 		{
  79:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 13);
  80:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 14);
  81:../Core/Src/gpio.c **** 			return (char)(-1);
  82:../Core/Src/gpio.c **** 		}
  83:../Core/Src/gpio.c **** 		if(IS_BIT_SET(*pin_setting, 0)) // PA0 - ADC1 IN0
 185              		.loc 1 83 3 is_stmt 1 view .LVU40
 186              		.loc 1 83 5 is_stmt 0 view .LVU41
 187 0012 13F0010F 		tst	r3, #1
 188 0016 0BD1     		bne	.L17
 189              	.L10:
  84:../Core/Src/gpio.c **** 		{
  85:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 0);
  86:../Core/Src/gpio.c **** 			return (char)(-1);
  87:../Core/Src/gpio.c **** 		}			
  88:../Core/Src/gpio.c **** 	}
  89:../Core/Src/gpio.c **** 	if(port_addr == 3) 	//Port D
 190              		.loc 1 89 2 is_stmt 1 view .LVU42
 191              		.loc 1 89 4 is_stmt 0 view .LVU43
 192 0018 032A     		cmp	r2, #3
 193 001a 0ED0     		beq	.L18
  90:../Core/Src/gpio.c **** 	{
  91:../Core/Src/gpio.c **** 		if(IS_BIT_SET(*pin_setting, 8) || IS_BIT_SET(*pin_setting, 9))	//PD8, PD9 - UART
  92:../Core/Src/gpio.c **** 		{
  93:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 8);
  94:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 9);
  95:../Core/Src/gpio.c **** 			return (char)(-1);
  96:../Core/Src/gpio.c **** 		}
  97:../Core/Src/gpio.c **** 	}
ARM GAS  /tmp/ccpO8VjY.s 			page 6


  98:../Core/Src/gpio.c **** 	return 0;
 194              		.loc 1 98 9 view .LVU44
 195 001c 0020     		movs	r0, #0
 196              	.LVL5:
 197              		.loc 1 98 9 view .LVU45
 198 001e 7047     		bx	lr
 199              	.LVL6:
 200              	.L11:
  79:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 14);
 201              		.loc 1 79 4 is_stmt 1 view .LVU46
 202 0020 23F40052 		bic	r2, r3, #8192
 203 0024 0A60     		str	r2, [r1]
  80:../Core/Src/gpio.c **** 			return (char)(-1);
 204              		.loc 1 80 4 view .LVU47
 205 0026 23F4C043 		bic	r3, r3, #24576
 206 002a 0B60     		str	r3, [r1]
  81:../Core/Src/gpio.c **** 		}
 207              		.loc 1 81 4 view .LVU48
  81:../Core/Src/gpio.c **** 		}
 208              		.loc 1 81 11 is_stmt 0 view .LVU49
 209 002c FF20     		movs	r0, #255
 210              	.LVL7:
  81:../Core/Src/gpio.c **** 		}
 211              		.loc 1 81 11 view .LVU50
 212 002e 7047     		bx	lr
 213              	.LVL8:
 214              	.L17:
  85:../Core/Src/gpio.c **** 			return (char)(-1);
 215              		.loc 1 85 4 is_stmt 1 view .LVU51
 216 0030 23F00103 		bic	r3, r3, #1
 217 0034 0B60     		str	r3, [r1]
  86:../Core/Src/gpio.c **** 		}			
 218              		.loc 1 86 4 view .LVU52
  86:../Core/Src/gpio.c **** 		}			
 219              		.loc 1 86 11 is_stmt 0 view .LVU53
 220 0036 FF20     		movs	r0, #255
 221              	.LVL9:
  86:../Core/Src/gpio.c **** 		}			
 222              		.loc 1 86 11 view .LVU54
 223 0038 7047     		bx	lr
 224              	.LVL10:
 225              	.L18:
  91:../Core/Src/gpio.c **** 		{
 226              		.loc 1 91 3 is_stmt 1 view .LVU55
  91:../Core/Src/gpio.c **** 		{
 227              		.loc 1 91 6 is_stmt 0 view .LVU56
 228 003a 0B68     		ldr	r3, [r1]
  91:../Core/Src/gpio.c **** 		{
 229              		.loc 1 91 5 view .LVU57
 230 003c 13F4807F 		tst	r3, #256
 231 0040 04D1     		bne	.L14
  91:../Core/Src/gpio.c **** 		{
 232              		.loc 1 91 34 discriminator 1 view .LVU58
 233 0042 13F4007F 		tst	r3, #512
 234 0046 01D1     		bne	.L14
 235              		.loc 1 98 9 view .LVU59
 236 0048 0020     		movs	r0, #0
ARM GAS  /tmp/ccpO8VjY.s 			page 7


 237              	.LVL11:
  99:../Core/Src/gpio.c **** }
 238              		.loc 1 99 1 view .LVU60
 239 004a 7047     		bx	lr
 240              	.LVL12:
 241              	.L14:
  93:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 9);
 242              		.loc 1 93 4 is_stmt 1 view .LVU61
 243 004c 23F48072 		bic	r2, r3, #256
 244 0050 0A60     		str	r2, [r1]
  94:../Core/Src/gpio.c **** 			return (char)(-1);
 245              		.loc 1 94 4 view .LVU62
 246 0052 23F44073 		bic	r3, r3, #768
 247 0056 0B60     		str	r3, [r1]
  95:../Core/Src/gpio.c **** 		}
 248              		.loc 1 95 4 view .LVU63
  95:../Core/Src/gpio.c **** 		}
 249              		.loc 1 95 11 is_stmt 0 view .LVU64
 250 0058 FF20     		movs	r0, #255
 251              	.LVL13:
  95:../Core/Src/gpio.c **** 		}
 252              		.loc 1 95 11 view .LVU65
 253 005a 7047     		bx	lr
 254              		.cfi_endproc
 255              	.LFE143:
 257              		.global	GPIO_Pins
 258              		.global	GPIO_Ports
 259              		.section	.rodata.GPIO_Pins,"a"
 260              		.align	2
 263              	GPIO_Pins:
 264 0000 0100     		.short	1
 265 0002 0200     		.short	2
 266 0004 0400     		.short	4
 267 0006 0800     		.short	8
 268 0008 1000     		.short	16
 269 000a 2000     		.short	32
 270 000c 4000     		.short	64
 271 000e 8000     		.short	128
 272 0010 0001     		.short	256
 273 0012 0002     		.short	512
 274 0014 0004     		.short	1024
 275 0016 0008     		.short	2048
 276 0018 0010     		.short	4096
 277 001a 0020     		.short	8192
 278 001c 0040     		.short	16384
 279 001e 0080     		.short	-32768
 280              		.section	.rodata.GPIO_Ports,"a"
 281              		.align	2
 282              		.set	.LANCHOR0,. + 0
 285              	GPIO_Ports:
 286 0000 00000240 		.word	1073872896
 287 0004 00040240 		.word	1073873920
 288 0008 00080240 		.word	1073874944
 289 000c 000C0240 		.word	1073875968
 290 0010 00100240 		.word	1073876992
 291 0014 00140240 		.word	1073878016
 292 0018 00180240 		.word	1073879040
ARM GAS  /tmp/ccpO8VjY.s 			page 8


 293 001c 001C0240 		.word	1073880064
 294 0020 00200240 		.word	1073881088
 295 0024 00240240 		.word	1073882112
 296 0028 00280240 		.word	1073883136
 297              		.text
 298              	.Letext0:
 299              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 300              		.file 3 "../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 301              		.file 4 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 302              		.file 5 "../Core/Inc/gpio.h"
ARM GAS  /tmp/ccpO8VjY.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccpO8VjY.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccpO8VjY.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccpO8VjY.s:91     .text.MX_GPIO_Init:0000000000000040 $d
     /tmp/ccpO8VjY.s:96     .text.GPIO_config_pins:0000000000000000 $t
     /tmp/ccpO8VjY.s:103    .text.GPIO_config_pins:0000000000000000 GPIO_config_pins
     /tmp/ccpO8VjY.s:152    .text.GPIO_config_pins:0000000000000028 $d
     /tmp/ccpO8VjY.s:157    .text.GPIO_check_res_pins:0000000000000000 $t
     /tmp/ccpO8VjY.s:164    .text.GPIO_check_res_pins:0000000000000000 GPIO_check_res_pins
     /tmp/ccpO8VjY.s:263    .rodata.GPIO_Pins:0000000000000000 GPIO_Pins
     /tmp/ccpO8VjY.s:285    .rodata.GPIO_Ports:0000000000000000 GPIO_Ports
     /tmp/ccpO8VjY.s:260    .rodata.GPIO_Pins:0000000000000000 $d
     /tmp/ccpO8VjY.s:281    .rodata.GPIO_Ports:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
