INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
