INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 26 23:08:18 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 Buffer_1/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Buffer_1/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.955ns (32.583%)  route 4.045ns (67.417%))
  Logic Levels:           16  (CARRY4=8 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4408, unset)         0.672     0.672    Buffer_1/oehb1/clk
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_1/oehb1/data_reg_reg[4]/Q
                         net (fo=6, unplaced)         0.613     1.494    add_16/D[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.863 r  add_16/dataOutArray[0]_carry/CO[3]
                         net (fo=1, unplaced)         0.008     1.871    add_16/dataOutArray[0]_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.931 r  add_16/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    add_16/dataOutArray[0]_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.991 r  add_16/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     1.991    add_16/dataOutArray[0]_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.051 r  add_16/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    add_16/dataOutArray[0]_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.111 r  add_16/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.111    add_16/dataOutArray[0]_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.171 r  add_16/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.171    add_16/dataOutArray[0]_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.391 f  add_16/dataOutArray[0]_carry__5/O[1]
                         net (fo=7, unplaced)         0.275     2.666    Buffer_3/oehb1/dataOutArray[0]0_carry__2[25]
                         LUT4 (Prop_lut4_I3_O)        0.164     2.830 r  Buffer_3/oehb1/dataOutArray[0]0_carry__2_i_3__0/O
                         net (fo=1, unplaced)         0.000     2.830    icmp_17/reg_value_reg[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.322     3.152 r  icmp_17/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=19, unplaced)        0.577     3.729    Buffer_3/oehb1/CO[0]
                         LUT6 (Prop_lut6_I3_O)        0.053     3.782 f  Buffer_3/oehb1/data_reg[6]_i_7/O
                         net (fo=5, unplaced)         0.368     4.150    phiC_3/oehb1/validArray_reg[0]_3
                         LUT4 (Prop_lut4_I0_O)        0.053     4.203 f  phiC_3/oehb1/reg_value_i_5/O
                         net (fo=1, unplaced)         0.340     4.543    phi_3/tehb1/reg_value_i_2__9
                         LUT5 (Prop_lut5_I1_O)        0.053     4.596 f  phi_3/tehb1/reg_value_i_4__1/O
                         net (fo=2, unplaced)         0.351     4.947    fork_7/generateBlocks[1].regblock/reg_value_reg_5
                         LUT5 (Prop_lut5_I1_O)        0.053     5.000 f  fork_7/generateBlocks[1].regblock/reg_value_i_2__12/O
                         net (fo=2, unplaced)         0.351     5.351    fork_7/generateBlocks[1].regblock/reg_value_i_2__12_n_0
                         LUT3 (Prop_lut3_I0_O)        0.053     5.404 f  fork_7/generateBlocks[1].regblock/reg_value_i_2__11/O
                         net (fo=6, unplaced)         0.372     5.776    fork_3/generateBlocks[0].regblock/reg_value_reg_5
                         LUT6 (Prop_lut6_I2_O)        0.053     5.829 r  fork_3/generateBlocks[0].regblock/data_reg[6]_i_5/O
                         net (fo=7, unplaced)         0.375     6.204    phiC_3/oehb1/data_reg_reg[0]_4
                         LUT5 (Prop_lut5_I4_O)        0.053     6.257 r  phiC_3/oehb1/data_reg[6]_i_1__12/O
                         net (fo=31, unplaced)        0.415     6.672    Buffer_1/oehb1/reg_en
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4408, unset)         0.638     5.638    Buffer_1/oehb1/clk
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     5.304    Buffer_1/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.304    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 -1.368    




report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3197.523 ; gain = 0.000
