{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535549471918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535549471919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 29 22:31:11 2018 " "Processing started: Wed Aug 29 22:31:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535549471919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535549471919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UniversalCounter -c UniversalCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off UniversalCounter -c UniversalCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535549471920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535549472816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "universalcounter.v 4 4 " "Found 4 design units, including 4 entities, in source file universalcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ucounter " "Found entity 1: ucounter" {  } { { "UniversalCounter.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535549472928 ""} { "Info" "ISGN_ENTITY_NAME" "2 unchatter " "Found entity 2: unchatter" {  } { { "UniversalCounter.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535549472928 ""} { "Info" "ISGN_ENTITY_NAME" "3 LedDec " "Found entity 3: LedDec" {  } { { "UniversalCounter.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535549472928 ""} { "Info" "ISGN_ENTITY_NAME" "4 UniversalCounter " "Found entity 4: UniversalCounter" {  } { { "UniversalCounter.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535549472928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535549472928 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout UniversalCounter.v(91) " "Verilog HDL Implicit Net warning at UniversalCounter.v(91): created implicit net for \"cout\"" {  } { { "UniversalCounter.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535549472930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UniversalCounter " "Elaborating entity \"UniversalCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535549473004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unchatter unchatter:uc " "Elaborating entity \"unchatter\" for hierarchy \"unchatter:uc\"" {  } { { "UniversalCounter.v" "uc" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535549473040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UniversalCounter.v(34) " "Verilog HDL assignment warning at UniversalCounter.v(34): truncated value with size 32 to match size of target (16)" {  } { { "UniversalCounter.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535549473041 "|UniversalCounter|unchatter:uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ucounter ucounter:counter1 " "Elaborating entity \"ucounter\" for hierarchy \"ucounter:counter1\"" {  } { { "UniversalCounter.v" "counter1" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535549473069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UniversalCounter.v(18) " "Verilog HDL assignment warning at UniversalCounter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "UniversalCounter.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535549473070 "|UniversalCounter|ucounter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ucounter ucounter:counter2 " "Elaborating entity \"ucounter\" for hierarchy \"ucounter:counter2\"" {  } { { "UniversalCounter.v" "counter2" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535549473129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UniversalCounter.v(18) " "Verilog HDL assignment warning at UniversalCounter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "UniversalCounter.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535549473131 "|UniversalCounter|ucounter:counter2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedDec LedDec:ledDec1 " "Elaborating entity \"LedDec\" for hierarchy \"LedDec:ledDec1\"" {  } { { "UniversalCounter.v" "ledDec1" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535549473156 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[7\] VCC " "Pin \"hex0\[7\]\" is stuck at VCC" {  } { { "UniversalCounter.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535549474081 "|UniversalCounter|hex0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[7\] VCC " "Pin \"hex1\[7\]\" is stuck at VCC" {  } { { "UniversalCounter.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/10_UniversalCounter/UniversalCounter.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535549474081 "|UniversalCounter|hex1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1535549474081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535549474296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535549474844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535549474844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535549474990 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535549474990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535549474990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535549474990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535549475100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 29 22:31:15 2018 " "Processing ended: Wed Aug 29 22:31:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535549475100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535549475100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535549475100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535549475100 ""}
