#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000139c6e63d50 .scope module, "ASYNC_FIFO" "ASYNC_FIFO" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_00000139c6e63ee0 .param/l "Address" 0 2 10, +C4<00000000000000000000000000000011>;
P_00000139c6e63f18 .param/l "Data_width" 0 2 8, +C4<00000000000000000000000000001000>;
P_00000139c6e63f50 .param/l "Depth" 0 2 9, +C4<00000000000000000000000000001000>;
P_00000139c6e63f88 .param/l "NUM_STAGES" 0 2 11, +C4<00000000000000000000000000000010>;
L_00000139c6e813e0 .functor BUFZ 1, v00000139c6ede5c0_0, C4<0>, C4<0>, C4<0>;
v00000139c6edfa60_0 .net "R2q_wptr_internal", 3 0, v00000139c6e89290_0;  1 drivers
v00000139c6edeb60_0 .net "Radder_internal", 2 0, L_00000139c6e80e30;  1 drivers
o00000139c6e8c298 .functor BUFZ 1, C4<z>; HiZ drive
v00000139c6edee80_0 .net "Rclk", 0 0, o00000139c6e8c298;  0 drivers
v00000139c6ede200_0 .net "Rdata", 7 0, v00000139c6e893d0_0;  1 drivers
v00000139c6edff60_0 .net "Rempty", 0 0, v00000139c6edec00_0;  1 drivers
o00000139c6e8c8c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000139c6edf560_0 .net "Rinc", 0 0, o00000139c6e8c8c8;  0 drivers
v00000139c6ede160_0 .net "Rptr_internal", 3 0, v00000139c6edfba0_0;  1 drivers
o00000139c6e8c2c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000139c6ede2a0_0 .net "Rrst", 0 0, o00000139c6e8c2c8;  0 drivers
v00000139c6ede7a0_0 .net "Wadder_internal", 2 0, L_00000139c6e80730;  1 drivers
o00000139c6e8c028 .functor BUFZ 1, C4<z>; HiZ drive
v00000139c6ede340_0 .net "Wclk", 0 0, o00000139c6e8c028;  0 drivers
v00000139c6edef20_0 .net "Wclken_internal", 0 0, v00000139c6e89b50_0;  1 drivers
v00000139c6edfb00_0 .net "Wfull", 0 0, L_00000139c6e813e0;  1 drivers
v00000139c6edefc0_0 .net "Wfull_internal", 0 0, v00000139c6ede5c0_0;  1 drivers
o00000139c6e8c538 .functor BUFZ 1, C4<z>; HiZ drive
v00000139c6ede8e0_0 .net "Winc", 0 0, o00000139c6e8c538;  0 drivers
v00000139c6edfd80_0 .net "Wptr_internal", 3 0, v00000139c6edfc40_0;  1 drivers
v00000139c6ede840_0 .net "Wq2_rptr_internal", 3 0, v00000139c6e89c90_0;  1 drivers
o00000139c6e8c688 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000139c6edf100_0 .net "Wrdata", 7 0, o00000139c6e8c688;  0 drivers
o00000139c6e8c058 .functor BUFZ 1, C4<z>; HiZ drive
v00000139c6edf1a0_0 .net "Wrst", 0 0, o00000139c6e8c058;  0 drivers
S_00000139c6e6fb30 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 2 95, 3 1 0, S_00000139c6e63d50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_00000139c6e185a0 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_00000139c6e185d8 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v00000139c6e89790_0 .net "ASYNC", 3 0, v00000139c6edfba0_0;  alias, 1 drivers
v00000139c6e89f10_0 .net "CLK", 0 0, o00000139c6e8c028;  alias, 0 drivers
v00000139c6e89bf0_0 .net "RST", 0 0, o00000139c6e8c058;  alias, 0 drivers
v00000139c6e89c90_0 .var "SYNC", 3 0;
v00000139c6e89dd0_0 .var/i "i", 31 0;
v00000139c6e89830 .array "sync_reg", 0 3, 1 0;
v00000139c6e89830_0 .array/port v00000139c6e89830, 0;
v00000139c6e89830_1 .array/port v00000139c6e89830, 1;
v00000139c6e89830_2 .array/port v00000139c6e89830, 2;
v00000139c6e89830_3 .array/port v00000139c6e89830, 3;
E_00000139c6e88ad0 .event anyedge, v00000139c6e89830_0, v00000139c6e89830_1, v00000139c6e89830_2, v00000139c6e89830_3;
E_00000139c6e88810/0 .event negedge, v00000139c6e89bf0_0;
E_00000139c6e88810/1 .event posedge, v00000139c6e89f10_0;
E_00000139c6e88810 .event/or E_00000139c6e88810/0, E_00000139c6e88810/1;
S_00000139c6e6fcc0 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 2 108, 3 1 0, S_00000139c6e63d50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_00000139c6e18420 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_00000139c6e18458 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v00000139c6e896f0_0 .net "ASYNC", 3 0, v00000139c6edfc40_0;  alias, 1 drivers
v00000139c6e89650_0 .net "CLK", 0 0, o00000139c6e8c298;  alias, 0 drivers
v00000139c6e89d30_0 .net "RST", 0 0, o00000139c6e8c2c8;  alias, 0 drivers
v00000139c6e89290_0 .var "SYNC", 3 0;
v00000139c6e89330_0 .var/i "i", 31 0;
v00000139c6e89ab0 .array "sync_reg", 0 3, 1 0;
v00000139c6e89ab0_0 .array/port v00000139c6e89ab0, 0;
v00000139c6e89ab0_1 .array/port v00000139c6e89ab0, 1;
v00000139c6e89ab0_2 .array/port v00000139c6e89ab0, 2;
v00000139c6e89ab0_3 .array/port v00000139c6e89ab0, 3;
E_00000139c6e88250 .event anyedge, v00000139c6e89ab0_0, v00000139c6e89ab0_1, v00000139c6e89ab0_2, v00000139c6e89ab0_3;
E_00000139c6e88510/0 .event negedge, v00000139c6e89d30_0;
E_00000139c6e88510/1 .event posedge, v00000139c6e89650_0;
E_00000139c6e88510 .event/or E_00000139c6e88510/0, E_00000139c6e88510/1;
S_00000139c6e770b0 .scope module, "Clogic" "Comb_logic" 2 53, 4 1 0, S_00000139c6e63d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v00000139c6e89b50_0 .var "Wclken", 0 0;
v00000139c6e89e70_0 .net "Wfull", 0 0, v00000139c6ede5c0_0;  alias, 1 drivers
v00000139c6e890b0_0 .net "Winc", 0 0, o00000139c6e8c538;  alias, 0 drivers
E_00000139c6e88890 .event anyedge, v00000139c6e890b0_0, v00000139c6e89e70_0;
S_00000139c6e77240 .scope module, "FIFO_MEM" "FIFO_MEMORY" 2 66, 5 1 0, S_00000139c6e63d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rclk";
P_00000139c6e773d0 .param/l "Address" 0 5 5, +C4<00000000000000000000000000000011>;
P_00000139c6e77408 .param/l "Data_width" 0 5 3, +C4<00000000000000000000000000001000>;
P_00000139c6e77440 .param/l "Depth" 0 5 4, +C4<00000000000000000000000000001000>;
v00000139c6e898d0 .array "MEM", 0 7, 7 0;
v00000139c6e891f0_0 .net "Radder", 2 0, L_00000139c6e80e30;  alias, 1 drivers
v00000139c6e89970_0 .net "Rclk", 0 0, o00000139c6e8c298;  alias, 0 drivers
v00000139c6e893d0_0 .var "Rdata", 7 0;
v00000139c6e89a10_0 .net "Wadder", 2 0, L_00000139c6e80730;  alias, 1 drivers
v00000139c6e895b0_0 .net "Wclk", 0 0, o00000139c6e8c028;  alias, 0 drivers
v00000139c6e89470_0 .net "Wclken", 0 0, v00000139c6e89b50_0;  alias, 1 drivers
v00000139c6e89510_0 .net "Wrdata", 7 0, o00000139c6e8c688;  alias, 0 drivers
E_00000139c6e887d0 .event posedge, v00000139c6e89650_0;
E_00000139c6e88310 .event posedge, v00000139c6e89f10_0;
S_00000139c6e7dc00 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 2 79, 6 1 0, S_00000139c6e63d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 4 "Rptr";
P_00000139c6e88bd0 .param/l "Address" 0 6 1, +C4<00000000000000000000000000000011>;
L_00000139c6e80e30 .functor BUFZ 3, v00000139c6ede700_0, C4<000>, C4<000>, C4<000>;
v00000139c6ede660_0 .net "R2q_wptr", 3 0, v00000139c6e89290_0;  alias, 1 drivers
v00000139c6edf240_0 .net "Radder", 2 0, L_00000139c6e80e30;  alias, 1 drivers
v00000139c6ede700_0 .var "Radder_binary_current", 2 0;
v00000139c6edf880_0 .var "Radder_binary_next", 2 0;
v00000139c6edea20_0 .var "Radder_gray_next", 3 0;
v00000139c6edf920_0 .net "Rclk", 0 0, o00000139c6e8c298;  alias, 0 drivers
v00000139c6edec00_0 .var "Rempty", 0 0;
v00000139c6ee0000_0 .net "Rinc", 0 0, o00000139c6e8c8c8;  alias, 0 drivers
v00000139c6edfba0_0 .var "Rptr", 3 0;
v00000139c6edf060_0 .net "Rrst", 0 0, o00000139c6e8c2c8;  alias, 0 drivers
E_00000139c6e88e90 .event anyedge, v00000139c6ede700_0, v00000139c6ee0000_0, v00000139c6edec00_0, v00000139c6edf880_0;
S_00000139c6e7dd90 .scope module, "FIFO_WPTRFULL" "FIFO_wptr_wfull" 2 42, 7 21 0, S_00000139c6e63d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_00000139c6e88b50 .param/l "Address" 0 7 22, +C4<00000000000000000000000000000011>;
L_00000139c6e80730 .functor BUFZ 3, v00000139c6edeac0_0, C4<000>, C4<000>, C4<000>;
v00000139c6edeca0_0 .net "Wadder", 2 0, L_00000139c6e80730;  alias, 1 drivers
v00000139c6edeac0_0 .var "Wadder_binary_current", 2 0;
v00000139c6edede0_0 .var "Wadder_binary_next", 2 0;
v00000139c6eded40_0 .var "Wadder_gray_next", 3 0;
v00000139c6edf9c0_0 .net "Wclk", 0 0, o00000139c6e8c028;  alias, 0 drivers
v00000139c6ede5c0_0 .var "Wfull", 0 0;
v00000139c6edfce0_0 .net "Winc", 0 0, o00000139c6e8c538;  alias, 0 drivers
v00000139c6edfc40_0 .var "Wptr", 3 0;
v00000139c6ede3e0_0 .net "Wq2_rptr", 3 0, v00000139c6e89c90_0;  alias, 1 drivers
v00000139c6edf420_0 .net "Wrst", 0 0, o00000139c6e8c058;  alias, 0 drivers
E_00000139c6e88ed0 .event anyedge, v00000139c6edeac0_0, v00000139c6e890b0_0, v00000139c6e89e70_0, v00000139c6edede0_0;
    .scope S_00000139c6e7dd90;
T_0 ;
    %wait E_00000139c6e88ed0;
    %load/vec4 v00000139c6edeac0_0;
    %load/vec4 v00000139c6edfce0_0;
    %pad/u 3;
    %load/vec4 v00000139c6ede5c0_0;
    %pad/u 3;
    %inv;
    %and;
    %add;
    %store/vec4 v00000139c6edede0_0, 0, 3;
    %load/vec4 v00000139c6edede0_0;
    %pad/u 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v00000139c6edede0_0;
    %pad/u 4;
    %xor;
    %store/vec4 v00000139c6eded40_0, 0, 4;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000139c6e7dd90;
T_1 ;
    %wait E_00000139c6e88810;
    %load/vec4 v00000139c6edf420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000139c6edeac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000139c6edfc40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000139c6edede0_0;
    %assign/vec4 v00000139c6edeac0_0, 0;
    %load/vec4 v00000139c6eded40_0;
    %assign/vec4 v00000139c6edfc40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000139c6e7dd90;
T_2 ;
    %wait E_00000139c6e88810;
    %load/vec4 v00000139c6edf420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000139c6ede5c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000139c6eded40_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000139c6ede3e0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.3, 4;
    %load/vec4 v00000139c6eded40_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000139c6ede3e0_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v00000139c6eded40_0;
    %parti/s 2, 0, 2;
    %load/vec4 v00000139c6ede3e0_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %assign/vec4 v00000139c6ede5c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000139c6e770b0;
T_3 ;
    %wait E_00000139c6e88890;
    %load/vec4 v00000139c6e890b0_0;
    %load/vec4 v00000139c6e89e70_0;
    %inv;
    %and;
    %store/vec4 v00000139c6e89b50_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000139c6e77240;
T_4 ;
    %wait E_00000139c6e88310;
    %load/vec4 v00000139c6e89470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000139c6e89510_0;
    %load/vec4 v00000139c6e89a10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000139c6e898d0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000139c6e77240;
T_5 ;
    %wait E_00000139c6e887d0;
    %load/vec4 v00000139c6e891f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000139c6e898d0, 4;
    %assign/vec4 v00000139c6e893d0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000139c6e7dc00;
T_6 ;
    %wait E_00000139c6e88e90;
    %load/vec4 v00000139c6ede700_0;
    %load/vec4 v00000139c6ee0000_0;
    %pad/u 3;
    %load/vec4 v00000139c6edec00_0;
    %pad/u 3;
    %inv;
    %and;
    %add;
    %store/vec4 v00000139c6edf880_0, 0, 3;
    %load/vec4 v00000139c6edf880_0;
    %pad/u 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v00000139c6edf880_0;
    %pad/u 4;
    %xor;
    %store/vec4 v00000139c6edea20_0, 0, 4;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000139c6e7dc00;
T_7 ;
    %wait E_00000139c6e88510;
    %load/vec4 v00000139c6edf060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000139c6ede700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000139c6edfba0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000139c6edf880_0;
    %assign/vec4 v00000139c6ede700_0, 0;
    %load/vec4 v00000139c6edea20_0;
    %assign/vec4 v00000139c6edfba0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000139c6e7dc00;
T_8 ;
    %wait E_00000139c6e88510;
    %load/vec4 v00000139c6edf060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000139c6edec00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000139c6edea20_0;
    %load/vec4 v00000139c6ede660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000139c6edec00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000139c6e6fb30;
T_9 ;
    %wait E_00000139c6e88810;
    %load/vec4 v00000139c6e89bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000139c6e89dd0_0, 0, 32;
T_9.2 ;
    %load/vec4 v00000139c6e89dd0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v00000139c6e89dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000139c6e89830, 0, 4;
    %load/vec4 v00000139c6e89dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000139c6e89dd0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000139c6e89dd0_0, 0, 32;
T_9.4 ;
    %load/vec4 v00000139c6e89dd0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_9.5, 5;
    %ix/getv/s 4, v00000139c6e89dd0_0;
    %load/vec4a v00000139c6e89830, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v00000139c6e89790_0;
    %load/vec4 v00000139c6e89dd0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v00000139c6e89dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000139c6e89830, 0, 4;
    %load/vec4 v00000139c6e89dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000139c6e89dd0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000139c6e6fb30;
T_10 ;
    %wait E_00000139c6e88ad0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000139c6e89dd0_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000139c6e89dd0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_10.1, 5;
    %ix/getv/s 4, v00000139c6e89dd0_0;
    %load/vec4a v00000139c6e89830, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v00000139c6e89dd0_0;
    %store/vec4 v00000139c6e89c90_0, 4, 1;
    %load/vec4 v00000139c6e89dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000139c6e89dd0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000139c6e6fcc0;
T_11 ;
    %wait E_00000139c6e88510;
    %load/vec4 v00000139c6e89d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000139c6e89330_0, 0, 32;
T_11.2 ;
    %load/vec4 v00000139c6e89330_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v00000139c6e89330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000139c6e89ab0, 0, 4;
    %load/vec4 v00000139c6e89330_0;
    %addi 1, 0, 32;
    %store/vec4 v00000139c6e89330_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000139c6e89330_0, 0, 32;
T_11.4 ;
    %load/vec4 v00000139c6e89330_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.5, 5;
    %ix/getv/s 4, v00000139c6e89330_0;
    %load/vec4a v00000139c6e89ab0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v00000139c6e896f0_0;
    %load/vec4 v00000139c6e89330_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v00000139c6e89330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000139c6e89ab0, 0, 4;
    %load/vec4 v00000139c6e89330_0;
    %addi 1, 0, 32;
    %store/vec4 v00000139c6e89330_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000139c6e6fcc0;
T_12 ;
    %wait E_00000139c6e88250;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000139c6e89330_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000139c6e89330_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %ix/getv/s 4, v00000139c6e89330_0;
    %load/vec4a v00000139c6e89ab0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v00000139c6e89330_0;
    %store/vec4 v00000139c6e89290_0, 4, 1;
    %load/vec4 v00000139c6e89330_0;
    %addi 1, 0, 32;
    %store/vec4 v00000139c6e89330_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
