{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "21",
                "@timestamp": "2022-11-21T09:04:06.000006-05:00",
                "@year": "2022",
                "@month": "11"
            },
            "ait:date-sort": {
                "@day": "01",
                "@year": "2021",
                "@month": "01"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding": [
                {"xocs:funding-agency-matched-string": "Chulalongkorn Academic Advancement"},
                {
                    "xocs:funding-agency-matched-string": "Chulalongkorn University",
                    "xocs:funding-agency-acronym": "CU",
                    "xocs:funding-agency": "Chulalongkorn University",
                    "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100002873",
                    "xocs:funding-agency-country": "http://sws.geonames.org/1605651/"
                }
            ],
            "xocs:funding-addon-generated-timestamp": "2021-07-19T07:01:18.810Z",
            "xocs:funding-text": "This research is supported financially by \u2018the Chulalongkorn Academic Advancement into Its 2nd Century Project\u2019. We would like to thank Prof. Ekachai Leelarasmee and Asst. Prof. Kittiphan Techakittiroj for their academic advices and continual encouragement. The student is awarded a joint scholarship, composed of The 100th Anniversary Chulalongkorn University Fund for Doctoral Scholarship and The 90th Anniversary of Chulalongkorn University, Rachadapisek Sompote Fund.",
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"
        }},
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Thailand",
                        "@afid": "60028190",
                        "@country": "tha",
                        "organization": [
                            {"$": "Department of Electrical Engineering"},
                            {"$": "Chulalongkorn University"}
                        ],
                        "affiliation-id": {
                            "@afid": "60028190",
                            "@dptid": "113845132"
                        },
                        "ce:source-text": "Department of Electrical Engineering, Chulalongkorn University, Thailand",
                        "@dptid": "113845132"
                    },
                    "author": [
                        {
                            "ce:given-name": "Ehsan",
                            "preferred-name": {
                                "ce:given-name": "Ehsan",
                                "ce:initials": "E.",
                                "ce:surname": "Ali",
                                "ce:indexed-name": "Ali E."
                            },
                            "@seq": "1",
                            "ce:initials": "E.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Ali",
                            "@auid": "57188973802",
                            "ce:indexed-name": "Ali E."
                        },
                        {
                            "ce:given-name": "Wanchalerm",
                            "preferred-name": {
                                "ce:given-name": "Wanchalerm",
                                "ce:initials": "W.",
                                "ce:surname": "Pora",
                                "ce:indexed-name": "Pora W."
                            },
                            "@seq": "2",
                            "ce:initials": "W.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Pora",
                            "@auid": "15220962000",
                            "ce:indexed-name": "Pora W."
                        }
                    ]
                },
                "citation-title": "Modular transformation of embedded systems from firm-cores to soft-cores",
                "abstracts": "Copyright Â© 2021 Inderscience Enterprises Ltd.Although there are many 8-bit IP processor cores available, only a few, such as Xilinx PicoBlaze and Lattice Mico8 firm-cores are reliable enough to be used in commercial products. One of the drawbacks is that their codes are confined to vendor-specific primitives. It is inefficient to implement a PicoBlaze processor on non-Xilinx FPGA devices. In this paper we propose a systematic approach that transforms primitive-level designs (firm-cores) to vendor independent designs (soft-cores), while modularising them during the process. This makes modification and implementation of designs on any FPGA devices possible. To demonstrate the idea, our soft-core version of PicoBlaze is implemented on a Lattice iCE40LP1k FPGA device and is shown to be fully compatible with the original PicoBlaze macro. Rigorous verification mechanisms have been employed to ensure the validity of the porting process; therefore, the quality of transformation matches the industry expectation.",
                "correspondence": {
                    "affiliation": {
                        "country": "Thailand",
                        "@country": "tha",
                        "organization": [
                            {"$": "Department of Electrical Engineering"},
                            {"$": "Chulalongkorn University"}
                        ],
                        "ce:source-text": "Department of Electrical Engineering, Chulalongkorn University, Thailand"
                    },
                    "person": {
                        "ce:given-name": "Wanchalerm",
                        "ce:initials": "W.",
                        "ce:surname": "Pora",
                        "ce:indexed-name": "Pora W."
                    }
                },
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "Embedded systems",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Firm-core",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "FPGA",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "HDL",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Lattice",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Microprocessors",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Soft-core",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Transformation",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Verification",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Xilinx PicoBlaze",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "ar"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "sourcetitle-abbrev": "Int. J. Embedded Syst.",
                    "website": {"ce:e-address": {
                        "$": "http://www.inderscience.com/ijes",
                        "@type": "email"
                    }},
                    "@country": "che",
                    "translated-sourcetitle": {
                        "$": "International Journal of Embedded Systems",
                        "@xml:lang": "eng"
                    },
                    "issn": [
                        {
                            "$": "17411076",
                            "@type": "electronic"
                        },
                        {
                            "$": "17411068",
                            "@type": "print"
                        }
                    ],
                    "volisspag": {
                        "voliss": {
                            "@volume": "14",
                            "@issue": "3"
                        },
                        "pagerange": {
                            "@first": "259",
                            "@last": "276"
                        }
                    },
                    "@type": "j",
                    "publicationyear": {"@first": "2021"},
                    "publisher": {"publishername": "Inderscience Publishers"},
                    "sourcetitle": "International Journal of Embedded Systems",
                    "@srcid": "12100157172",
                    "publicationdate": {
                        "year": "2021",
                        "date-text": {
                            "@xfab-added": "true",
                            "$": "2021"
                        }
                    }
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "CPXCLASS",
                        "classification": {
                            "classification-code": "721.2",
                            "classification-description": "Logic Elements"
                        }
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "1712"},
                            {"$": "1708"}
                        ]
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": "COMP"
                    }
                ]}}
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2021 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "17",
                    "@timestamp": "BST 06:16:05",
                    "@year": "2021",
                    "@month": "07"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "635482204",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "934335764",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20212910644858",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "20212355836",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "85109981938",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85109981938",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.1504/IJES.2021.116113"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "82",
                "reference": [
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Ahmad, S., Boppana, V., Ganusov, I., Kathail, V., Rajagopalan, V. and Wittig, R. (2016) \u2018A 16-nm multiprocessing system-on-chip field-programmable gate array platform\u2019, IEEE Micro, Vol. 36, No. 2, pp.48\u201362 [online] https://doi.org/10.1109/MM.2016.18.",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/MM.2016.18",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "A 16-nm multiprocessing system-on-chip field-programmable gate array platform"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84964509896",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "36",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "48",
                                    "@last": "62"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Ahmad",
                                    "ce:indexed-name": "Ahmad S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Boppana",
                                    "ce:indexed-name": "Boppana V."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Ganusov",
                                    "ce:indexed-name": "Ganusov I."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Kathail",
                                    "ce:indexed-name": "Kathail V."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Rajagopalan",
                                    "ce:indexed-name": "Rajagopalan V."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Wittig",
                                    "ce:indexed-name": "Wittig R."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Micro"
                        },
                        "ce:source-text": "Ahmad, S., Boppana, V., Ganusov, I., Kathail, V., Rajagopalan, V. and Wittig, R. (2016) \u2018A 16-nm multiprocessing system-on-chip field-programmable gate array platform\u2019, IEEE Micro, Vol. 36, No. 2, pp.48\u201362 [online] https://doi.org/10.1109/MM.2016.18."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Ahmed, O. (2018) Latest FPGAs in the Market, COEN 6501 \u2013 Digital Design and Synthesis [online] http://users.encs.concordia.ca/asim/COEN_6501/Lecture_Notes/FPGA%20Report.pdf (accessed 23 November 2019).",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://users.encs.concordia.ca/asim/COEN_6501/Lecture_Notes/FPGA%20Report.pdf",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109863758",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 23 November 2019)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "O.",
                                "@_fa": "true",
                                "ce:surname": "Ahmed",
                                "ce:indexed-name": "Ahmed O."
                            }]},
                            "ref-sourcetitle": "Latest FPGAs in the Market, COEN 6501 \u2013 Digital Design and Synthesis"
                        },
                        "ce:source-text": "Ahmed, O. (2018) Latest FPGAs in the Market, COEN 6501 \u2013 Digital Design and Synthesis [online] http://users.encs.concordia.ca/asim/COEN_6501/Lecture_Notes/FPGA%20Report.pdf (accessed 23 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Ali, E. and Pora, W. (2020) \u2018Implementation and verification of IEEE-754 64-bit floating-point arithmetic library for 8-bit soft-core processors\u2019, 8th International Electrical Engineering Congress (iEECON), pp.1\u20134 [online] doi: https://10.1109/iEECON48109.2020.229455.",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2020"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://10.1109/iEECON48109.2020.229455",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Implementation and verification of IEEE-754 64-bit floating-point arithmetic library for 8-bit soft-core processors"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85085021281",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "4"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Ali",
                                    "ce:indexed-name": "Ali E."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Pora",
                                    "ce:indexed-name": "Pora W."
                                }
                            ]},
                            "ref-sourcetitle": "8th International Electrical Engineering Congress (iEECON)"
                        },
                        "ce:source-text": "Ali, E. and Pora, W. (2020) \u2018Implementation and verification of IEEE-754 64-bit floating-point arithmetic library for 8-bit soft-core processors\u2019, 8th International Electrical Engineering Congress (iEECON), pp.1\u20134 [online] doi: https://10.1109/iEECON48109.2020.229455."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "American Institute of Aeronautics & Astronautics (2014) Guide for the Verification and Validation of Computational Fluid Dynamics Simulations, (AIAA G-077-1998(2002)) [online] https://doi.org/10.2514/4.472855.001.",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.2514/4.472855.001",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "4344564859",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "American Institute of Aeronautics & Astronautics (AIAA G-077-1998(2002)) [online]",
                            "ref-sourcetitle": "Guide for the Verification and Validation of Computational Fluid Dynamics Simulations"
                        },
                        "ce:source-text": "American Institute of Aeronautics & Astronautics (2014) Guide for the Verification and Validation of Computational Fluid Dynamics Simulations, (AIAA G-077-1998(2002)) [online] https://doi.org/10.2514/4.472855.001."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Amiri, M., Siddiqui, F.M., Colm, K., Woods, R. and Rafferty, K. and Bardak, B. (2017) \u2018FPGA-based soft-core processors for image processing applications\u2019, Journal of Signal Processing Systems, Vol. 87, No. 1, pp.139\u2013156, ISSN 1939-8115 [online] https://doi.org/10.1007/s11265-016-1185-7.",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1007/s11265-016-1185-7",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "FPGA-based soft-core processors for image processing applications"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84990975400",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "87",
                                    "@issue": "1"
                                },
                                "pagerange": {
                                    "@first": "139",
                                    "@last": "156"
                                }
                            },
                            "ref-text": "ISSN 1939-8115 [online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Amiri",
                                    "ce:indexed-name": "Amiri M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "F.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Siddiqui",
                                    "ce:indexed-name": "Siddiqui F.M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Colm",
                                    "ce:indexed-name": "Colm K."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Woods",
                                    "ce:indexed-name": "Woods R."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Rafferty",
                                    "ce:indexed-name": "Rafferty K."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Bardak",
                                    "ce:indexed-name": "Bardak B."
                                }
                            ]},
                            "ref-sourcetitle": "Journal of Signal Processing Systems"
                        },
                        "ce:source-text": "Amiri, M., Siddiqui, F.M., Colm, K., Woods, R. and Rafferty, K. and Bardak, B. (2017) \u2018FPGA-based soft-core processors for image processing applications\u2019, Journal of Signal Processing Systems, Vol. 87, No. 1, pp.139\u2013156, ISSN 1939-8115 [online] https://doi.org/10.1007/s11265-016-1185-7."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Ammendola, R., Barbanera, M., Bizzarri, M., Bonaiuto, V., Ceccucci, A., Checcucci, B., De Simone, N., Fantechi, R., Federici, L., Fucci, A., Lupi, M., Paoluzzi, G., Papi, A., Piccini, M., Ryjov, V., Salamon, A., Salina, G., Sargeni, F. and Venditti, S. (2017) \u2018Performance and advantages of a soft-core based parallel architecture for energy peak detection in the calorimeter Level 0 trigger for the NA62 experiment at CERN\u2019, Journal of Instrumentation, Vol. 12, No. 03 [online] https://doi.org/10.1088/1748-0221/12/03/C03054.",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1088/1748-0221/12/03/C03054",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Performance and advantages of a soft-core based parallel architecture for energy peak detection in the calorimeter Level 0 trigger for the NA62 experiment at CERN"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85017121537",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {"@volume": "12"}},
                            "ref-text": "03 [online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Ammendola",
                                    "ce:indexed-name": "Ammendola R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Barbanera",
                                    "ce:indexed-name": "Barbanera M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Bizzarri",
                                    "ce:indexed-name": "Bizzarri M."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Bonaiuto",
                                    "ce:indexed-name": "Bonaiuto V."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Ceccucci",
                                    "ce:indexed-name": "Ceccucci A."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Checcucci",
                                    "ce:indexed-name": "Checcucci B."
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "De Simone",
                                    "ce:indexed-name": "De Simone N."
                                },
                                {
                                    "@seq": "8",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Fantechi",
                                    "ce:indexed-name": "Fantechi R."
                                },
                                {
                                    "@seq": "9",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Federici",
                                    "ce:indexed-name": "Federici L."
                                },
                                {
                                    "@seq": "10",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Fucci",
                                    "ce:indexed-name": "Fucci A."
                                },
                                {
                                    "@seq": "11",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Lupi",
                                    "ce:indexed-name": "Lupi M."
                                },
                                {
                                    "@seq": "12",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Paoluzzi",
                                    "ce:indexed-name": "Paoluzzi G."
                                },
                                {
                                    "@seq": "13",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Papi",
                                    "ce:indexed-name": "Papi A."
                                },
                                {
                                    "@seq": "14",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Piccini",
                                    "ce:indexed-name": "Piccini M."
                                },
                                {
                                    "@seq": "15",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Ryjov",
                                    "ce:indexed-name": "Ryjov V."
                                },
                                {
                                    "@seq": "16",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Salamon",
                                    "ce:indexed-name": "Salamon A."
                                },
                                {
                                    "@seq": "17",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Salina",
                                    "ce:indexed-name": "Salina G."
                                },
                                {
                                    "@seq": "18",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Sargeni",
                                    "ce:indexed-name": "Sargeni F."
                                },
                                {
                                    "@seq": "19",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Venditti",
                                    "ce:indexed-name": "Venditti S."
                                }
                            ]},
                            "ref-sourcetitle": "Journal of Instrumentation"
                        },
                        "ce:source-text": "Ammendola, R., Barbanera, M., Bizzarri, M., Bonaiuto, V., Ceccucci, A., Checcucci, B., De Simone, N., Fantechi, R., Federici, L., Fucci, A., Lupi, M., Paoluzzi, G., Papi, A., Piccini, M., Ryjov, V., Salamon, A., Salina, G., Sargeni, F. and Venditti, S. (2017) \u2018Performance and advantages of a soft-core based parallel architecture for energy peak detection in the calorimeter Level 0 trigger for the NA62 experiment at CERN\u2019, Journal of Instrumentation, Vol. 12, No. 03 [online] https://doi.org/10.1088/1748-0221/12/03/C03054."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "AN 307 (2018) IntelÂ® FPGA Design Flow for Xilinx Users, Updated for IntelÂ® QuartusÂ® Prime Design Suite: 17.1 [online] https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an307.pdf.",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an307.pdf",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109909700",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "AN 307 17.1 [online]",
                            "ref-sourcetitle": "IntelÂ® FPGA Design Flow for Xilinx Users, Updated for IntelÂ® QuartusÂ® Prime Design Suite"
                        },
                        "ce:source-text": "AN 307 (2018) IntelÂ® FPGA Design Flow for Xilinx Users, Updated for IntelÂ® QuartusÂ® Prime Design Suite: 17.1 [online] https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an307.pdf."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Antonio-Torres, D., Villanueva-Perez, D., Canepa, E. and Meraz, N.S. (2009) \u2018A PicoBlaze-based embedded system for monitoring applications\u2019, International Conference on Electrical, Communications, and Computers, pp.173\u2013177 [online] https://doi.org/10.1109/CONIELECOMP.2009.49.",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/CONIELECOMP.2009.49",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "A PicoBlaze-based embedded system for monitoring applications"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77950182101",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "173",
                                "@last": "177"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Antonio-Torres",
                                    "ce:indexed-name": "Antonio-Torres D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Villanueva-Perez",
                                    "ce:indexed-name": "Villanueva-Perez D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Canepa",
                                    "ce:indexed-name": "Canepa E."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "N.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Meraz",
                                    "ce:indexed-name": "Meraz N.S."
                                }
                            ]},
                            "ref-sourcetitle": "International Conference on Electrical, Communications, and Computers"
                        },
                        "ce:source-text": "Antonio-Torres, D., Villanueva-Perez, D., Canepa, E. and Meraz, N.S. (2009) \u2018A PicoBlaze-based embedded system for monitoring applications\u2019, International Conference on Electrical, Communications, and Computers, pp.173\u2013177 [online] https://doi.org/10.1109/CONIELECOMP.2009.49."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Anvar, S., Gachelin, O., Kestener, P., Le Provost, H. and Mandjavidze, I. (2006) \u2018FPGA-based systemon-chip designs for real-time applications in particle physics\u2019, IEEE Transactions on Nuclear Science, June, Vol. 53, No. 3, pp.682\u2013687.",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "FPGA-based systemon-chip designs for real-time applications in particle physics"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33746348329",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "53",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "682",
                                    "@last": "687"
                                }
                            },
                            "ref-text": "June",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Anvar",
                                    "ce:indexed-name": "Anvar S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "O.",
                                    "@_fa": "true",
                                    "ce:surname": "Gachelin",
                                    "ce:indexed-name": "Gachelin O."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Kestener",
                                    "ce:indexed-name": "Kestener P."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Le Provost",
                                    "ce:indexed-name": "Le Provost H."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Mandjavidze",
                                    "ce:indexed-name": "Mandjavidze I."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Nuclear Science"
                        },
                        "ce:source-text": "Anvar, S., Gachelin, O., Kestener, P., Le Provost, H. and Mandjavidze, I. (2006) \u2018FPGA-based systemon-chip designs for real-time applications in particle physics\u2019, IEEE Transactions on Nuclear Science, June, Vol. 53, No. 3, pp.682\u2013687."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "ARC (2002) International Completes Integration of Three Subsidiaries Into One Company, 17 June [online] https://www.design-reuse.com/news/3409/arc-internationalintegrationsubsidiaries-into-one-company.html (accessed 23 November 2019).",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2002"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.design-reuse.com/news/3409/arc-internationalintegrationsubsidiaries-into-one-company.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109878127",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "ARC 17 June [online] (accessed 23 November 2019)",
                            "ref-sourcetitle": "International Completes Integration of Three Subsidiaries Into One Company"
                        },
                        "ce:source-text": "ARC (2002) International Completes Integration of Three Subsidiaries Into One Company, 17 June [online] https://www.design-reuse.com/news/3409/arc-internationalintegrationsubsidiaries-into-one-company.html (accessed 23 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Baklouti, M. and Abid, M. (2014) \u2018Multi-softcore architecture on FPGA\u2019, International Journal of Reconfigurable Computing, Vol. 2014 [online] https://doi.org/10.1155/2014/979327.",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1155/2014/979327",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Multi-softcore architecture on FPGA"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84916214942",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {"@volume": "2014"}},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Baklouti",
                                    "ce:indexed-name": "Baklouti M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Abid",
                                    "ce:indexed-name": "Abid M."
                                }
                            ]},
                            "ref-sourcetitle": "International Journal of Reconfigurable Computing"
                        },
                        "ce:source-text": "Baklouti, M. and Abid, M. (2014) \u2018Multi-softcore architecture on FPGA\u2019, International Journal of Reconfigurable Computing, Vol. 2014 [online] https://doi.org/10.1155/2014/979327."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Barbareschi, M. and Bagnasco, P. (2017) \u2018Implementation of a reliable mechanism for protecting IP cores on low-end FPGA devices\u2019, International Journal of Embedded Systems, Vol. 9, No. 4 [online] https://doi.org/10.1504/IJES.2017.086135.",
                        "@id": "12",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1504/IJES.2017.086135",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Implementation of a reliable mechanism for protecting IP cores on low-end FPGA devices"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85028774139",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {
                                "@volume": "9",
                                "@issue": "4"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Barbareschi",
                                    "ce:indexed-name": "Barbareschi M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Bagnasco",
                                    "ce:indexed-name": "Bagnasco P."
                                }
                            ]},
                            "ref-sourcetitle": "International Journal of Embedded Systems"
                        },
                        "ce:source-text": "Barbareschi, M. and Bagnasco, P. (2017) \u2018Implementation of a reliable mechanism for protecting IP cores on low-end FPGA devices\u2019, International Journal of Embedded Systems, Vol. 9, No. 4 [online] https://doi.org/10.1504/IJES.2017.086135."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Borawake, S.M. and Chilveri, P.G. (2014) \u2018Implementation of wireless sensor network using microblaze and picoblaze processors\u2019, Fourth International Conference on Communication Systems and Network Technologies, pp.1059\u20131064 [online] https://doi.org/10.1109/CSNT.2014. 216.",
                        "@id": "13",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/CSNT.2014.216",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Implementation of wireless sensor network using microblaze and picoblaze processors"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84902578848",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1059",
                                "@last": "1064"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Borawake",
                                    "ce:indexed-name": "Borawake S.M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.G.",
                                    "@_fa": "true",
                                    "ce:surname": "Chilveri",
                                    "ce:indexed-name": "Chilveri P.G."
                                }
                            ]},
                            "ref-sourcetitle": "Fourth International Conference on Communication Systems and Network Technologies"
                        },
                        "ce:source-text": "Borawake, S.M. and Chilveri, P.G. (2014) \u2018Implementation of wireless sensor network using microblaze and picoblaze processors\u2019, Fourth International Conference on Communication Systems and Network Technologies, pp.1059\u20131064 [online] https://doi.org/10.1109/CSNT.2014. 216."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Bourdeauducq, S. (2013) \u2018OpenCores project\u2019, Navre AVR clone (8-bit RISC) [online] https://opencores.org/projects/navre (accessed 11 November 2019).",
                        "@id": "14",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://opencores.org/projects/navre",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "OpenCores project"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109949527",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 11 November 2019)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.",
                                "@_fa": "true",
                                "ce:surname": "Bourdeauducq",
                                "ce:indexed-name": "Bourdeauducq S."
                            }]},
                            "ref-sourcetitle": "Navre AVR clone (8-bit RISC)"
                        },
                        "ce:source-text": "Bourdeauducq, S. (2013) \u2018OpenCores project\u2019, Navre AVR clone (8-bit RISC) [online] https://opencores.org/projects/navre (accessed 11 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "CAST Inc. L8051XC1: Legacy-Configurable 8051-Compatible Microcontroller IP Core [online] http://www.cast-inc.com/ipcores/8051s/l8051xc1/index.html (accessed 15 November 2019).",
                        "@id": "15",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.cast-inc.com/ipcores/8051s/l8051xc1/index.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109959040",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "CAST Inc. [online] (accessed 15 November 2019)",
                            "ref-sourcetitle": "L8051XC1: Legacy-Configurable 8051-Compatible Microcontroller IP Core"
                        },
                        "ce:source-text": "CAST Inc. L8051XC1: Legacy-Configurable 8051-Compatible Microcontroller IP Core [online] http://www.cast-inc.com/ipcores/8051s/l8051xc1/index.html (accessed 15 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Chapman, K. (2014) PicoBlaze for Spartan-6, Virtex-6, 7-Series, Zynq and Ultra Scale Devices (KCPSM6) - Release 9, Xilinx, Release 9, Xilinx Inc., USA.",
                        "@id": "16",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84990066733",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xilinx, Release 9, Xilinx Inc., USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "K.",
                                "@_fa": "true",
                                "ce:surname": "Chapman",
                                "ce:indexed-name": "Chapman K."
                            }]},
                            "ref-sourcetitle": "PicoBlaze for Spartan-6, Virtex-6, 7-Series, Zynq and Ultra Scale Devices (KCPSM6) - Release 9"
                        },
                        "ce:source-text": "Chapman, K. (2014) PicoBlaze for Spartan-6, Virtex-6, 7-Series, Zynq and Ultra Scale Devices (KCPSM6) - Release 9, Xilinx, Release 9, Xilinx Inc., USA."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Chen, D., Cong, J. and Pan, P. (2006) \u2018FPGA design automation: a survey\u2019, Foundations and Trends in Electronic Design Automation, Vol. 1, No. 3, pp.139\u2013169, http://dx.doi.org/10.1561/1000000003.",
                        "@id": "17",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://dx.doi.org/10.1561/1000000003",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "FPGA design automation: a survey"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33846207439",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "1",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "139",
                                    "@last": "169"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Chen",
                                    "ce:indexed-name": "Chen D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Cong",
                                    "ce:indexed-name": "Cong J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Pan",
                                    "ce:indexed-name": "Pan P."
                                }
                            ]},
                            "ref-sourcetitle": "Foundations and Trends in Electronic Design Automation"
                        },
                        "ce:source-text": "Chen, D., Cong, J. and Pan, P. (2006) \u2018FPGA design automation: a survey\u2019, Foundations and Trends in Electronic Design Automation, Vol. 1, No. 3, pp.139\u2013169, http://dx.doi.org/10.1561/1000000003."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Claudiu, L., Sebastian, S. and Cristian, B. (2012) \u2018Smart sensor implemented with PicoBlaze multi-processors technology\u2019, IEEE 18th International Symposium for Design and Technology in Electronic Packaging (SIITME), pp.241\u2013245 [online] https://doi.org/10.1109/SIITME.2012.6384384.",
                        "@id": "18",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/SIITME.2012.6384384",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Smart sensor implemented with PicoBlaze multi-processors technology"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84872384648",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "241",
                                "@last": "245"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Claudiu",
                                    "ce:indexed-name": "Claudiu L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Sebastian",
                                    "ce:indexed-name": "Sebastian S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Cristian",
                                    "ce:indexed-name": "Cristian B."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE 18th International Symposium for Design and Technology in Electronic Packaging (SIITME)"
                        },
                        "ce:source-text": "Claudiu, L., Sebastian, S. and Cristian, B. (2012) \u2018Smart sensor implemented with PicoBlaze multi-processors technology\u2019, IEEE 18th International Symposium for Design and Technology in Electronic Packaging (SIITME), pp.241\u2013245 [online] https://doi.org/10.1109/SIITME.2012.6384384."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Cofer, R.C. and Harding, B.F. (2013) \u2018Chapter 14 \u2013 embedded processing cores in rapid system prototyping with FPGAs\u2019, Accelerating the Design Process \u2013 Embedded Technology, pp.185\u2013209, ISBN 9780750678667 [online] https://doi.org/10.1016/B978-075067866-7/50015-9.",
                        "@id": "19",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1016/B978-075067866-7/50015-9",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Chapter 14 \u2013 embedded processing cores in rapid system prototyping with FPGAs"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109806526",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "185",
                                "@last": "209"
                            }},
                            "ref-text": "ISBN 9780750678667 [online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.C.",
                                    "@_fa": "true",
                                    "ce:surname": "Cofer",
                                    "ce:indexed-name": "Cofer R.C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "B.F.",
                                    "@_fa": "true",
                                    "ce:surname": "Harding",
                                    "ce:indexed-name": "Harding B.F."
                                }
                            ]},
                            "ref-sourcetitle": "Accelerating the Design Process \u2013 Embedded Technology"
                        },
                        "ce:source-text": "Cofer, R.C. and Harding, B.F. (2013) \u2018Chapter 14 \u2013 embedded processing cores in rapid system prototyping with FPGAs\u2019, Accelerating the Design Process \u2013 Embedded Technology, pp.185\u2013209, ISBN 9780750678667 [online] https://doi.org/10.1016/B978-075067866-7/50015-9."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Coonan, T. (2016) GitHub Project, risc8 [online] https://github.com/brabect1/risc8 (accessed 20 November 2019).",
                        "@id": "20",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://github.com/brabect1/risc8",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85110009406",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "risc8 [online] (accessed 20 November 2019)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "T.",
                                "@_fa": "true",
                                "ce:surname": "Coonan",
                                "ce:indexed-name": "Coonan T."
                            }]},
                            "ref-sourcetitle": "GitHub Project"
                        },
                        "ce:source-text": "Coonan, T. (2016) GitHub Project, risc8 [online] https://github.com/brabect1/risc8 (accessed 20 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Cuturela, D. (2009) \u2018OpenCores project\u2019, pAVR: 8 Bit Controller that is Compatible with Atmel\u2019s AVR Architecture [online] https://opencores.org/projects/pavr (accessed 11 November 2019).",
                        "@id": "21",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://opencores.org/projects/pavr",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "OpenCores project"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109878383",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 11 November 2019)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "D.",
                                "@_fa": "true",
                                "ce:surname": "Cuturela",
                                "ce:indexed-name": "Cuturela D."
                            }]},
                            "ref-sourcetitle": "pAVR: 8 Bit Controller that is Compatible with Atmel\u2019s AVR Architecture"
                        },
                        "ce:source-text": "Cuturela, D. (2009) \u2018OpenCores project\u2019, pAVR: 8 Bit Controller that is Compatible with Atmel\u2019s AVR Architecture [online] https://opencores.org/projects/pavr (accessed 11 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Digital Core Design, DP80390 \u2013 High performance MCU for Applications Requiring Code Space Larger than 64 kB. [online] https://www.dcd.pl/product/dp80390/ (accessed 17 November 2019).",
                        "@id": "22",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.dcd.pl/product/dp80390/",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109891432",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 17 November 2019)",
                            "ref-sourcetitle": "Digital Core Design, DP80390 \u2013 High performance MCU for Applications Requiring Code Space Larger than 64 kB"
                        },
                        "ce:source-text": "Digital Core Design, DP80390 \u2013 High performance MCU for Applications Requiring Code Space Larger than 64 kB. [online] https://www.dcd.pl/product/dp80390/ (accessed 17 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Digital Core Design, DRPIC166X [online] https://www.dcd.pl/product/drpic166x/ (accessed 15 November 2019).",
                        "@id": "23",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.dcd.pl/product/drpic166x/",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109970282",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Digital Core Design, DRPIC166X [online] (accessed 15 November 2019)"
                        },
                        "ce:source-text": "Digital Core Design, DRPIC166X [online] https://www.dcd.pl/product/drpic166x/ (accessed 15 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Dunkels, A. (2003) \u2018Full TCP/IP for 8-bit architectures\u2019, Proceedings of the 1st international conference on Mobile systems, applications and services (MobiSys \u201803), pp.85\u201398, ACM, New York, NY, USA, http://dx.doi.org/10.1145/1066116.1066118.",
                        "@id": "24",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2003"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://dx.doi.org/10.1145/1066116.1066118",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Full TCP/IP for 8-bit architectures"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84962060694",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "85",
                                "@last": "98"
                            }},
                            "ref-text": "ACM, New York, NY, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "A.",
                                "@_fa": "true",
                                "ce:surname": "Dunkels",
                                "ce:indexed-name": "Dunkels A."
                            }]},
                            "ref-sourcetitle": "Proceedings of the 1st international conference on Mobile systems, applications and services (MobiSys \u201803)"
                        },
                        "ce:source-text": "Dunkels, A. (2003) \u2018Full TCP/IP for 8-bit architectures\u2019, Proceedings of the 1st international conference on Mobile systems, applications and services (MobiSys \u201803), pp.85\u201398, ACM, New York, NY, USA, http://dx.doi.org/10.1145/1066116.1066118."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Eberle, H., Wander, A., Gura, N., Chang-Shantz, S. and Gupta, V. (2005) \u2018Architectural extensions for elliptic curve cryptography over GF(2/sup m/) on 8-bit microprocessors\u2019, IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP\u201905), pp.343\u2013349 [online] https://doi.org/10.1109/ASAP.2005.15.",
                        "@id": "25",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2005"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/ASAP.2005.15",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Architectural extensions for elliptic curve cryptography over GF(2/sup m/) on 8-bit microprocessors"},
                            "refd-itemidlist": {"itemid": {
                                "$": "24944433266",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "343",
                                "@last": "349"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Eberle",
                                    "ce:indexed-name": "Eberle H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Wander",
                                    "ce:indexed-name": "Wander A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Gura",
                                    "ce:indexed-name": "Gura N."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Chang-Shantz",
                                    "ce:indexed-name": "Chang-Shantz S."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Gupta",
                                    "ce:indexed-name": "Gupta V."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP\u201905)"
                        },
                        "ce:source-text": "Eberle, H., Wander, A., Gura, N., Chang-Shantz, S. and Gupta, V. (2005) \u2018Architectural extensions for elliptic curve cryptography over GF(2/sup m/) on 8-bit microprocessors\u2019, IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP\u201905), pp.343\u2013349 [online] https://doi.org/10.1109/ASAP.2005.15."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Fawcett, B. (1996) \u2018FPGAs as reconfigurable processing elements\u2019, IEEE Circuits and Devices Magazine, Vol. 12, No. 2, pp.8\u201310 [online] https://doi.org/10.1109/101.485906.",
                        "@id": "26",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1996"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/101.485906",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "FPGAs as reconfigurable processing elements"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0030101942",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "12",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "8",
                                    "@last": "10"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "B.",
                                "@_fa": "true",
                                "ce:surname": "Fawcett",
                                "ce:indexed-name": "Fawcett B."
                            }]},
                            "ref-sourcetitle": "IEEE Circuits and Devices Magazine"
                        },
                        "ce:source-text": "Fawcett, B. (1996) \u2018FPGAs as reconfigurable processing elements\u2019, IEEE Circuits and Devices Magazine, Vol. 12, No. 2, pp.8\u201310 [online] https://doi.org/10.1109/101.485906."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Furber, S.B. (1989) VLSI Risc Architecture and Organization, 1st ed., CRC Press, ISBN 9780824781514.",
                        "@id": "27",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1989"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85051955490",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "1st ed., CRC Press, ISBN 9780824781514",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.B.",
                                "@_fa": "true",
                                "ce:surname": "Furber",
                                "ce:indexed-name": "Furber S.B."
                            }]},
                            "ref-sourcetitle": "VLSI Risc Architecture and Organization"
                        },
                        "ce:source-text": "Furber, S.B. (1989) VLSI Risc Architecture and Organization, 1st ed., CRC Press, ISBN 9780824781514."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "GenÃler, P.R. (2019) GitHub.com Project, PauloBlaze [online] https://github.com/krabo0om/pauloBlaze (accessed 11 November 2019).",
                        "@id": "28",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://github.com/krabo0om/pauloBlaze",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85110023739",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 11 November 2019)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "P.R.",
                                "@_fa": "true",
                                "ce:surname": "GenÃler",
                                "ce:indexed-name": "Genssler P.R."
                            }]},
                            "ref-sourcetitle": "GitHub.com Project, PauloBlaze"
                        },
                        "ce:source-text": "GenÃler, P.R. (2019) GitHub.com Project, PauloBlaze [online] https://github.com/krabo0om/pauloBlaze (accessed 11 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Good, T. and Benaissa, M. (2006) \u2018Very small FPGA application-specific instruction processor for AES\u2019, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 53, No. 7, pp.1477\u20131486 [online] https://doi.org/10.1109/TCSI.2006.875179.",
                        "@id": "29",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/TCSI.2006.875179",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Very small FPGA application-specific instruction processor for AES"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33746081664",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "53",
                                    "@issue": "7"
                                },
                                "pagerange": {
                                    "@first": "1477",
                                    "@last": "1486"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Good",
                                    "ce:indexed-name": "Good T."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Benaissa",
                                    "ce:indexed-name": "Benaissa M."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Circuits and Systems I: Regular Papers"
                        },
                        "ce:source-text": "Good, T. and Benaissa, M. (2006) \u2018Very small FPGA application-specific instruction processor for AES\u2019, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 53, No. 7, pp.1477\u20131486 [online] https://doi.org/10.1109/TCSI.2006.875179."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Guzman, F. (2012) \u2018OpenCores project\u2019, Natalius 8 bit RISC [online] https://opencores.org/projects/natalius_8bit_risc (accessed 17 November 2019).",
                        "@id": "30",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://opencores.org/projects/natalius_8bit_risc",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "OpenCores project"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109902850",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 17 November 2019)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "F.",
                                "@_fa": "true",
                                "ce:surname": "Guzman",
                                "ce:indexed-name": "Guzman F."
                            }]},
                            "ref-sourcetitle": "Natalius 8 bit RISC"
                        },
                        "ce:source-text": "Guzman, F. (2012) \u2018OpenCores project\u2019, Natalius 8 bit RISC [online] https://opencores.org/projects/natalius_8bit_risc (accessed 17 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Hassan, M.N. and Benaissa, M. (2009) \u2018Embedded software design of scalable low-area elliptic-curve cryptography\u2019, IEEE Embedded Systems Letters, Vol. 1, No. 2, pp.42\u201345 [online] https://doi.org/10.1109/LES.2009.2034708.",
                        "@id": "31",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/LES.2009.2034708",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Embedded software design of scalable low-area elliptic-curve cryptography"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77955707913",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "1",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "42",
                                    "@last": "45"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.N.",
                                    "@_fa": "true",
                                    "ce:surname": "Hassan",
                                    "ce:indexed-name": "Hassan M.N."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Benaissa",
                                    "ce:indexed-name": "Benaissa M."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Embedded Systems Letters"
                        },
                        "ce:source-text": "Hassan, M.N. and Benaissa, M. (2009) \u2018Embedded software design of scalable low-area elliptic-curve cryptography\u2019, IEEE Embedded Systems Letters, Vol. 1, No. 2, pp.42\u201345 [online] https://doi.org/10.1109/LES.2009.2034708."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Hays, K.I. (2016) \u2018OpenCores project\u2019, Open8 uRISC [online] https://opencores.org/projects/open8_urisc (accessed 20 November 2019).",
                        "@id": "32",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://opencores.org/projects/open8_urisc",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "OpenCores project"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109897520",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 20 November 2019)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "K.I.",
                                "@_fa": "true",
                                "ce:surname": "Hays",
                                "ce:indexed-name": "Hays K.I."
                            }]},
                            "ref-sourcetitle": "Open8 uRISC"
                        },
                        "ce:source-text": "Hays, K.I. (2016) \u2018OpenCores project\u2019, Open8 uRISC [online] https://opencores.org/projects/open8_urisc (accessed 20 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Hsu, C-F., Chung, I-F., Lin, C-M. and Hsu, C-Y. (2009) \u2018Self-regulating fuzzy control for forward DC-DC converters using an 8-bit microcontroller\u2019, IET Power Electronics, Vol. 2, pp.1\u201312 [online] https://doi.org/10.1049/ietpel:20070179.",
                        "@id": "33",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1049/ietpel:20070179",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Self-regulating fuzzy control for forward DC-DC converters using an 8-bit microcontroller"},
                            "refd-itemidlist": {"itemid": {
                                "$": "78651556514",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2"},
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "12"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "C-F.",
                                    "@_fa": "true",
                                    "ce:surname": "Hsu",
                                    "ce:indexed-name": "Hsu C-F."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "I-F.",
                                    "@_fa": "true",
                                    "ce:surname": "Chung",
                                    "ce:indexed-name": "Chung I-F."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C-M.",
                                    "@_fa": "true",
                                    "ce:surname": "Lin",
                                    "ce:indexed-name": "Lin C-M."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "C-Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Hsu",
                                    "ce:indexed-name": "Hsu C-Y."
                                }
                            ]},
                            "ref-sourcetitle": "IET Power Electronics"
                        },
                        "ce:source-text": "Hsu, C-F., Chung, I-F., Lin, C-M. and Hsu, C-Y. (2009) \u2018Self-regulating fuzzy control for forward DC-DC converters using an 8-bit microcontroller\u2019, IET Power Electronics, Vol. 2, pp.1\u201312 [online] https://doi.org/10.1049/ietpel:20070179."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "IEEE Standard for Verilog Hardware Description Language (2006) IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001) [online] https://doi.org/10.1109/IEEESTD.2006.99495.",
                        "@id": "34",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/IEEESTD.2006.99495",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "2942618905",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "IEEE Standard for Verilog Hardware Description Language [online]",
                            "ref-sourcetitle": "IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)"
                        },
                        "ce:source-text": "IEEE Standard for Verilog Hardware Description Language (2006) IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001) [online] https://doi.org/10.1109/IEEESTD.2006.99495."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "IEEE Standard VHDL Language Reference Manual (2009) IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002) [online] https://doi.org/10.1109/IEEESTD.2009.4772740.",
                        "@id": "35",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/IEEESTD.2009.4772740",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "4043075284",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "IEEE Standard VHDL Language Reference Manual, [online]",
                            "ref-sourcetitle": "IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002)"
                        },
                        "ce:source-text": "IEEE Standard VHDL Language Reference Manual (2009) IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002) [online] https://doi.org/10.1109/IEEESTD.2009.4772740."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Ivanov, V.N. (2015) \u2018Using a PicoBlaze processor to traffic light control\u2019, Cybern. Inf. Technol., Vol. 15, No. 5, pp.131\u2013139 [online] https://doi.org/10.1515/cait-2015-0023.",
                        "@id": "36",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1515/cait-2015-0023",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Using a PicoBlaze processor to traffic light control"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84930242271",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "15",
                                    "@issue": "5"
                                },
                                "pagerange": {
                                    "@first": "131",
                                    "@last": "139"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "V.N.",
                                "@_fa": "true",
                                "ce:surname": "Ivanov",
                                "ce:indexed-name": "Ivanov V.N."
                            }]},
                            "ref-sourcetitle": "Cybern. Inf. Technol"
                        },
                        "ce:source-text": "Ivanov, V.N. (2015) \u2018Using a PicoBlaze processor to traffic light control\u2019, Cybern. Inf. Technol., Vol. 15, No. 5, pp.131\u2013139 [online] https://doi.org/10.1515/cait-2015-0023."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Jamil, T. (1995) \u2018RISC versus CISC - why less is more\u2019, IEEE Potentials, Vol. 14, No. 3, pp.13\u201316 [online] https://doi.org/10.1109/45.464688.",
                        "@id": "37",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1995"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/45.464688",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "RISC versus CISC - why less is more"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0029354556",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "14",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "13",
                                    "@last": "16"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "T.",
                                "@_fa": "true",
                                "ce:surname": "Jamil",
                                "ce:indexed-name": "Jamil T."
                            }]},
                            "ref-sourcetitle": "IEEE Potentials"
                        },
                        "ce:source-text": "Jamil, T. (1995) \u2018RISC versus CISC - why less is more\u2019, IEEE Potentials, Vol. 14, No. 3, pp.13\u201316 [online] https://doi.org/10.1109/45.464688."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Khan, S.A. and Hossain, M.I. (2010) \u2018Design and implementation of microcontroller based fuzzy logic control for maximum power point tracking of a photovoltaic system\u2019, International Conference on Electrical & Computer Engineering (ICECE 2010), pp.322\u2013325 [online] https://doi.org/10.1109/ICELCE.2010.5700693.",
                        "@id": "38",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/ICELCE.2010.5700693",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Design and implementation of microcontroller based fuzzy logic control for maximum power point tracking of a photovoltaic system"},
                            "refd-itemidlist": {"itemid": {
                                "$": "79951789202",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "322",
                                "@last": "325"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Khan",
                                    "ce:indexed-name": "Khan S.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.I.",
                                    "@_fa": "true",
                                    "ce:surname": "Hossain",
                                    "ce:indexed-name": "Hossain M.I."
                                }
                            ]},
                            "ref-sourcetitle": "International Conference on Electrical & Computer Engineering (ICECE 2010)"
                        },
                        "ce:source-text": "Khan, S.A. and Hossain, M.I. (2010) \u2018Design and implementation of microcontroller based fuzzy logic control for maximum power point tracking of a photovoltaic system\u2019, International Conference on Electrical & Computer Engineering (ICECE 2010), pp.322\u2013325 [online] https://doi.org/10.1109/ICELCE.2010.5700693."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Knupp, P. and Salari, K. (2002) Verification of Computer Codes in Computational Science and Engineering, 1st ed., Chapman and Hall/CRC, ISBN 9781584882640.",
                        "@id": "39",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2002"},
                            "refd-itemidlist": {"itemid": {
                                "$": "1142263349",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "1st ed., Chapman and Hall/CRC, ISBN 9781584882640",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Knupp",
                                    "ce:indexed-name": "Knupp P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Salari",
                                    "ce:indexed-name": "Salari K."
                                }
                            ]},
                            "ref-sourcetitle": "Verification of Computer Codes in Computational Science and Engineering"
                        },
                        "ce:source-text": "Knupp, P. and Salari, K. (2002) Verification of Computer Codes in Computational Science and Engineering, 1st ed., Chapman and Hall/CRC, ISBN 9781584882640."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Kocik, P.B. (2007) PauloBlaze [online] http://bleyer.org/pacoblaze (accessed 27 November 2019).",
                        "@id": "40",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://bleyer.org/pacoblaze",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109970401",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 27 November 2019)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "P.B.",
                                "@_fa": "true",
                                "ce:surname": "Kocik",
                                "ce:indexed-name": "Kocik P.B."
                            }]},
                            "ref-sourcetitle": "PauloBlaze"
                        },
                        "ce:source-text": "Kocik, P.B. (2007) PauloBlaze [online] http://bleyer.org/pacoblaze (accessed 27 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Lattice Mico8 Open, Free Soft Microcontroller [online] http://www.latticesemi.com/Products/DesignSoftwareAndIP/IntellectualProperty/IPCore/IPCores02/Mico8.aspx (accessed 11 November 2019).",
                        "@id": "41",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.latticesemi.com/Products/DesignSoftwareAndIP/IntellectualProperty/IPCore/IPCores02/Mico8.aspx",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109801378",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Lattice Mico8 Open, [online] (accessed 11 November 2019)",
                            "ref-sourcetitle": "Free Soft Microcontroller"
                        },
                        "ce:source-text": "Lattice Mico8 Open, Free Soft Microcontroller [online] http://www.latticesemi.com/Products/DesignSoftwareAndIP/IntellectualProperty/IPCore/IPCores02/Mico8.aspx (accessed 11 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Lattice Semiconductor (2017) iCE40TM LP/HX Family Data Sheet, DS1040 Version 3.4 [online] http://www.latticesemi.com//media/LatticeSemi/Documents/DataSheets/iCE/iCE40LPHXFamilyDataSheet.pdf (accessed 20 November 2019).",
                        "@id": "42",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.latticesemi.com//media/LatticeSemi/Documents/DataSheets/iCE/iCE40LPHXFamilyDataSheet.pdf",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109964055",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Lattice Semiconductor DS1040 Version 3.4 [online] (accessed 20 November 2019)",
                            "ref-sourcetitle": "iCE40TM LP/HX Family Data Sheet"
                        },
                        "ce:source-text": "Lattice Semiconductor (2017) iCE40TM LP/HX Family Data Sheet, DS1040 Version 3.4 [online] http://www.latticesemi.com//media/LatticeSemi/Documents/DataSheets/iCE/iCE40LPHXFamilyDataSheet.pdf (accessed 20 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Lattice Semiconductor [online] https://www.latticesemi.com/en (accessed 13 November 2019).",
                        "@id": "43",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.latticesemi.com/en",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "84893453230",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 13 November 2019)",
                            "ref-sourcetitle": "Lattice Semiconductor"
                        },
                        "ce:source-text": "Lattice Semiconductor [online] https://www.latticesemi.com/en (accessed 13 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Lysecky, R. and Vahid, F. (2005) \u2018A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning\u2019, Design, Automation and Test in Europe, Vol. 1, pp.18\u201323 [online] https://doi.org/10.1109/DATE.2005.38.",
                        "@id": "44",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2005"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/DATE.2005.38",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning"},
                            "refd-itemidlist": {"itemid": {
                                "$": "24944503384",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "1"},
                                "pagerange": {
                                    "@first": "18",
                                    "@last": "23"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Lysecky",
                                    "ce:indexed-name": "Lysecky R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Vahid",
                                    "ce:indexed-name": "Vahid F."
                                }
                            ]},
                            "ref-sourcetitle": "Design, Automation and Test in Europe"
                        },
                        "ce:source-text": "Lysecky, R. and Vahid, F. (2005) \u2018A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning\u2019, Design, Automation and Test in Europe, Vol. 1, pp.18\u201323 [online] https://doi.org/10.1109/DATE.2005.38."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Makowski, D. et al. (2013) \u2018Firmware upgrade in xTCA systems\u2019, IEEE Transactions on Nuclear Science, Vol. 60, No. 5, pp.3639\u20133646, October [online] https://doi.org/10.1109/TNS.2013.2275073.",
                        "@id": "45",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/TNS.2013.2275073",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Firmware upgrade in xTCA systems"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84885958633",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "60",
                                    "@issue": "5"
                                },
                                "pagerange": {
                                    "@first": "3639",
                                    "@last": "3646"
                                }
                            },
                            "ref-text": "October [online]",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Makowski",
                                    "ce:indexed-name": "Makowski D."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "IEEE Transactions on Nuclear Science"
                        },
                        "ce:source-text": "Makowski, D. et al. (2013) \u2018Firmware upgrade in xTCA systems\u2019, IEEE Transactions on Nuclear Science, Vol. 60, No. 5, pp.3639\u20133646, October [online] https://doi.org/10.1109/TNS.2013.2275073."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Mandala, V. (2011) A Study of Multiprocessor Systems using the Picoblaze 8-bit Microcontroller Implemented on Field Programmable Gate Arrays, Electrical Engineering Theses [online] http://hdl.handle.net/10950/59 (accessed 20 November 2019).",
                        "@id": "46",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://hdl.handle.net/10950/59",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109986355",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 20 November 2019)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "V.",
                                "@_fa": "true",
                                "ce:surname": "Mandala",
                                "ce:indexed-name": "Mandala V."
                            }]},
                            "ref-sourcetitle": "A Study of Multiprocessor Systems using the Picoblaze 8-bit Microcontroller Implemented on Field Programmable Gate Arrays, Electrical Engineering Theses"
                        },
                        "ce:source-text": "Mandala, V. (2011) A Study of Multiprocessor Systems using the Picoblaze 8-bit Microcontroller Implemented on Field Programmable Gate Arrays, Electrical Engineering Theses [online] http://hdl.handle.net/10950/59 (accessed 20 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Mattson, R. (2004) Evaluation of PicoBlaze and Implementation of a Network Interface on a FPGA, Student thesis, Electrical Engineering, LinkÃ¶ping University [online] http://liu.divaportal.org/smash/record.jsf?pid=diva2%3A19730&dswid=-9283 (accessed 20 November 2019).",
                        "@id": "47",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://liu.divaportal.org/smash/record.jsf?pid=diva2%3A19730&dswid=-9283",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109908246",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Student thesis, Electrical Engineering, LinkÃ¶ping University [online] (accessed 20 November 2019)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "R.",
                                "@_fa": "true",
                                "ce:surname": "Mattson",
                                "ce:indexed-name": "Mattson R."
                            }]},
                            "ref-sourcetitle": "Evaluation of PicoBlaze and Implementation of a Network Interface on a FPGA"
                        },
                        "ce:source-text": "Mattson, R. (2004) Evaluation of PicoBlaze and Implementation of a Network Interface on a FPGA, Student thesis, Electrical Engineering, LinkÃ¶ping University [online] http://liu.divaportal.org/smash/record.jsf?pid=diva2%3A19730&dswid=-9283 (accessed 20 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Mazidi, M.A., Causey, D. and McKinlay, R. (2016) PIC Microcontroller and Embedded Systems: Using Assembly and C for PIC18, 2nd ed., MicroDigitalEd, ISBN-10 099792599X, ISBN-13 978-0997925999.",
                        "@id": "48",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109979182",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "2nd ed., MicroDigitalEd, ISBN-10 099792599X, ISBN-13 978-0997925999",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Mazidi",
                                    "ce:indexed-name": "Mazidi M.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Causey",
                                    "ce:indexed-name": "Causey D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "McKinlay",
                                    "ce:indexed-name": "McKinlay R."
                                }
                            ]},
                            "ref-sourcetitle": "PIC Microcontroller and Embedded Systems: Using Assembly and C for PIC18"
                        },
                        "ce:source-text": "Mazidi, M.A., Causey, D. and McKinlay, R. (2016) PIC Microcontroller and Embedded Systems: Using Assembly and C for PIC18, 2nd ed., MicroDigitalEd, ISBN-10 099792599X, ISBN-13 978-0997925999."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Mazidi, M.A., Gillispie Mazidi, J. and McKinlay, R.D. (2007) The 8051 Microcontroller and Embedded Systems using Assembly and C, 2nd ed., Prentice Hall.",
                        "@id": "49",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "refd-itemidlist": {"itemid": {
                                "$": "5444254456",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "2nd ed., Prentice Hall",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Mazidi",
                                    "ce:indexed-name": "Mazidi M.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Gillispie Mazidi",
                                    "ce:indexed-name": "Gillispie Mazidi J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "R.D.",
                                    "@_fa": "true",
                                    "ce:surname": "McKinlay",
                                    "ce:indexed-name": "McKinlay R.D."
                                }
                            ]},
                            "ref-sourcetitle": "The 8051 Microcontroller and Embedded Systems using Assembly and C"
                        },
                        "ce:source-text": "Mazidi, M.A., Gillispie Mazidi, J. and McKinlay, R.D. (2007) The 8051 Microcontroller and Embedded Systems using Assembly and C, 2nd ed., Prentice Hall."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "McGeer, P.C., Sanghavi, J.V., Brayton, R.K. and Sangiovanni-Vicentelli, A.L. (1993) \u2018ESPRESSO-SIGNATURE: a new exact minimizer for logic functions\u2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 1, No. 4, pp.432\u2013440 [online] https://doi.org/10.1109/92.250190.",
                        "@id": "50",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1993"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/92.250190",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "ESPRESSO-SIGNATURE: a new exact minimizer for logic functions"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0027832241",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "1",
                                    "@issue": "4"
                                },
                                "pagerange": {
                                    "@first": "432",
                                    "@last": "440"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.C.",
                                    "@_fa": "true",
                                    "ce:surname": "McGeer",
                                    "ce:indexed-name": "McGeer P.C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.V.",
                                    "@_fa": "true",
                                    "ce:surname": "Sanghavi",
                                    "ce:indexed-name": "Sanghavi J.V."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "R.K.",
                                    "@_fa": "true",
                                    "ce:surname": "Brayton",
                                    "ce:indexed-name": "Brayton R.K."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Sangiovanni-Vicentelli",
                                    "ce:indexed-name": "Sangiovanni-Vicentelli A.L."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
                        },
                        "ce:source-text": "McGeer, P.C., Sanghavi, J.V., Brayton, R.K. and Sangiovanni-Vicentelli, A.L. (1993) \u2018ESPRESSO-SIGNATURE: a new exact minimizer for logic functions\u2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 1, No. 4, pp.432\u2013440 [online] https://doi.org/10.1109/92.250190."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Merchant, F., Pujari, S. and Patil, M. (2006) \u2018Platform Independent 8-bit Softcore for SoPC\u2019, Proceedings of the International Multi-Conference of Engineers and Computer Scientists, Vol. 2, p.2175.",
                        "@id": "51",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "Platform Independent 8-bit Softcore for SoPC"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84875854984",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2"},
                                "pagerange": {"@first": "2175"}
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Merchant",
                                    "ce:indexed-name": "Merchant F."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Pujari",
                                    "ce:indexed-name": "Pujari S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Patil",
                                    "ce:indexed-name": "Patil M."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the International Multi-Conference of Engineers and Computer Scientists"
                        },
                        "ce:source-text": "Merchant, F., Pujari, S. and Patil, M. (2006) \u2018Platform Independent 8-bit Softcore for SoPC\u2019, Proceedings of the International Multi-Conference of Engineers and Computer Scientists, Vol. 2, p.2175."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "MicroCore Labs, MCL51 Core [online] http://www.microcorelabs.com/mcl51.html (accessed 21 November 2019).",
                        "@id": "52",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.microcorelabs.com/mcl51.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109831885",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "MicroCore Labs, MCL51 Core [online] (accessed 21 November 2019)"
                        },
                        "ce:source-text": "MicroCore Labs, MCL51 Core [online] http://www.microcorelabs.com/mcl51.html (accessed 21 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "MicroCore Labs, MMCL65 6502 Core [online] http://www.microcorelabs.com/mcl65.html (accessed 21 November 2019).",
                        "@id": "53",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.microcorelabs.com/mcl65.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109933094",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "MicroCore Labs, MMCL65 6502 Core [online] (accessed 21 November 2019)"
                        },
                        "ce:source-text": "MicroCore Labs, MMCL65 6502 Core [online] http://www.microcorelabs.com/mcl65.html (accessed 21 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Microsemi IP Module - Core8051 [online] http://soc.microsemi.com/products/ip/search/detail.aspx?id=5 41 (accessed 17 November 2019).",
                        "@id": "54",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "http://soc.microsemi.com/products/ip/search/detail.aspx?id=541",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109934163",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 17 November 2019)",
                            "ref-sourcetitle": "Microsemi IP Module - Core8051"
                        },
                        "ce:source-text": "Microsemi IP Module - Core8051 [online] http://soc.microsemi.com/products/ip/search/detail.aspx?id=5 41 (accessed 17 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Morse, R., Ravenel, B.W., Mazor, S. and Pohiman, W.B. (1980) \u2018Intel microprocessors \u2013 8008 to 8086\u2019, Computer, Vol. 13, No. 10, pp.42\u201360 [online] https://doi.org/10.1109/MC.1980.1653375.",
                        "@id": "55",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1980"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/MC.1980.1653375",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Intel microprocessors \u2013 8008 to 8086"},
                            "refd-itemidlist": {"itemid": {
                                "$": "34548255149",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "13",
                                    "@issue": "10"
                                },
                                "pagerange": {
                                    "@first": "42",
                                    "@last": "60"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Morse",
                                    "ce:indexed-name": "Morse R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "B.W.",
                                    "@_fa": "true",
                                    "ce:surname": "Ravenel",
                                    "ce:indexed-name": "Ravenel B.W."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Mazor",
                                    "ce:indexed-name": "Mazor S."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "W.B.",
                                    "@_fa": "true",
                                    "ce:surname": "Pohiman",
                                    "ce:indexed-name": "Pohiman W.B."
                                }
                            ]},
                            "ref-sourcetitle": "Computer"
                        },
                        "ce:source-text": "Morse, R., Ravenel, B.W., Mazor, S. and Pohiman, W.B. (1980) \u2018Intel microprocessors \u2013 8008 to 8086\u2019, Computer, Vol. 13, No. 10, pp.42\u201360 [online] https://doi.org/10.1109/MC.1980.1653375."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Mukaro, R. and Carelse, X.F. (1999) \u2018A microcontroller-based data acquisition system for solar radiation and environmental monitoring\u2019, IEEE Transactions on Instrumentation and Measurement, Vol. 48, No. 6, pp.1232\u20131238 [online] https://doi.org/10.1109/19.816142.",
                        "@id": "56",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1999"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/19.816142",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "A microcontroller-based data acquisition system for solar radiation and environmental monitoring"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0033347310",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "48",
                                    "@issue": "6"
                                },
                                "pagerange": {
                                    "@first": "1232",
                                    "@last": "1238"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Mukaro",
                                    "ce:indexed-name": "Mukaro R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "X.F.",
                                    "@_fa": "true",
                                    "ce:surname": "Carelse",
                                    "ce:indexed-name": "Carelse X.F."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Instrumentation and Measurement"
                        },
                        "ce:source-text": "Mukaro, R. and Carelse, X.F. (1999) \u2018A microcontroller-based data acquisition system for solar radiation and environmental monitoring\u2019, IEEE Transactions on Instrumentation and Measurement, Vol. 48, No. 6, pp.1232\u20131238 [online] https://doi.org/10.1109/19.816142."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Nade, J.B. and Sarwadnya, R.V. (2015) \u2018The soft core processors: a review\u2019, International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering (IJIREEICE), Vol. 3, No. 12, pp.197\u2013203 [online] https://doi.org/1010.17148/IJIREEICE.2015.31241.",
                        "@id": "57",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/1010.17148/IJIREEICE.2015.31241",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "The soft core processors: a review"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85067548977",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "3",
                                    "@issue": "12"
                                },
                                "pagerange": {
                                    "@first": "197",
                                    "@last": "203"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.B.",
                                    "@_fa": "true",
                                    "ce:surname": "Nade",
                                    "ce:indexed-name": "Nade J.B."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "R.V.",
                                    "@_fa": "true",
                                    "ce:surname": "Sarwadnya",
                                    "ce:indexed-name": "Sarwadnya R.V."
                                }
                            ]},
                            "ref-sourcetitle": "International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering (IJIREEICE)"
                        },
                        "ce:source-text": "Nade, J.B. and Sarwadnya, R.V. (2015) \u2018The soft core processors: a review\u2019, International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering (IJIREEICE), Vol. 3, No. 12, pp.197\u2013203 [online] https://doi.org/1010.17148/IJIREEICE.2015.31241."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Ni, X., Zhang, H., Wang, D. and Luo, J. (2017) \u2018Implementation of dynamic reconfigurable interpolator for open architecture CNC by using FPGA\u2019, International Journal of Embedded Systems, Vol. 9, No. 1 [online] https://doi.org/10.1504/IJES.2017.081727.",
                        "@id": "58",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1504/IJES.2017.081727",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Implementation of dynamic reconfigurable interpolator for open architecture CNC by using FPGA"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85011277949",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {
                                "@volume": "9",
                                "@issue": "1"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Ni",
                                    "ce:indexed-name": "Ni X."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhang",
                                    "ce:indexed-name": "Zhang H."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang D."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Luo",
                                    "ce:indexed-name": "Luo J."
                                }
                            ]},
                            "ref-sourcetitle": "International Journal of Embedded Systems"
                        },
                        "ce:source-text": "Ni, X., Zhang, H., Wang, D. and Luo, J. (2017) \u2018Implementation of dynamic reconfigurable interpolator for open architecture CNC by using FPGA\u2019, International Journal of Embedded Systems, Vol. 9, No. 1 [online] https://doi.org/10.1504/IJES.2017.081727."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Nie, Z., Li, Z., Wang, L., Guo, S., Deng, Y., Rangyu and Dou, Q. (2020) \u2018Laius: an energy-efficient FPGA CNN accelerator with the support of a fixed-point training framework\u2019, International Journal of Computational Science and Engineering, Vol. 21, No. 3 [online] https://doi.org/10.1504/IJCSE.2020.106064.",
                        "@id": "59",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2020"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1504/IJCSE.2020.106064",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Laius: an energy-efficient FPGA CNN accelerator with the support of a fixed-point training framework"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85082761660",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {
                                "@volume": "21",
                                "@issue": "3"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Nie",
                                    "ce:indexed-name": "Nie Z."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li Z."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang L."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Guo",
                                    "ce:indexed-name": "Guo S."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Deng",
                                    "ce:indexed-name": "Deng Y."
                                },
                                {
                                    "@seq": "6",
                                    "@_fa": "true",
                                    "ce:surname": "Rangyu",
                                    "ce:indexed-name": "Rangyu"
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "Q.",
                                    "@_fa": "true",
                                    "ce:surname": "Dou",
                                    "ce:indexed-name": "Dou Q."
                                }
                            ]},
                            "ref-sourcetitle": "International Journal of Computational Science and Engineering"
                        },
                        "ce:source-text": "Nie, Z., Li, Z., Wang, L., Guo, S., Deng, Y., Rangyu and Dou, Q. (2020) \u2018Laius: an energy-efficient FPGA CNN accelerator with the support of a fixed-point training framework\u2019, International Journal of Computational Science and Engineering, Vol. 21, No. 3 [online] https://doi.org/10.1504/IJCSE.2020.106064."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Ortega-Sanchez, C. (2011) \u2018MiniMIPS: an 8-Bit MIPS in an FPGA for educational purposes\u2019, 2011 International Conference on Reconfigurable Computing and FPGAs, pp.152\u2013157 [online] https://doi.org/10.1109/ReConFig.2011.62.",
                        "@id": "60",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/ReConFig.2011.62",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "MiniMIPS: an 8-Bit MIPS in an FPGA for educational purposes"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84856815147",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "152",
                                "@last": "157"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "C.",
                                "@_fa": "true",
                                "ce:surname": "Ortega-Sanchez",
                                "ce:indexed-name": "Ortega-Sanchez C."
                            }]},
                            "ref-sourcetitle": "2011 International Conference on Reconfigurable Computing and FPGAs"
                        },
                        "ce:source-text": "Ortega-Sanchez, C. (2011) \u2018MiniMIPS: an 8-Bit MIPS in an FPGA for educational purposes\u2019, 2011 International Conference on Reconfigurable Computing and FPGAs, pp.152\u2013157 [online] https://doi.org/10.1109/ReConFig.2011.62."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Perera, D.G. and Li, K.F. (2019) \u2018A design methodology for mobile and embedded applications on FPGA-based dynamic reconfigurable hardware\u2019, International Journal of Embedded Systems (IJES), Vol. 11, No. 5 [online] https://doi.org/10.1504/IJES.2019.10018522.",
                        "@id": "61",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1504/IJES.2019.10018522",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "A design methodology for mobile and embedded applications on FPGA-based dynamic reconfigurable hardware"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85072751834",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {
                                "@volume": "11",
                                "@issue": "5"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.G.",
                                    "@_fa": "true",
                                    "ce:surname": "Perera",
                                    "ce:indexed-name": "Perera D.G."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "K.F.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li K.F."
                                }
                            ]},
                            "ref-sourcetitle": "International Journal of Embedded Systems (IJES)"
                        },
                        "ce:source-text": "Perera, D.G. and Li, K.F. (2019) \u2018A design methodology for mobile and embedded applications on FPGA-based dynamic reconfigurable hardware\u2019, International Journal of Embedded Systems (IJES), Vol. 11, No. 5 [online] https://doi.org/10.1504/IJES.2019.10018522."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Pham, H., Pillement, S. and Piestrak, S.J. (2013) \u2018Low-overhead fault-tolerance technique for a dynamically reconfigurable softcore processor\u2019, IEEE Transactions on Computers, Vol. 62, No. 6, pp.1179\u20131192 [online] https://doi.org/10.1109/TC.2012.55.",
                        "@id": "62",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/TC.2012.55",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Low-overhead fault-tolerance technique for a dynamically reconfigurable softcore processor"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84877275452",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "62",
                                    "@issue": "6"
                                },
                                "pagerange": {
                                    "@first": "1179",
                                    "@last": "1192"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Pham",
                                    "ce:indexed-name": "Pham H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Pillement",
                                    "ce:indexed-name": "Pillement S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Piestrak",
                                    "ce:indexed-name": "Piestrak S.J."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Computers"
                        },
                        "ce:source-text": "Pham, H., Pillement, S. and Piestrak, S.J. (2013) \u2018Low-overhead fault-tolerance technique for a dynamically reconfigurable softcore processor\u2019, IEEE Transactions on Computers, Vol. 62, No. 6, pp.1179\u20131192 [online] https://doi.org/10.1109/TC.2012.55."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Possa, P., Schaillie, D. and Valderrama, C. (2011) \u2018FPGA-based hardware acceleration: a CPU/accelerator interface exploration\u2019, 18th IEEE International Conference on Electronics, Circuits, and Systems, pp.374\u2013377 [online] https://doi.org/10.1109/ICECS.2011.6122291.",
                        "@id": "63",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/ICECS.2011.6122291",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "FPGA-based hardware acceleration: a CPU/accelerator interface exploration"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84856476039",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "374",
                                "@last": "377"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Possa",
                                    "ce:indexed-name": "Possa P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Schaillie",
                                    "ce:indexed-name": "Schaillie D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Valderrama",
                                    "ce:indexed-name": "Valderrama C."
                                }
                            ]},
                            "ref-sourcetitle": "18th IEEE International Conference on Electronics, Circuits, and Systems"
                        },
                        "ce:source-text": "Possa, P., Schaillie, D. and Valderrama, C. (2011) \u2018FPGA-based hardware acceleration: a CPU/accelerator interface exploration\u2019, 18th IEEE International Conference on Electronics, Circuits, and Systems, pp.374\u2013377 [online] https://doi.org/10.1109/ICECS.2011.6122291."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "RodrÃ­guez-Andina, J.J., ValdÃ©s-PeÃ±a, M.D. and Moure, M.J. (2015) \u2018Advanced features and industrial applications of FPGAs \u2013 a review\u2019, IEEE Transactions on Industrial Informatics, Vol. 11, No. 4, pp.853\u2013864 [online] https://doi.org/10.1109/TII.2015.2431223.",
                        "@id": "64",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/TII.2015.2431223",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Advanced features and industrial applications of FPGAs \u2013 a review"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84938584222",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "11",
                                    "@issue": "4"
                                },
                                "pagerange": {
                                    "@first": "853",
                                    "@last": "864"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.J.",
                                    "@_fa": "true",
                                    "ce:surname": "RodrÃ­guez-Andina",
                                    "ce:indexed-name": "Rodriguez-Andina J.J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.D.",
                                    "@_fa": "true",
                                    "ce:surname": "ValdÃ©s-PeÃ±a",
                                    "ce:indexed-name": "Valdes-Pena M.D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Moure",
                                    "ce:indexed-name": "Moure M.J."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Industrial Informatics"
                        },
                        "ce:source-text": "RodrÃ­guez-Andina, J.J., ValdÃ©s-PeÃ±a, M.D. and Moure, M.J. (2015) \u2018Advanced features and industrial applications of FPGAs \u2013 a review\u2019, IEEE Transactions on Industrial Informatics, Vol. 11, No. 4, pp.853\u2013864 [online] https://doi.org/10.1109/TII.2015.2431223."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Romeo, D., LaMagna, J., Hogan, I. and Squire, J.C. (2018) \u2018An \u2018Introduction to soft-core processors and a biomedical application\u2019, IEEE Potentials, Vol. 37, No. 2, pp.13\u201318 [online] https://doi.org/10.1109/MPOT.2017.2733341.",
                        "@id": "65",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/MPOT.2017.2733341",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "An \u2018Introduction to soft-core processors and a biomedical application"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85043520268",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "37",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "13",
                                    "@last": "18"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Romeo",
                                    "ce:indexed-name": "Romeo D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "LaMagna",
                                    "ce:indexed-name": "LaMagna J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Hogan",
                                    "ce:indexed-name": "Hogan I."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.C.",
                                    "@_fa": "true",
                                    "ce:surname": "Squire",
                                    "ce:indexed-name": "Squire J.C."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Potentials"
                        },
                        "ce:source-text": "Romeo, D., LaMagna, J., Hogan, I. and Squire, J.C. (2018) \u2018An \u2018Introduction to soft-core processors and a biomedical application\u2019, IEEE Potentials, Vol. 37, No. 2, pp.13\u201318 [online] https://doi.org/10.1109/MPOT.2017.2733341."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Romero-Troncoso, R.D.J., Ordaz-Moreno, A., Vite-Frias, J.A. and Garcia-Perez, A. (2006) \u20188-bit CISC microprocessor core for teaching applications in the digital systems laboratory\u2019, IEEE International Conference on Reconfigurable Computing and FPGA\u2019s (ReConFig 2006), pp.1\u20135 [online] https://doi.org/10.1109/RECONF.2006.307782.",
                        "@id": "66",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/RECONF.2006.307782",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "8-bit CISC microprocessor core for teaching applications in the digital systems laboratory"},
                            "refd-itemidlist": {"itemid": {
                                "$": "46449087992",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "5"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.D.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Romero-Troncoso",
                                    "ce:indexed-name": "Romero-Troncoso R.D.J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Ordaz-Moreno",
                                    "ce:indexed-name": "Ordaz-Moreno A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Vite-Frias",
                                    "ce:indexed-name": "Vite-Frias J.A."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Garcia-Perez",
                                    "ce:indexed-name": "Garcia-Perez A."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE International Conference on Reconfigurable Computing and FPGA\u2019s (ReConFig 2006)"
                        },
                        "ce:source-text": "Romero-Troncoso, R.D.J., Ordaz-Moreno, A., Vite-Frias, J.A. and Garcia-Perez, A. (2006) \u20188-bit CISC microprocessor core for teaching applications in the digital systems laboratory\u2019, IEEE International Conference on Reconfigurable Computing and FPGA\u2019s (ReConFig 2006), pp.1\u20135 [online] https://doi.org/10.1109/RECONF.2006.307782."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Santa, F.M., RodrÃ­guez, W.S. and SÃ¡nchez, F.R. (2018) \u20188-bit softcore microprocessor with dual accumulator designed to be used in FPGA\u2019, Vol. 22, No. 56, pp.40\u201350 [online] https://doi.org/10.14483/22487638.12976.",
                        "@id": "67",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.14483/22487638.12976",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85075378432",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "22",
                                    "@issue": "56"
                                },
                                "pagerange": {
                                    "@first": "40",
                                    "@last": "50"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "F.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Santa",
                                    "ce:indexed-name": "Santa F.M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "W.S.",
                                    "@_fa": "true",
                                    "ce:surname": "RodrÃ­guez",
                                    "ce:indexed-name": "Rodriguez W.S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "F.R.",
                                    "@_fa": "true",
                                    "ce:surname": "SÃ¡nchez",
                                    "ce:indexed-name": "Sanchez F.R."
                                }
                            ]},
                            "ref-sourcetitle": "8-bit softcore microprocessor with dual accumulator designed to be used in FPGA"
                        },
                        "ce:source-text": "Santa, F.M., RodrÃ­guez, W.S. and SÃ¡nchez, F.R. (2018) \u20188-bit softcore microprocessor with dual accumulator designed to be used in FPGA\u2019, Vol. 22, No. 56, pp.40\u201350 [online] https://doi.org/10.14483/22487638.12976."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Sharat, B., Chandra, V., Kolin, P., Balakrishnan, M. and Lavenier, D. (2017) \u2018Hardware acceleration of de novo genome assembly\u2019, International Journal of Embedded Systems, Vol. 9, No. 1 [online] https://doi.org/10.1504/IJES.2017.081729.",
                        "@id": "68",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1504/IJES.2017.081729",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Hardware acceleration of de novo genome assembly"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85011299426",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {
                                "@volume": "9",
                                "@issue": "1"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Sharat",
                                    "ce:indexed-name": "Sharat B."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Chandra",
                                    "ce:indexed-name": "Chandra V."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Kolin",
                                    "ce:indexed-name": "Kolin P."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Balakrishnan",
                                    "ce:indexed-name": "Balakrishnan M."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Lavenier",
                                    "ce:indexed-name": "Lavenier D."
                                }
                            ]},
                            "ref-sourcetitle": "International Journal of Embedded Systems"
                        },
                        "ce:source-text": "Sharat, B., Chandra, V., Kolin, P., Balakrishnan, M. and Lavenier, D. (2017) \u2018Hardware acceleration of de novo genome assembly\u2019, International Journal of Embedded Systems, Vol. 9, No. 1 [online] https://doi.org/10.1504/IJES.2017.081729."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Silvaco HCS08 Processor: 8-bit HCS08 Microcontroller Core Implemented in Freescale\u2019s MC9S08xx Family Devices [online] https://www.silvaco.com/products/IP/hcs08/index.html (accessed 17 November 2019).",
                        "@id": "69",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.silvaco.com/products/IP/hcs08/index.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109974922",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (accessed 17 November 2019)",
                            "ref-sourcetitle": "Silvaco HCS08 Processor: 8-bit HCS08 Microcontroller Core Implemented in Freescale\u2019s MC9S08xx Family Devices"
                        },
                        "ce:source-text": "Silvaco HCS08 Processor: 8-bit HCS08 Microcontroller Core Implemented in Freescale\u2019s MC9S08xx Family Devices [online] https://www.silvaco.com/products/IP/hcs08/index.html (accessed 17 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Silvaco M8051EW and M8051W: High-Performance Versions of the Popular 8051 8-bit Microcontroller [online] https://www.silvaco.com/products/IP/m8051ewm8051w/index.html (Accessed 17 November 2019).",
                        "@id": "70",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.silvaco.com/products/IP/m8051ewm8051w/index.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109838552",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[online] (Accessed 17 November 2019)",
                            "ref-sourcetitle": "Silvaco M8051EW and M8051W: High-Performance Versions of the Popular 8051 8-bit Microcontroller"
                        },
                        "ce:source-text": "Silvaco M8051EW and M8051W: High-Performance Versions of the Popular 8051 8-bit Microcontroller [online] https://www.silvaco.com/products/IP/m8051ewm8051w/index.html (Accessed 17 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Smith, D.J. (1996) \u2018VHDL and Verilog compared and contrasted-plus modeled example written in VHDL, Verilog and C\u2019, 33rd Design Automation Conference Proceedings, pp.771\u2013776 [online] https://doi.org/10.1109/DAC.1996.545676.",
                        "@id": "71",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1996"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/DAC.1996.545676",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "VHDL and Verilog compared and contrasted-plus modeled example written in VHDL, Verilog and C"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0029696610",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "771",
                                "@last": "776"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "D.J.",
                                "@_fa": "true",
                                "ce:surname": "Smith",
                                "ce:indexed-name": "Smith D.J."
                            }]},
                            "ref-sourcetitle": "33rd Design Automation Conference Proceedings"
                        },
                        "ce:source-text": "Smith, D.J. (1996) \u2018VHDL and Verilog compared and contrasted-plus modeled example written in VHDL, Verilog and C\u2019, 33rd Design Automation Conference Proceedings, pp.771\u2013776 [online] https://doi.org/10.1109/DAC.1996.545676."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Teubner, J. and Woods, L. (2013) Data Processing on FPGAs, Synthesis Lectures on Data Management, ISBN 9781627050609 [online] https://doi.org/10.2200/S00514ED1V01Y201306DTM035.",
                        "@id": "72",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.2200/S00514ED1V01Y201306DTM035",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "84940838004",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "ISBN 9781627050609 [online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Teubner",
                                    "ce:indexed-name": "Teubner J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Woods",
                                    "ce:indexed-name": "Woods L."
                                }
                            ]},
                            "ref-sourcetitle": "Data Processing on FPGAs, Synthesis Lectures on Data Management"
                        },
                        "ce:source-text": "Teubner, J. and Woods, L. (2013) Data Processing on FPGAs, Synthesis Lectures on Data Management, ISBN 9781627050609 [online] https://doi.org/10.2200/S00514ED1V01Y201306DTM035."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Thacker, B.H., Doebling, S.W., Hemez, F.M., Anderson, M.C., Pepin, J.E. and Rodriguez, E.A. (2004) Concepts of Model Verification and Validation, Los Alamos National Lab., Los Alamos, NM (US) [online] https://doi.org/10.2172/835920.",
                        "@id": "73",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.2172/835920",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "41549167376",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Los Alamos National Lab., Los Alamos, NM (US) [online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "B.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Thacker",
                                    "ce:indexed-name": "Thacker B.H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.W.",
                                    "@_fa": "true",
                                    "ce:surname": "Doebling",
                                    "ce:indexed-name": "Doebling S.W."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "F.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Hemez",
                                    "ce:indexed-name": "Hemez F.M."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "M.C.",
                                    "@_fa": "true",
                                    "ce:surname": "Anderson",
                                    "ce:indexed-name": "Anderson M.C."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "J.E.",
                                    "@_fa": "true",
                                    "ce:surname": "Pepin",
                                    "ce:indexed-name": "Pepin J.E."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "E.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Rodriguez",
                                    "ce:indexed-name": "Rodriguez E.A."
                                }
                            ]},
                            "ref-sourcetitle": "Concepts of Model Verification and Validation"
                        },
                        "ce:source-text": "Thacker, B.H., Doebling, S.W., Hemez, F.M., Anderson, M.C., Pepin, J.E. and Rodriguez, E.A. (2004) Concepts of Model Verification and Validation, Los Alamos National Lab., Los Alamos, NM (US) [online] https://doi.org/10.2172/835920."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Tong, J.G., Anderson, I.D.L. and Khalid, M.A.S. (2006) \u2018Soft-core processors for embedded systems\u2019, International Conference on Microelectronics, pp.170\u2013173 [online] https://doi.org/10.1109/ICM.2006.373294.",
                        "@id": "74",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/ICM.2006.373294",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Soft-core processors for embedded systems"},
                            "refd-itemidlist": {"itemid": {
                                "$": "46749139503",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "170",
                                "@last": "173"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.G.",
                                    "@_fa": "true",
                                    "ce:surname": "Tong",
                                    "ce:indexed-name": "Tong J.G."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "I.D.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Anderson",
                                    "ce:indexed-name": "Anderson I.D.L."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.A.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Khalid",
                                    "ce:indexed-name": "Khalid M.A.S."
                                }
                            ]},
                            "ref-sourcetitle": "International Conference on Microelectronics"
                        },
                        "ce:source-text": "Tong, J.G., Anderson, I.D.L. and Khalid, M.A.S. (2006) \u2018Soft-core processors for embedded systems\u2019, International Conference on Microelectronics, pp.170\u2013173 [online] https://doi.org/10.1109/ICM.2006.373294."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "VAutomation Inc. (2018) V8-uRISC 8-bit RISC Microprocessor, Product Specification, VAutomation, Inc. [online] http://ebook.pldworld.com/_semiconductors/Xilinx/AppLINX%20CD-ROM/Rev.7%20(Q3-1998)/docs/wcd0002a/wcd02aaa.pdf (accessed 23 November 2019).",
                        "@id": "75",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://ebook.pldworld.com/_semiconductors/Xilinx/AppLINX%20CD-ROM/Rev.7%20(Q3-1998)/docs/wcd0002a/wcd02aaa.pdf",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109837502",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "VAutomation Inc. VAutomation, Inc. [online] (accessed 23 November 2019)",
                            "ref-sourcetitle": "V8-uRISC 8-bit RISC Microprocessor, Product Specification"
                        },
                        "ce:source-text": "VAutomation Inc. (2018) V8-uRISC 8-bit RISC Microprocessor, Product Specification, VAutomation, Inc. [online] http://ebook.pldworld.com/_semiconductors/Xilinx/AppLINX%20CD-ROM/Rev.7%20(Q3-1998)/docs/wcd0002a/wcd02aaa.pdf (accessed 23 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Wang, X. and Ziavras, S.G. (2015) \u2018A multiprocessor-on-a-programmable chip reconfigurable system for matrix operations with power-grid case studies\u2019, International Journal of Computational Science and Engineering, Vol. 10, Nos. 1\u20132 [online] https://doi.org/10.1504/IJCSE.2015.067043.",
                        "@id": "76",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1504/IJCSE.2015.067043",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "A multiprocessor-on-a-programmable chip reconfigurable system for matrix operations with power-grid case studies"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84921933355",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {
                                "@volume": "10",
                                "@issue": "1\u20132"
                            }},
                            "ref-text": "Nos. [online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang X."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.G.",
                                    "@_fa": "true",
                                    "ce:surname": "Ziavras",
                                    "ce:indexed-name": "Ziavras S.G."
                                }
                            ]},
                            "ref-sourcetitle": "International Journal of Computational Science and Engineering"
                        },
                        "ce:source-text": "Wang, X. and Ziavras, S.G. (2015) \u2018A multiprocessor-on-a-programmable chip reconfigurable system for matrix operations with power-grid case studies\u2019, International Journal of Computational Science and Engineering, Vol. 10, Nos. 1\u20132 [online] https://doi.org/10.1504/IJCSE.2015.067043."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Wharton, J. (1980) An Introduction to the Intel MCS-51 Single-Chip Microcomputer Family, Application Note AP-69, May, Intel Corporation, Application Note AP-69, May, Intel Corporation, USA.",
                        "@id": "77",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1980"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85041443297",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Application Note AP-69, May, Intel Corporation, Application Note AP-69, May, Intel Corporation, USA",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "J.",
                                "@_fa": "true",
                                "ce:surname": "Wharton",
                                "ce:indexed-name": "Wharton J."
                            }]},
                            "ref-sourcetitle": "An Introduction to the Intel MCS-51 Single-Chip Microcomputer Family"
                        },
                        "ce:source-text": "Wharton, J. (1980) An Introduction to the Intel MCS-51 Single-Chip Microcomputer Family, Application Note AP-69, May, Intel Corporation, Application Note AP-69, May, Intel Corporation, USA."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Xilinx (2011) 7 Series FPGA Libraries Guide for Schematic Designs - UG799 (v 13.2) [online] https://www.xilinx.com/support/documentation/sw_manuals/xilinx13_2/7series_scm. pdf (accessed 20 November 2019).",
                        "@id": "78",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.xilinx.com/support/documentation/sw_manuals/xilinx13_2/7series_scm.pdf",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109809883",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xilinx 13.2) [online] (accessed 20 November 2019)",
                            "ref-sourcetitle": "7 Series FPGA Libraries Guide for Schematic Designs - UG799"
                        },
                        "ce:source-text": "Xilinx (2011) 7 Series FPGA Libraries Guide for Schematic Designs - UG799 (v 13.2) [online] https://www.xilinx.com/support/documentation/sw_manuals/xilinx13_2/7series_scm. pdf (accessed 20 November 2019)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Yang, Y. (2010) \u2018Implementation of a colorful RGB-LED light source with an 8-bit microcontroller\u2019, 5th IEEE Conference on Industrial Electronics and Applications, pp.1951\u20131956 [online] https://doi.org/10.1109/ICIEA.2010.5515525.",
                        "@id": "79",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/ICIEA.2010.5515525",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Implementation of a colorful RGB-LED light source with an 8-bit microcontroller"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77956026746",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1951",
                                "@last": "1956"
                            }},
                            "ref-text": "[online]",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "Y.",
                                "@_fa": "true",
                                "ce:surname": "Yang",
                                "ce:indexed-name": "Yang Y."
                            }]},
                            "ref-sourcetitle": "5th IEEE Conference on Industrial Electronics and Applications"
                        },
                        "ce:source-text": "Yang, Y. (2010) \u2018Implementation of a colorful RGB-LED light source with an 8-bit microcontroller\u2019, 5th IEEE Conference on Industrial Electronics and Applications, pp.1951\u20131956 [online] https://doi.org/10.1109/ICIEA.2010.5515525."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Zanikopoulos, A., Harpe, P., Hegt, H. and van Roermund, A. (2005) \u2018A flexible ADC approach for mixed-signal SoC platforms\u2019, IEEE International Symposium on Circuits and Systems, Vol. 5, pp.4839\u20134842 [online] https://doi.org/10.1109/ISCAS.2005.1465716.",
                        "@id": "80",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2005"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/ISCAS.2005.1465716",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "A flexible ADC approach for mixed-signal SoC platforms"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33645975994",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "5"},
                                "pagerange": {
                                    "@first": "4839",
                                    "@last": "4842"
                                }
                            },
                            "ref-text": "[online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Zanikopoulos",
                                    "ce:indexed-name": "Zanikopoulos A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Harpe",
                                    "ce:indexed-name": "Harpe P."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Hegt",
                                    "ce:indexed-name": "Hegt H."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "van Roermund",
                                    "ce:indexed-name": "van Roermund A."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE International Symposium on Circuits and Systems"
                        },
                        "ce:source-text": "Zanikopoulos, A., Harpe, P., Hegt, H. and van Roermund, A. (2005) \u2018A flexible ADC approach for mixed-signal SoC platforms\u2019, IEEE International Symposium on Circuits and Systems, Vol. 5, pp.4839\u20134842 [online] https://doi.org/10.1109/ISCAS.2005.1465716."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Zavala, A.H., Nieto, O.C., Ruelas, J.A.H. and DomÃ­nguez, A.R.C. (2015) \u2018Design of a general purpose 8-bit RISC processor for computer architecture learning\u2019, ComputaciÃ³n y Sistemas, Vol. 19, No. 2, pp.371\u2013385, ISSN 1405-5546 [online] https://doi.org/10.13053/CyS-19-2-1941.",
                        "@id": "81",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.13053/CyS-19-2-1941",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Design of a general purpose 8-bit RISC processor for computer architecture learning"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84938089163",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "19",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "371",
                                    "@last": "385"
                                }
                            },
                            "ref-text": "ISSN 1405-5546 [online]",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Zavala",
                                    "ce:indexed-name": "Zavala A.H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "O.C.",
                                    "@_fa": "true",
                                    "ce:surname": "Nieto",
                                    "ce:indexed-name": "Nieto O.C."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.A.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Ruelas",
                                    "ce:indexed-name": "Ruelas J.A.H."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.R.C.",
                                    "@_fa": "true",
                                    "ce:surname": "DomÃ­nguez",
                                    "ce:indexed-name": "Dominguez A.R.C."
                                }
                            ]},
                            "ref-sourcetitle": "ComputaciÃ³n y Sistemas"
                        },
                        "ce:source-text": "Zavala, A.H., Nieto, O.C., Ruelas, J.A.H. and DomÃ­nguez, A.R.C. (2015) \u2018Design of a general purpose 8-bit RISC processor for computer architecture learning\u2019, ComputaciÃ³n y Sistemas, Vol. 19, No. 2, pp.371\u2013385, ISSN 1405-5546 [online] https://doi.org/10.13053/CyS-19-2-1941."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.181",
                        "ref-fulltext": "Zaykov, P. (2007) \u2018MIMD implementation with PicoBlaze microprocessor using MPI functions\u2019, Proceedings of the 2007 International Conference on Computer Systems and Technologies (CompSysTech \u201807), Article 4 [online] https://doi.org/10.1145/1330598.1330604.",
                        "@id": "82",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1145/1330598.1330604",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "MIMD implementation with PicoBlaze microprocessor using MPI functions"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77953866200",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {"@first": "4"}},
                            "ref-text": "Article [online]",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "P.",
                                "@_fa": "true",
                                "ce:surname": "Zaykov",
                                "ce:indexed-name": "Zaykov P."
                            }]},
                            "ref-sourcetitle": "Proceedings of the 2007 International Conference on Computer Systems and Technologies (CompSysTech \u201807)"
                        },
                        "ce:source-text": "Zaykov, P. (2007) \u2018MIMD implementation with PicoBlaze microprocessor using MPI functions\u2019, Proceedings of the 2007 International Conference on Computer Systems and Technologies (CompSysTech \u201807), Article 4 [online] https://doi.org/10.1145/1330598.1330604."
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "coredata": {
        "srctype": "j",
        "eid": "2-s2.0-85109981938",
        "dc:description": "Although there are many 8-bit IP processor cores available, only a few, such as Xilinx PicoBlaze and Lattice Mico8 firm-cores are reliable enough to be used in commercial products. One of the drawbacks is that their codes are confined to vendor-specific primitives. It is inefficient to implement a PicoBlaze processor on non-Xilinx FPGA devices. In this paper we propose a systematic approach that transforms primitive-level designs (firm-cores) to vendor independent designs (soft-cores), while modularising them during the process. This makes modification and implementation of designs on any FPGA devices possible. To demonstrate the idea, our soft-core version of PicoBlaze is implemented on a Lattice iCE40LP1k FPGA device and is shown to be fully compatible with the original PicoBlaze macro. Rigorous verification mechanisms have been employed to ensure the validity of the porting process; therefore, the quality of transformation matches the industry expectation.",
        "prism:coverDate": "2021-01-01",
        "prism:aggregationType": "Journal",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85109981938",
        "dc:creator": {"author": [{
            "ce:given-name": "Ehsan",
            "preferred-name": {
                "ce:given-name": "Ehsan",
                "ce:initials": "E.",
                "ce:surname": "Ali",
                "ce:indexed-name": "Ali E."
            },
            "@seq": "1",
            "ce:initials": "E.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Ali",
            "@auid": "57188973802",
            "author-url": "https://api.elsevier.com/content/author/author_id/57188973802",
            "ce:indexed-name": "Ali E."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85109981938"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85109981938&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85109981938&origin=inward"
            }
        ],
        "source-id": "12100157172",
        "citedby-count": "3",
        "prism:volume": "14",
        "subtype": "ar",
        "dc:title": "Modular transformation of embedded systems from firm-cores to soft-cores",
        "openaccess": "1",
        "prism:issn": "17411076 17411068",
        "publishercopyright": "Copyright Â© 2021 Inderscience Enterprises Ltd.",
        "prism:issueIdentifier": "3",
        "subtypeDescription": "Article",
        "prism:publicationName": "International Journal of Embedded Systems",
        "prism:pageRange": "259-276",
        "prism:endingPage": "276",
        "openaccessFlag": "true",
        "prism:doi": "10.1504/IJES.2021.116113",
        "prism:startingPage": "259",
        "dc:identifier": "SCOPUS_ID:85109981938",
        "dc:publisher": "Inderscience Publishers"
    },
    "idxterms": {"mainterm": [
        {
            "$": "Commercial products",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "FPGA devices",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Fully compatible",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Independent design",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Level design",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Modular transformations",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Processor cores",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Xilinx FPGA",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "Embedded systems"
        },
        {
            "@_fa": "true",
            "$": "Firm-core"
        },
        {
            "@_fa": "true",
            "$": "FPGA"
        },
        {
            "@_fa": "true",
            "$": "HDL"
        },
        {
            "@_fa": "true",
            "$": "Lattice"
        },
        {
            "@_fa": "true",
            "$": "Microprocessors"
        },
        {
            "@_fa": "true",
            "$": "Soft-core"
        },
        {
            "@_fa": "true",
            "$": "Transformation"
        },
        {
            "@_fa": "true",
            "$": "Verification"
        },
        {
            "@_fa": "true",
            "$": "Xilinx PicoBlaze"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Software",
            "@code": "1712",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Hardware and Architecture",
            "@code": "1708",
            "@abbrev": "COMP"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Ehsan",
            "preferred-name": {
                "ce:given-name": "Ehsan",
                "ce:initials": "E.",
                "ce:surname": "Ali",
                "ce:indexed-name": "Ali E."
            },
            "@seq": "1",
            "ce:initials": "E.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Ali",
            "@auid": "57188973802",
            "author-url": "https://api.elsevier.com/content/author/author_id/57188973802",
            "ce:indexed-name": "Ali E."
        },
        {
            "ce:given-name": "Wanchalerm",
            "preferred-name": {
                "ce:given-name": "Wanchalerm",
                "ce:initials": "W.",
                "ce:surname": "Pora",
                "ce:indexed-name": "Pora W."
            },
            "@seq": "2",
            "ce:initials": "W.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Pora",
            "@auid": "15220962000",
            "author-url": "https://api.elsevier.com/content/author/author_id/15220962000",
            "ce:indexed-name": "Pora W."
        }
    ]}
}}