# STM32 -- REG -- BASIC
C√°ch h·ªçc: 
üëå B∆∞·ªõc 01: Config to√†n b·ªô l·∫°i thanh ghi 
üëå B∆∞·ªõc 02: C·∫ßn d√πng g√¨ th√¨ t√¨m hi·ªÉu c√°i ƒë√≥

‚ö†Ô∏è Ki·∫øn th·ª©c l√† v√¥ h·∫°n v√¨ v·∫≠y n·∫øu th·∫•y v·∫•n ƒë·ªÅ sai s√≥t ho·∫∑c kh√¥ng ƒë√∫ng l·∫Øm h√£y li√™n h·ªá m√¨nh ƒë·ªÉ s·ª≠a l·∫°i ƒë·ªÉ t·∫°o m·ªôt c·ªông ƒë·ªìng clean code.
```
-----------------------------------
| CH∆Ø∆†NG    | N·ªòI DUNG            |
-----------------------------------
| CH∆Ø∆†NG 00 | GI·ªöI THI·ªÜU          |
| CH∆Ø∆†NG 01 | RCC                 |
| CH∆Ø∆†NG 02 | GPIO                |
| CH∆Ø∆†NG 03 | AFIO                |
| CH∆Ø∆†NG 04 | EXTI                |
| CH∆Ø∆†NG 05 | ADC                 |
| CH∆Ø∆†NG 06 | TIMER               |
| CH∆Ø∆†NG 07 | PWM                 |
| CH∆Ø∆†NG 08 | UART                |
| CH∆Ø∆†NG 09 | I2C                 |
| CH∆Ø∆†NG 10 | SPI                 |
----------------------------------- 
```


## Ch∆∞∆°ng 00: M·ªòT S·ªê KI·∫æN TH·ª®C C·∫¶N H·ªåC KHI H·ªåC V·ªÄ THANH GHI

C√≥ r·∫•t nhi·ªÅu ki·∫øn tr√∫c ·ªü th·ªùi ƒëi·ªÉm hi·ªán t·∫°i
- ARM   STM     
- 8051  AT89S52 
- AVR   ATMEGA  
- PIC   PIC8 PIC32
- RISC  ESP32 (Dual core)
........ R·∫•t nhi·ªÅu ki·∫øn tr√∫c .........

STM32 l√† core ARM Cortex-M3

### Set bit l√™n 1
C√°i g√¨ ho·∫∑c v·ªõi 1 c≈©ng b·∫±ng 1
```cpp
register |= (1 << 3);  // ƒê·∫∑t bit th·ª© 3 l√™n 1
```
### Clear bit
C√°i g√¨ v√† v·ªõi 0 c≈©ng b·∫±ng 0
```cpp
register &= ~(1 << 3);  // ƒê·∫∑t bit th·ª© 3 v·ªÅ 0
```
### Union
- Ti·∫øt ki·ªám b·ªô nh·ªõ
- D·ªÖ d√†ng qu·∫£n l√Ω
V√≠ d·ª•
```cpp
typedef union{
    uint8_t REG;
    struct{
        uint8_t BIT0: 1;
        uint8_t BIT1: 1;
        uint8_t BIT2: 1;
        uint8_t BIT3: 1;
        uint8_t BIT4: 1;
        uint8_t BIT5: 1;
        uint8_t BIT6: 1;
        uint8_t BIT7: 1;
    }BITS;
}__BIT8;

__BIT8 myData;

```
L√∫c n√†y th√¨ myData s·∫Ω l√† m·ªôt ƒë·ªëi t∆∞·ª£ng g·ªìm c√≥ REG v√† BITS
L√∫c n√†y th√¨ khi b·∫°n ƒë·ªïi d·ªØ li·ªáu b·∫•t k·ª≥ BIT n√†o th√¨ bi·∫øn REG c≈©ng s·∫Ω thay ƒë·ªïi b·ªüi l·∫Ω b·∫£n ch·∫•t th√¨ c·∫£ REG v√† BITS ƒë·ªÅu tr·ªè v√†o v·ªã tr√≠ ƒë·∫ßu ti√™n ch√≠nh l√† BIO0 --> ƒê√¢y l√† c∆° ch·∫ø union

### Define con tr·ªè ch·ªçn ƒë·∫øn ƒë·ªãa ch·ªâ b·∫•t k√¨
V√≠ d·ª• vi ƒëi·ªÅu khi·ªÉn c√≥ GPIOA ƒë∆∞·ª£c ƒë·∫∑t v·ªõi ƒë·ªãa ch·ªâ l√† 0x12345678
GPIOA v·ªõi ki·ªÉu d·ªØ li·ªáu l√† GPIO_Typedef m√† m√¨nh mu·ªën variable GPIOA c·ªßa m√¨nh t·ª± ƒë·ªãnh nghƒ©a ra mapping ƒë∆∞·ª£c v·ªõi ƒë·ªãa ch·ªâ kia th√¨ l√†m nh∆∞ sau:
```cpp
#define GPIOA     ((volatile GPIO_TypeDef*) 0x12345678)
```
Khi b·∫°n l√†m vi·ªác v·ªõi ph·∫ßn c·ª©ng ho·∫∑c c√°c t√†i nguy√™n m√† gi√° tr·ªã c·ªßa ch√∫ng c√≥ th·ªÉ thay ƒë·ªïi ngo√†i t·∫ßm ki·ªÉm so√°t c·ªßa ch∆∞∆°ng tr√¨nh (nh∆∞ thanh ghi c·ªßa vi ƒëi·ªÅu khi·ªÉn,...) khi ƒë√≥ th√¨ compiler c√≥ th·ªÉ t·ªëi ∆∞u h√≥a bi·∫øn n√†y ƒëi

volatile ·ªü ƒë√¢y l√† ƒë·ªÉ compiler x√°c ƒë·ªãnh n√≥ l√† bi·∫øn c√≥ th·ªÉ b·ªã thay ƒë·ªïi b·∫•t c·ª© l√∫c n√†o v√† kh√¥ng clear n√≥ ƒëi
## Ch∆∞∆°ng 01: RCC
### 1.1 C√°ch config sysclock l√™n t·ªëi ƒëa 72Mhz
![Alt text](image/RCC_01.png)

C√°c b∆∞·ªõc config l√™n 72 Mhz
```cpp
        // B∆∞·ªõc 01: Enable HSE
	// B∆∞·ªõc 02: Config Flash 
	// B∆∞·ªõc 03: PLL x9	
	// B∆∞·ªõc 04: Div clock
	// B∆∞·ªõc 05: PLL as SysClk
```

### 1.2 C√°c thanh ghi ƒë·ªÉ config sysclock l√™n 72Mhz
#### Thanh ghi CR
![alt text](image-1.png)

```cpp
bit 16: C·∫•u h√¨nh system ho·∫°t ƒë·ªông theo HSE
bit 17: ƒê·ª£i cho HSE ho·∫°t d·ªông 
bit 24: C·∫•u h√¨nh theo PLL
bit 25: ƒê·ª£i cho PLL ho·∫°t ƒë·ªông 
```

#### Thanh ghi CFGR
![alt text](image/CFGR.png)

```cpp
PLLSRC: Ch·ªçn src cho PLL
PLLMUL[3:0]: B·ªô nh√¢n t·∫ßn
PPRE2[2:0] : B·ªô chia t·∫ßn APB2
PPRE1[2:0] : B·ªô chia t·∫ßn APB1
HPRE[3:0]  : B·ªô chia t·∫ßn HPRE
SW: Ch·ªçn clock cho system
SWS: Ch·ªù cho qu√° tr√¨nh SW ho√†n th√†nh
```

‚ö†Ô∏è‚ö†Ô∏è‚ö†Ô∏è L∆∞u √Ω: N·∫øu b·∫°n ch·ªâ l√†m ƒëi·ªÅu n√†y th√¨ sau khi l√†m xong th√¨ system c·ªßa b·∫°n v·∫´n kh√¥ng th·ªÉ l√™n ƒë∆∞·ª£c 72Mhz

B·∫£n th√¢n trong vi ƒëi·ªÅu khi√™n c√≥ m·ªôt kh√°i ni·ªám flash
Khi b·∫°n ch·ªçn SYSCLK ch·∫°y ·ªü 72 MHz, ƒëi·ªÅu n√†y ·∫£nh h∆∞·ªüng ƒë·∫øn t·ªëc ƒë·ªô c·ªßa nhi·ªÅu th√†nh ph·∫ßn trong h·ªá th·ªëng, bao g·ªìm t·ªëc ƒë·ªô truy xu·∫•t b·ªô nh·ªõ Flash 
--> Ch√≠nh v√¨ v·∫≠y ch√∫ng ta c·∫ßn config trong 1 thanh ghi n·ªØa v·ªÅ FLASH (FLASH_ACR)
```cpp
Bits 2:0 LATENCY: Latency
000 Zero wait state, if 0 <= SYSCLK <= 24 MHz
001 One wait state, if 24 MHz < SYSCLK <= 48 MHz
010 Two wait states, if 48 MHz < SYSCLK <= 72 MHz

```
### 1.3 B·∫≠t clock c·ªßa c√°c ngo·∫°i vi

#### Clock APB2
V√≠ d·ª• c√°c b·∫°n c·∫ßn b·∫≠t Clock c·ªßa GPIOA th√¨ c·∫ßn ƒë·∫øn thanh ghi n√†y
![alt text](image/APB2.png)
ƒê∆°n gi·∫£n ch·ªâ c·∫ßn b·∫≠t bit IOPA = 1 l√† ƒë∆∞·ª£c

## Ch∆∞∆°ng 02: GPIO

üòí M·ª•c ti√™u:
+ X√°c th·ª±c t√≠nh ƒë√∫ng ƒë·∫Øn c·ªßa RCC
+ Blink Led

GPIO b·∫£n ch·∫•t l√† v√†o ra t√≠n hi·ªáu
ƒê·ªÉ blink led, ƒë·∫ßu ti√™n ch√∫ng ta c·∫ßn ch·ªçn ra m·ªôt ch√¢n c·∫Øm v√†o led VD PA0 v√† th·ª±c hi·ªán c√°c l·ªánh sau
```cpp

B∆∞·ªõc 01: B·∫≠t clk c·ªßa PORTA (RCC b√†i tr∆∞·ªõc)
B∆∞·ªõc 02: Config Output, Input, PullUp, PullDown, PushPull, OpenDrain
B∆∞·ªõc 03: Xu·∫•t t√≠n hi·ªáu ƒëi·ªán √°p m·ª©c HIGH, LOW ƒë·ªÉ blink led

```

### 2.1 Define c√°c thanh ghi
#### 2.1.1 Thanh ghi CRL

![alt text](image/CRL.png)

Thanh ghi CRL d√πng ƒë·ªÉ c·∫•u h√¨nh IO, c√°c Mode cho c√°c Pin t·ª´ 0 ƒë·∫øn 7

#### 2.1.2 Thanh ghi CRH

![alt text](image/CRH.png)

Thanh ghi CRH d√πng ƒë·ªÉ c·∫•u h√¨nh IO, c√°c Mode cho c√°c Pin t·ª´ 8 ƒë·∫øn 15

#### 2.1.3 Thanh ghi ODR

![alt text](image/ODR.png)

Thanh ghi d√πng ƒë·ªÉ xu·∫•t t√≠n hi·ªáu ra ch√¢n Pin

## Ch∆∞∆°ng 03: AFIO

Alternate Functions - N√≥ cung c·∫•p c√°c ch·ª©c nƒÉng thay th·∫ø cho c√°c ch√¢n GPIO nh∆∞
- UART, SPI, I2C, EXTI,...
### 3.1 


## I. Nested vectored interrupt controller (NVIC)

![Alt text](image/NVIC_01.png)

## II. EXTI registers
### 1. Interrupt mask register EXTI_IMR

C√°c line ng·∫Øt
![Alt text](image/NVIC_02.png)

Address offset: 0x00
Reset value: 0x0000 0000
![Alt text](image/NVIC_03.png)
D√πng ƒë·ªÉ b·∫≠t ng·∫Øt line, d√πng line ng·∫Øt n√†o th√¨ ph·∫£i b·∫≠t line ng·∫Øt ƒë√≥ l√™n
VD: Mu·ªën d√πng ng·∫Øt ngo√†i ch√¢n PA0 th√¨ ph·∫£i set bit th·ª© 0 l√™n 1
```cpp
MR0 = 1
```
### 2. Rising trigger selection register EXTI_RTSR
D√πng cho mode Rising
Address offset: 0x08
Reset value: 0x0000 0000

![alt text](image/image.png)
D√πng ƒë·ªÉ b·∫≠t mode Rising cho line b·∫•t k·ª≥
VD: Mu·ªën d√πng ng·∫Øt Rising cho line 0 th√¨ ph·∫£i set bit th·ª© 0 l√™n 1
```cpp
TR0 = 1
```
### 3. Falling trigger selection register EXTI_FTSR
D√πng cho mode Falling
Address offset: 0x0C
Reset value: 0x0000 0000
![alt text](image/image1.png)
D√πng ƒë·ªÉ b·∫≠t mode Falling cho line b·∫•t k·ª≥
VD: Mu·ªën d√πng ng·∫Øt Rising cho line 0 th√¨ ph·∫£i set bit th·ª© 0 l√™n 1
```cpp
TR0 = 1
```
### 4. Pending register (EXTI_PR)
B·∫£n ch·∫•t khi m·ªôt ch√¢n ng·∫Øt ƒë∆∞·ª£c detect, bit t∆∞∆°ng ·ª©ng v·ªõi ch√¢n ƒë√≥ s·∫Ω ƒë∆∞·ª£c set l√™n 1 trong thanh ghi n√†y
V√¨ v·∫≠y ƒë·ªÉ c√°c ng·∫Øt kh√°c c√≥ th·ªÉ ƒë∆∞·ª£c th·ª±c thi, th√¨ sau khi th·ª±c hi·ªán ng·∫Øt hi·ªán t·∫°i xong, ch√∫ng ta c·∫ßn clear
bit t·∫°i thanh ghi n√†y b·∫±ng c√°ch write 1
![alt text](image/image2.png)