#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Oct  3 07:46:30 2015
# Process ID: 18637
# Log file: /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.vds
# Journal file: /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/vivado.jou
#-----------------------------------------------------------
source c_counter_binary_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/n/15/moore.1424/xillinx/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2015.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_3' generated file not found '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_3' generated file not found '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_3' generated file not found '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_3' generated file not found '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_3' generated file not found '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3_funcsim.vhdl'. Please regenerate to continue.
Command: synth_design -top c_counter_binary_3 -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2015.10' and will expire in 28 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1059.148 ; gain = 164.523 ; free physical = 5289 ; free virtual = 30777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_3' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/synth/c_counter_binary_3.vhd:68]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0' declared at '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:106' bound to instance 'U0' of component 'c_counter_binary_v12_0' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/synth/c_counter_binary_3.vhd:122]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_viv' declared at '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1856' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_viv' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_viv' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1910]
INFO: [Synth 8-3491] module 'xbip_counter_v3_0_viv' declared at '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1852' bound to instance 'i_xbip_counter' of component 'xbip_counter_v3_0_viv' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2093]
INFO: [Synth 8-638] synthesizing module 'xbip_counter_v3_0_viv' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1887]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'dsp48_counter' declared at '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1225' bound to instance 'i_dsp' of component 'dsp48_counter' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:2032]
INFO: [Synth 8-638] synthesizing module 'dsp48_counter' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1249]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_del_l' of component 'xbip_pipe_v3_0_viv' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1278]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (1#1) [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_del_opmode' of component 'xbip_pipe_v3_0_viv' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1354]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (1#1) [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_dsp48e1_wrapper_v3_0' declared at '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1571' bound to instance 'i_dsp48e_wrap' of component 'xbip_dsp48e1_wrapper_v3_0' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1373]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48e1_wrapper_v3_0' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1649]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1675]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1678]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1681]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1687]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1690]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1693]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1696]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1699]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1702]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1705]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1708]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1711]
INFO: [Synth 8-113] binding component instance 'i_primitive' to cell 'DSP48E1' [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48e1_wrapper_v3_0' (2#1) [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1649]
INFO: [Synth 8-256] done synthesizing module 'dsp48_counter' (3#1) [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1249]
INFO: [Synth 8-256] done synthesizing module 'xbip_counter_v3_0_viv' (4#1) [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1887]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_viv' (5#1) [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1910]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0' (6#1) [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_3' (7#1) [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/synth/c_counter_binary_3.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1103.426 ; gain = 208.801 ; free physical = 5243 ; free virtual = 30730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1103.426 ; gain = 208.801 ; free physical = 5241 ; free virtual = 30729
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3_ooc.xdc] for cell 'U0'
Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1405.043 ; gain = 0.000 ; free physical = 5036 ; free virtual = 30524
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1405.043 ; gain = 510.418 ; free physical = 5035 ; free virtual = 30522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1405.043 ; gain = 510.418 ; free physical = 5035 ; free virtual = 30522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1405.043 ; gain = 510.418 ; free physical = 5035 ; free virtual = 30522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.043 ; gain = 510.418 ; free physical = 5031 ; free virtual = 30519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.043 ; gain = 510.418 ; free physical = 5031 ; free virtual = 30519
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.043 ; gain = 510.418 ; free physical = 5031 ; free virtual = 30519
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.043 ; gain = 510.418 ; free physical = 5031 ; free virtual = 30519

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.043 ; gain = 510.418 ; free physical = 5015 ; free virtual = 30503
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.043 ; gain = 510.418 ; free physical = 5015 ; free virtual = 30503

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.043 ; gain = 510.418 ; free physical = 5015 ; free virtual = 30503
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1428.031 ; gain = 533.406 ; free physical = 4942 ; free virtual = 30429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1428.031 ; gain = 533.406 ; free physical = 4942 ; free virtual = 30429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1438.047 ; gain = 543.422 ; free physical = 4933 ; free virtual = 30421
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1438.047 ; gain = 543.422 ; free physical = 4933 ; free virtual = 30421
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1438.047 ; gain = 543.422 ; free physical = 4933 ; free virtual = 30421
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1438.047 ; gain = 543.422 ; free physical = 4933 ; free virtual = 30421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1438.047 ; gain = 543.422 ; free physical = 4933 ; free virtual = 30421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1438.047 ; gain = 543.422 ; free physical = 4933 ; free virtual = 30421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1438.047 ; gain = 543.422 ; free physical = 4933 ; free virtual = 30421
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1438.047 ; gain = 122.285 ; free physical = 4933 ; free virtual = 30420
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1438.047 ; gain = 543.422 ; free physical = 4933 ; free virtual = 30420
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1439.047 ; gain = 434.906 ; free physical = 4932 ; free virtual = 30420
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1458.055 ; gain = 0.000 ; free physical = 4933 ; free virtual = 30420
INFO: [Common 17-206] Exiting Vivado at Sat Oct  3 07:47:42 2015...
