Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr  3 18:32:08 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.884    -1196.700                    537                 2044        0.139        0.000                      0                 2044        4.500        0.000                       0                   885  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.884    -1196.700                    537                 2044        0.139        0.000                      0                 2044        4.500        0.000                       0                   885  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          537  Failing Endpoints,  Worst Slack       -2.884ns,  Total Violation    -1196.700ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.884ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.637ns  (logic 3.839ns (30.380%)  route 8.798ns (69.620%))
  Logic Levels:           17  (CARRY4=3 LUT3=4 LUT4=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.636     5.220    sigma/pc/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sigma/pc/M_pc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  sigma/pc/M_pc_q_reg[9]/Q
                         net (fo=136, routed)         1.428     7.104    sigma/pc/Q[9]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.228 f  sigma/pc/M_r_q[495]_i_99/O
                         net (fo=1, routed)           0.000     7.228    sigma/pc/M_r_q[495]_i_99_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.466 f  sigma/pc/M_r_q_reg[495]_i_51/O
                         net (fo=1, routed)           0.400     7.866    sigma/pc/M_r_q_reg[495]_i_51_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.298     8.164 f  sigma/pc/M_r_q[495]_i_20/O
                         net (fo=17, routed)          1.113     9.277    sigma/pc/M_instructions_id__0__0[28]
    SLICE_X8Y51          LUT5 (Prop_lut5_I2_O)        0.124     9.401 r  sigma/pc/ram_reg_i_63/O
                         net (fo=4, routed)           0.463     9.863    sigma/pc/ram_reg_i_63_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     9.987 r  sigma/pc/ram_reg_i_139/O
                         net (fo=60, routed)          0.747    10.735    sigma/rf/M_rf_ra2[2]
    SLICE_X10Y49         MUXF7 (Prop_muxf7_S_O)       0.314    11.049 f  sigma/rf/ram_reg_i_123/O
                         net (fo=1, routed)           0.858    11.907    sigma/rf/ram_reg_i_123_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.298    12.205 f  sigma/rf/ram_reg_i_55/O
                         net (fo=3, routed)           0.370    12.575    sigma/pc/M_rf_rd2[0]
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.124    12.699 r  sigma/pc/M_r_q[485]_i_7/O
                         net (fo=19, routed)          0.768    13.467    sigma/pc/p_0_out[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.124    13.591 r  sigma/pc/M_r_q[483]_i_6/O
                         net (fo=1, routed)           0.000    13.591    sigma/pc/M_r_q[483]_i_6_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.971 r  sigma/pc/M_r_q_reg[483]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.971    sigma/pc/M_r_q_reg[483]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.088 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.088    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.403 f  sigma/pc/M_r_q_reg[491]_i_7/O[3]
                         net (fo=2, routed)           0.839    15.242    sigma/rf/M_r_q[480]_i_15_0[3]
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.307    15.549 f  sigma/rf/M_r_q[480]_i_18/O
                         net (fo=1, routed)           0.295    15.844    sigma/rf/M_r_q[480]_i_18_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I4_O)        0.124    15.968 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.149    16.117    sigma/pc/M_r_q[352]_i_4_1
    SLICE_X11Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.167    16.408    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.532 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.350    16.881    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124    17.005 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=32, routed)          0.852    17.857    sigma/rf/M_rf_wd[0]
    SLICE_X8Y60          FDRE                                         r  sigma/rf/M_r_q_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.438    14.842    sigma/rf/clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  sigma/rf/M_r_q_reg[240]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)       -0.013    14.973    sigma/rf/M_r_q_reg[240]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 -2.884    

Slack (VIOLATED) :        -2.876ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/data/ram/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 2.573ns (21.229%)  route 9.547ns (78.770%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.636     5.220    sigma/pc/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sigma/pc/M_pc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  sigma/pc/M_pc_q_reg[9]/Q
                         net (fo=136, routed)         1.428     7.104    sigma/pc/Q[9]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.228 f  sigma/pc/M_r_q[495]_i_99/O
                         net (fo=1, routed)           0.000     7.228    sigma/pc/M_r_q[495]_i_99_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.466 f  sigma/pc/M_r_q_reg[495]_i_51/O
                         net (fo=1, routed)           0.400     7.866    sigma/pc/M_r_q_reg[495]_i_51_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.298     8.164 f  sigma/pc/M_r_q[495]_i_20/O
                         net (fo=17, routed)          1.113     9.277    sigma/pc/M_instructions_id__0__0[28]
    SLICE_X8Y51          LUT5 (Prop_lut5_I2_O)        0.124     9.401 r  sigma/pc/ram_reg_i_63/O
                         net (fo=4, routed)           0.463     9.863    sigma/pc/ram_reg_i_63_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     9.987 r  sigma/pc/ram_reg_i_139/O
                         net (fo=60, routed)          0.775    10.763    sigma/rf/M_rf_ra2[2]
    SLICE_X10Y48         MUXF7 (Prop_muxf7_S_O)       0.292    11.055 f  sigma/rf/ram_reg_i_119/O
                         net (fo=1, routed)           0.824    11.878    sigma/rf/ram_reg_i_119_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.297    12.175 f  sigma/rf/ram_reg_i_52/O
                         net (fo=4, routed)           0.626    12.801    sigma/pc/M_rf_rd2[1]
    SLICE_X11Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.925 f  sigma/pc/M_r_q[355]_i_9/O
                         net (fo=37, routed)          0.713    13.638    sigma/pc/M_pc_q_reg[3]_2
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.762 f  sigma/pc/M_r_q[495]_i_33/O
                         net (fo=11, routed)          1.213    14.975    sigma/pc/M_r_q[495]_i_33_n_0
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.124    15.099 f  sigma/pc/M_r_q[485]_i_10/O
                         net (fo=1, routed)           1.169    16.268    sigma/pc/M_r_q[485]_i_10_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I4_O)        0.124    16.392 r  sigma/pc/M_r_q[485]_i_4/O
                         net (fo=2, routed)           0.294    16.686    sigma/pc/M_r_q[485]_i_4_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    16.810 r  sigma/pc/ram_reg_i_4/O
                         net (fo=1, routed)           0.530    17.340    sigma/data/ram/ADDRARDADDR[4]
    RAMB18_X0Y20         RAMB18E1                                     r  sigma/data/ram/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.482    14.887    sigma/data/ram/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  sigma/data/ram/ram_reg/CLKARDCLK
                         clock pessimism              0.179    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.465    sigma/data/ram/ram_reg
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -17.340    
  -------------------------------------------------------------------
                         slack                                 -2.876    

Slack (VIOLATED) :        -2.861ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[304]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.614ns  (logic 3.839ns (30.435%)  route 8.775ns (69.565%))
  Logic Levels:           17  (CARRY4=3 LUT3=4 LUT4=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.636     5.220    sigma/pc/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sigma/pc/M_pc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  sigma/pc/M_pc_q_reg[9]/Q
                         net (fo=136, routed)         1.428     7.104    sigma/pc/Q[9]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.228 f  sigma/pc/M_r_q[495]_i_99/O
                         net (fo=1, routed)           0.000     7.228    sigma/pc/M_r_q[495]_i_99_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.466 f  sigma/pc/M_r_q_reg[495]_i_51/O
                         net (fo=1, routed)           0.400     7.866    sigma/pc/M_r_q_reg[495]_i_51_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.298     8.164 f  sigma/pc/M_r_q[495]_i_20/O
                         net (fo=17, routed)          1.113     9.277    sigma/pc/M_instructions_id__0__0[28]
    SLICE_X8Y51          LUT5 (Prop_lut5_I2_O)        0.124     9.401 r  sigma/pc/ram_reg_i_63/O
                         net (fo=4, routed)           0.463     9.863    sigma/pc/ram_reg_i_63_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     9.987 r  sigma/pc/ram_reg_i_139/O
                         net (fo=60, routed)          0.747    10.735    sigma/rf/M_rf_ra2[2]
    SLICE_X10Y49         MUXF7 (Prop_muxf7_S_O)       0.314    11.049 f  sigma/rf/ram_reg_i_123/O
                         net (fo=1, routed)           0.858    11.907    sigma/rf/ram_reg_i_123_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.298    12.205 f  sigma/rf/ram_reg_i_55/O
                         net (fo=3, routed)           0.370    12.575    sigma/pc/M_rf_rd2[0]
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.124    12.699 r  sigma/pc/M_r_q[485]_i_7/O
                         net (fo=19, routed)          0.768    13.467    sigma/pc/p_0_out[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.124    13.591 r  sigma/pc/M_r_q[483]_i_6/O
                         net (fo=1, routed)           0.000    13.591    sigma/pc/M_r_q[483]_i_6_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.971 r  sigma/pc/M_r_q_reg[483]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.971    sigma/pc/M_r_q_reg[483]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.088 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.088    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.403 f  sigma/pc/M_r_q_reg[491]_i_7/O[3]
                         net (fo=2, routed)           0.839    15.242    sigma/rf/M_r_q[480]_i_15_0[3]
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.307    15.549 f  sigma/rf/M_r_q[480]_i_18/O
                         net (fo=1, routed)           0.295    15.844    sigma/rf/M_r_q[480]_i_18_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I4_O)        0.124    15.968 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.149    16.117    sigma/pc/M_r_q[352]_i_4_1
    SLICE_X11Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.167    16.408    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.532 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.350    16.881    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124    17.005 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=32, routed)          0.829    17.834    sigma/rf/M_rf_wd[0]
    SLICE_X10Y61         FDRE                                         r  sigma/rf/M_r_q_reg[304]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.438    14.842    sigma/rf/clk_IBUF_BUFG
    SLICE_X10Y61         FDRE                                         r  sigma/rf/M_r_q_reg[304]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X10Y61         FDRE (Setup_fdre_C_D)       -0.013    14.973    sigma/rf/M_r_q_reg[304]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                 -2.861    

Slack (VIOLATED) :        -2.835ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.590ns  (logic 2.803ns (22.263%)  route 9.787ns (77.737%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.636     5.220    sigma/pc/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sigma/pc/M_pc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  sigma/pc/M_pc_q_reg[9]/Q
                         net (fo=136, routed)         1.428     7.104    sigma/pc/Q[9]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.228 f  sigma/pc/M_r_q[495]_i_99/O
                         net (fo=1, routed)           0.000     7.228    sigma/pc/M_r_q[495]_i_99_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.466 f  sigma/pc/M_r_q_reg[495]_i_51/O
                         net (fo=1, routed)           0.400     7.866    sigma/pc/M_r_q_reg[495]_i_51_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.298     8.164 f  sigma/pc/M_r_q[495]_i_20/O
                         net (fo=17, routed)          1.113     9.277    sigma/pc/M_instructions_id__0__0[28]
    SLICE_X8Y51          LUT5 (Prop_lut5_I2_O)        0.124     9.401 r  sigma/pc/ram_reg_i_63/O
                         net (fo=4, routed)           0.463     9.863    sigma/pc/ram_reg_i_63_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     9.987 r  sigma/pc/ram_reg_i_139/O
                         net (fo=60, routed)          0.775    10.763    sigma/rf/M_rf_ra2[2]
    SLICE_X10Y48         MUXF7 (Prop_muxf7_S_O)       0.292    11.055 f  sigma/rf/ram_reg_i_119/O
                         net (fo=1, routed)           0.824    11.878    sigma/rf/ram_reg_i_119_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.297    12.175 f  sigma/rf/ram_reg_i_52/O
                         net (fo=4, routed)           0.626    12.801    sigma/pc/M_rf_rd2[1]
    SLICE_X11Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.925 f  sigma/pc/M_r_q[355]_i_9/O
                         net (fo=37, routed)          0.802    13.727    sigma/rf/M_r_q[489]_i_7
    SLICE_X13Y50         LUT4 (Prop_lut4_I2_O)        0.124    13.851 f  sigma/rf/M_r_q[489]_i_11/O
                         net (fo=4, routed)           0.793    14.644    sigma/pc/M_r_q[487]_i_3_1
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.150    14.794 r  sigma/pc/M_r_q[489]_i_7/O
                         net (fo=1, routed)           1.113    15.908    sigma/pc/M_r_q[489]_i_7_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I2_O)        0.328    16.236 f  sigma/pc/M_r_q[489]_i_3/O
                         net (fo=1, routed)           0.427    16.663    sigma/pc/M_r_q[489]_i_3_n_0
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.124    16.787 r  sigma/pc/M_r_q[489]_i_1/O
                         net (fo=32, routed)          1.024    17.811    sigma/rf/M_rf_wd[9]
    SLICE_X4Y50          FDRE                                         r  sigma/rf/M_r_q_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.508    14.912    sigma/rf/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  sigma/rf/M_r_q_reg[137]/C
                         clock pessimism              0.179    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X4Y50          FDRE (Setup_fdre_C_D)       -0.081    14.975    sigma/rf/M_r_q_reg[137]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -17.811    
  -------------------------------------------------------------------
                         slack                                 -2.835    

Slack (VIOLATED) :        -2.835ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[281]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.590ns  (logic 2.803ns (22.263%)  route 9.787ns (77.737%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.636     5.220    sigma/pc/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sigma/pc/M_pc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  sigma/pc/M_pc_q_reg[9]/Q
                         net (fo=136, routed)         1.428     7.104    sigma/pc/Q[9]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.228 f  sigma/pc/M_r_q[495]_i_99/O
                         net (fo=1, routed)           0.000     7.228    sigma/pc/M_r_q[495]_i_99_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.466 f  sigma/pc/M_r_q_reg[495]_i_51/O
                         net (fo=1, routed)           0.400     7.866    sigma/pc/M_r_q_reg[495]_i_51_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.298     8.164 f  sigma/pc/M_r_q[495]_i_20/O
                         net (fo=17, routed)          1.113     9.277    sigma/pc/M_instructions_id__0__0[28]
    SLICE_X8Y51          LUT5 (Prop_lut5_I2_O)        0.124     9.401 r  sigma/pc/ram_reg_i_63/O
                         net (fo=4, routed)           0.463     9.863    sigma/pc/ram_reg_i_63_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     9.987 r  sigma/pc/ram_reg_i_139/O
                         net (fo=60, routed)          0.775    10.763    sigma/rf/M_rf_ra2[2]
    SLICE_X10Y48         MUXF7 (Prop_muxf7_S_O)       0.292    11.055 f  sigma/rf/ram_reg_i_119/O
                         net (fo=1, routed)           0.824    11.878    sigma/rf/ram_reg_i_119_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.297    12.175 f  sigma/rf/ram_reg_i_52/O
                         net (fo=4, routed)           0.626    12.801    sigma/pc/M_rf_rd2[1]
    SLICE_X11Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.925 f  sigma/pc/M_r_q[355]_i_9/O
                         net (fo=37, routed)          0.802    13.727    sigma/rf/M_r_q[489]_i_7
    SLICE_X13Y50         LUT4 (Prop_lut4_I2_O)        0.124    13.851 f  sigma/rf/M_r_q[489]_i_11/O
                         net (fo=4, routed)           0.793    14.644    sigma/pc/M_r_q[487]_i_3_1
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.150    14.794 r  sigma/pc/M_r_q[489]_i_7/O
                         net (fo=1, routed)           1.113    15.908    sigma/pc/M_r_q[489]_i_7_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I2_O)        0.328    16.236 f  sigma/pc/M_r_q[489]_i_3/O
                         net (fo=1, routed)           0.427    16.663    sigma/pc/M_r_q[489]_i_3_n_0
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.124    16.787 r  sigma/pc/M_r_q[489]_i_1/O
                         net (fo=32, routed)          1.024    17.811    sigma/rf/M_rf_wd[9]
    SLICE_X5Y50          FDRE                                         r  sigma/rf/M_r_q_reg[281]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.508    14.912    sigma/rf/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  sigma/rf/M_r_q_reg[281]/C
                         clock pessimism              0.179    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)       -0.081    14.975    sigma/rf/M_r_q_reg[281]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -17.811    
  -------------------------------------------------------------------
                         slack                                 -2.835    

Slack (VIOLATED) :        -2.835ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.559ns  (logic 3.839ns (30.568%)  route 8.720ns (69.432%))
  Logic Levels:           17  (CARRY4=3 LUT3=4 LUT4=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.636     5.220    sigma/pc/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sigma/pc/M_pc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  sigma/pc/M_pc_q_reg[9]/Q
                         net (fo=136, routed)         1.428     7.104    sigma/pc/Q[9]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.228 f  sigma/pc/M_r_q[495]_i_99/O
                         net (fo=1, routed)           0.000     7.228    sigma/pc/M_r_q[495]_i_99_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.466 f  sigma/pc/M_r_q_reg[495]_i_51/O
                         net (fo=1, routed)           0.400     7.866    sigma/pc/M_r_q_reg[495]_i_51_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.298     8.164 f  sigma/pc/M_r_q[495]_i_20/O
                         net (fo=17, routed)          1.113     9.277    sigma/pc/M_instructions_id__0__0[28]
    SLICE_X8Y51          LUT5 (Prop_lut5_I2_O)        0.124     9.401 r  sigma/pc/ram_reg_i_63/O
                         net (fo=4, routed)           0.463     9.863    sigma/pc/ram_reg_i_63_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     9.987 r  sigma/pc/ram_reg_i_139/O
                         net (fo=60, routed)          0.747    10.735    sigma/rf/M_rf_ra2[2]
    SLICE_X10Y49         MUXF7 (Prop_muxf7_S_O)       0.314    11.049 f  sigma/rf/ram_reg_i_123/O
                         net (fo=1, routed)           0.858    11.907    sigma/rf/ram_reg_i_123_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.298    12.205 f  sigma/rf/ram_reg_i_55/O
                         net (fo=3, routed)           0.370    12.575    sigma/pc/M_rf_rd2[0]
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.124    12.699 r  sigma/pc/M_r_q[485]_i_7/O
                         net (fo=19, routed)          0.768    13.467    sigma/pc/p_0_out[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.124    13.591 r  sigma/pc/M_r_q[483]_i_6/O
                         net (fo=1, routed)           0.000    13.591    sigma/pc/M_r_q[483]_i_6_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.971 r  sigma/pc/M_r_q_reg[483]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.971    sigma/pc/M_r_q_reg[483]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.088 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.088    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.403 f  sigma/pc/M_r_q_reg[491]_i_7/O[3]
                         net (fo=2, routed)           0.839    15.242    sigma/rf/M_r_q[480]_i_15_0[3]
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.307    15.549 f  sigma/rf/M_r_q[480]_i_18/O
                         net (fo=1, routed)           0.295    15.844    sigma/rf/M_r_q[480]_i_18_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I4_O)        0.124    15.968 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.149    16.117    sigma/pc/M_r_q[352]_i_4_1
    SLICE_X11Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.167    16.408    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.532 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.350    16.881    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124    17.005 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=32, routed)          0.774    17.779    sigma/rf/M_rf_wd[0]
    SLICE_X11Y60         FDRE                                         r  sigma/rf/M_r_q_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.439    14.843    sigma/rf/clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  sigma/rf/M_r_q_reg[160]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)       -0.043    14.944    sigma/rf/M_r_q_reg[160]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                 -2.835    

Slack (VIOLATED) :        -2.834ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[368]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.556ns  (logic 3.839ns (30.575%)  route 8.717ns (69.425%))
  Logic Levels:           17  (CARRY4=3 LUT3=4 LUT4=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.636     5.220    sigma/pc/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sigma/pc/M_pc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  sigma/pc/M_pc_q_reg[9]/Q
                         net (fo=136, routed)         1.428     7.104    sigma/pc/Q[9]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.228 f  sigma/pc/M_r_q[495]_i_99/O
                         net (fo=1, routed)           0.000     7.228    sigma/pc/M_r_q[495]_i_99_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.466 f  sigma/pc/M_r_q_reg[495]_i_51/O
                         net (fo=1, routed)           0.400     7.866    sigma/pc/M_r_q_reg[495]_i_51_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.298     8.164 f  sigma/pc/M_r_q[495]_i_20/O
                         net (fo=17, routed)          1.113     9.277    sigma/pc/M_instructions_id__0__0[28]
    SLICE_X8Y51          LUT5 (Prop_lut5_I2_O)        0.124     9.401 r  sigma/pc/ram_reg_i_63/O
                         net (fo=4, routed)           0.463     9.863    sigma/pc/ram_reg_i_63_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     9.987 r  sigma/pc/ram_reg_i_139/O
                         net (fo=60, routed)          0.747    10.735    sigma/rf/M_rf_ra2[2]
    SLICE_X10Y49         MUXF7 (Prop_muxf7_S_O)       0.314    11.049 f  sigma/rf/ram_reg_i_123/O
                         net (fo=1, routed)           0.858    11.907    sigma/rf/ram_reg_i_123_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.298    12.205 f  sigma/rf/ram_reg_i_55/O
                         net (fo=3, routed)           0.370    12.575    sigma/pc/M_rf_rd2[0]
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.124    12.699 r  sigma/pc/M_r_q[485]_i_7/O
                         net (fo=19, routed)          0.768    13.467    sigma/pc/p_0_out[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.124    13.591 r  sigma/pc/M_r_q[483]_i_6/O
                         net (fo=1, routed)           0.000    13.591    sigma/pc/M_r_q[483]_i_6_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.971 r  sigma/pc/M_r_q_reg[483]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.971    sigma/pc/M_r_q_reg[483]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.088 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.088    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.403 f  sigma/pc/M_r_q_reg[491]_i_7/O[3]
                         net (fo=2, routed)           0.839    15.242    sigma/rf/M_r_q[480]_i_15_0[3]
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.307    15.549 f  sigma/rf/M_r_q[480]_i_18/O
                         net (fo=1, routed)           0.295    15.844    sigma/rf/M_r_q[480]_i_18_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I4_O)        0.124    15.968 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.149    16.117    sigma/pc/M_r_q[352]_i_4_1
    SLICE_X11Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.167    16.408    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.532 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.350    16.881    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124    17.005 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=32, routed)          0.771    17.776    sigma/rf/M_rf_wd[0]
    SLICE_X8Y58          FDRE                                         r  sigma/rf/M_r_q_reg[368]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.439    14.843    sigma/rf/clk_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  sigma/rf/M_r_q_reg[368]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X8Y58          FDRE (Setup_fdre_C_D)       -0.045    14.942    sigma/rf/M_r_q_reg[368]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -17.776    
  -------------------------------------------------------------------
                         slack                                 -2.834    

Slack (VIOLATED) :        -2.816ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.542ns  (logic 3.839ns (30.608%)  route 8.703ns (69.392%))
  Logic Levels:           17  (CARRY4=3 LUT3=4 LUT4=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.636     5.220    sigma/pc/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sigma/pc/M_pc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  sigma/pc/M_pc_q_reg[9]/Q
                         net (fo=136, routed)         1.428     7.104    sigma/pc/Q[9]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.228 f  sigma/pc/M_r_q[495]_i_99/O
                         net (fo=1, routed)           0.000     7.228    sigma/pc/M_r_q[495]_i_99_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.466 f  sigma/pc/M_r_q_reg[495]_i_51/O
                         net (fo=1, routed)           0.400     7.866    sigma/pc/M_r_q_reg[495]_i_51_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.298     8.164 f  sigma/pc/M_r_q[495]_i_20/O
                         net (fo=17, routed)          1.113     9.277    sigma/pc/M_instructions_id__0__0[28]
    SLICE_X8Y51          LUT5 (Prop_lut5_I2_O)        0.124     9.401 r  sigma/pc/ram_reg_i_63/O
                         net (fo=4, routed)           0.463     9.863    sigma/pc/ram_reg_i_63_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     9.987 r  sigma/pc/ram_reg_i_139/O
                         net (fo=60, routed)          0.747    10.735    sigma/rf/M_rf_ra2[2]
    SLICE_X10Y49         MUXF7 (Prop_muxf7_S_O)       0.314    11.049 f  sigma/rf/ram_reg_i_123/O
                         net (fo=1, routed)           0.858    11.907    sigma/rf/ram_reg_i_123_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.298    12.205 f  sigma/rf/ram_reg_i_55/O
                         net (fo=3, routed)           0.370    12.575    sigma/pc/M_rf_rd2[0]
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.124    12.699 r  sigma/pc/M_r_q[485]_i_7/O
                         net (fo=19, routed)          0.768    13.467    sigma/pc/p_0_out[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.124    13.591 r  sigma/pc/M_r_q[483]_i_6/O
                         net (fo=1, routed)           0.000    13.591    sigma/pc/M_r_q[483]_i_6_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.971 r  sigma/pc/M_r_q_reg[483]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.971    sigma/pc/M_r_q_reg[483]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.088 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.088    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.403 f  sigma/pc/M_r_q_reg[491]_i_7/O[3]
                         net (fo=2, routed)           0.839    15.242    sigma/rf/M_r_q[480]_i_15_0[3]
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.307    15.549 f  sigma/rf/M_r_q[480]_i_18/O
                         net (fo=1, routed)           0.295    15.844    sigma/rf/M_r_q[480]_i_18_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I4_O)        0.124    15.968 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.149    16.117    sigma/pc/M_r_q[352]_i_4_1
    SLICE_X11Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.167    16.408    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.532 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.350    16.881    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124    17.005 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=32, routed)          0.757    17.763    sigma/rf/M_rf_wd[0]
    SLICE_X11Y56         FDRE                                         r  sigma/rf/M_r_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.441    14.845    sigma/rf/clk_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  sigma/rf/M_r_q_reg[80]/C
                         clock pessimism              0.179    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X11Y56         FDRE (Setup_fdre_C_D)       -0.043    14.946    sigma/rf/M_r_q_reg[80]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -17.763    
  -------------------------------------------------------------------
                         slack                                 -2.816    

Slack (VIOLATED) :        -2.810ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[378]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.544ns  (logic 2.826ns (22.529%)  route 9.718ns (77.471%))
  Logic Levels:           12  (LUT3=3 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.636     5.220    sigma/pc/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sigma/pc/M_pc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  sigma/pc/M_pc_q_reg[9]/Q
                         net (fo=136, routed)         1.428     7.104    sigma/pc/Q[9]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.228 f  sigma/pc/M_r_q[495]_i_99/O
                         net (fo=1, routed)           0.000     7.228    sigma/pc/M_r_q[495]_i_99_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.466 f  sigma/pc/M_r_q_reg[495]_i_51/O
                         net (fo=1, routed)           0.400     7.866    sigma/pc/M_r_q_reg[495]_i_51_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.298     8.164 f  sigma/pc/M_r_q[495]_i_20/O
                         net (fo=17, routed)          1.113     9.277    sigma/pc/M_instructions_id__0__0[28]
    SLICE_X8Y51          LUT5 (Prop_lut5_I2_O)        0.124     9.401 r  sigma/pc/ram_reg_i_63/O
                         net (fo=4, routed)           0.463     9.863    sigma/pc/ram_reg_i_63_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     9.987 r  sigma/pc/ram_reg_i_139/O
                         net (fo=60, routed)          0.747    10.735    sigma/rf/M_rf_ra2[2]
    SLICE_X10Y49         MUXF7 (Prop_muxf7_S_O)       0.314    11.049 f  sigma/rf/ram_reg_i_123/O
                         net (fo=1, routed)           0.858    11.907    sigma/rf/ram_reg_i_123_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.298    12.205 f  sigma/rf/ram_reg_i_55/O
                         net (fo=3, routed)           0.332    12.537    sigma/pc/M_rf_rd2[0]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.661 f  sigma/pc/M_r_q[354]_i_8/O
                         net (fo=34, routed)          1.112    13.773    sigma/pc/M_pc_q_reg[3]_1
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.124    13.897 f  sigma/pc/M_r_q[495]_i_65/O
                         net (fo=5, routed)           0.880    14.778    sigma/pc/M_r_q[495]_i_65_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.150    14.928 f  sigma/pc/M_r_q[490]_i_9/O
                         net (fo=1, routed)           0.941    15.869    sigma/pc/M_r_q[490]_i_9_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.328    16.197 f  sigma/pc/M_r_q[490]_i_3/O
                         net (fo=1, routed)           0.395    16.592    sigma/pc/M_r_q[490]_i_3_n_0
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.124    16.716 r  sigma/pc/M_r_q[490]_i_1/O
                         net (fo=32, routed)          1.048    17.764    sigma/rf/M_rf_wd[10]
    SLICE_X7Y54          FDRE                                         r  sigma/rf/M_r_q_reg[378]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.507    14.911    sigma/rf/clk_IBUF_BUFG
    SLICE_X7Y54          FDRE                                         r  sigma/rf/M_r_q_reg[378]/C
                         clock pessimism              0.179    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)       -0.101    14.954    sigma/rf/M_r_q_reg[378]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -17.764    
  -------------------------------------------------------------------
                         slack                                 -2.810    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.478ns  (logic 3.839ns (30.767%)  route 8.639ns (69.233%))
  Logic Levels:           17  (CARRY4=3 LUT3=4 LUT4=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.636     5.220    sigma/pc/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sigma/pc/M_pc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  sigma/pc/M_pc_q_reg[9]/Q
                         net (fo=136, routed)         1.428     7.104    sigma/pc/Q[9]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.228 f  sigma/pc/M_r_q[495]_i_99/O
                         net (fo=1, routed)           0.000     7.228    sigma/pc/M_r_q[495]_i_99_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.466 f  sigma/pc/M_r_q_reg[495]_i_51/O
                         net (fo=1, routed)           0.400     7.866    sigma/pc/M_r_q_reg[495]_i_51_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.298     8.164 f  sigma/pc/M_r_q[495]_i_20/O
                         net (fo=17, routed)          1.113     9.277    sigma/pc/M_instructions_id__0__0[28]
    SLICE_X8Y51          LUT5 (Prop_lut5_I2_O)        0.124     9.401 r  sigma/pc/ram_reg_i_63/O
                         net (fo=4, routed)           0.463     9.863    sigma/pc/ram_reg_i_63_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.124     9.987 r  sigma/pc/ram_reg_i_139/O
                         net (fo=60, routed)          0.747    10.735    sigma/rf/M_rf_ra2[2]
    SLICE_X10Y49         MUXF7 (Prop_muxf7_S_O)       0.314    11.049 f  sigma/rf/ram_reg_i_123/O
                         net (fo=1, routed)           0.858    11.907    sigma/rf/ram_reg_i_123_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.298    12.205 f  sigma/rf/ram_reg_i_55/O
                         net (fo=3, routed)           0.370    12.575    sigma/pc/M_rf_rd2[0]
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.124    12.699 r  sigma/pc/M_r_q[485]_i_7/O
                         net (fo=19, routed)          0.768    13.467    sigma/pc/p_0_out[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.124    13.591 r  sigma/pc/M_r_q[483]_i_6/O
                         net (fo=1, routed)           0.000    13.591    sigma/pc/M_r_q[483]_i_6_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.971 r  sigma/pc/M_r_q_reg[483]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.971    sigma/pc/M_r_q_reg[483]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.088 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.088    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.403 f  sigma/pc/M_r_q_reg[491]_i_7/O[3]
                         net (fo=2, routed)           0.839    15.242    sigma/rf/M_r_q[480]_i_15_0[3]
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.307    15.549 f  sigma/rf/M_r_q[480]_i_18/O
                         net (fo=1, routed)           0.295    15.844    sigma/rf/M_r_q[480]_i_18_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I4_O)        0.124    15.968 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.149    16.117    sigma/pc/M_r_q[352]_i_4_1
    SLICE_X11Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.167    16.408    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.532 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.350    16.881    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124    17.005 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=32, routed)          0.693    17.698    sigma/rf/M_rf_wd[0]
    SLICE_X9Y57          FDRE                                         r  sigma/rf/M_r_q_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.439    14.843    sigma/rf/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  sigma/rf/M_r_q_reg[192]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)       -0.081    14.906    sigma/rf/M_r_q_reg[192]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -17.698    
  -------------------------------------------------------------------
                         slack                                 -2.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.588     1.532    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X7Y62          FDSE                                         r  sigma/arith/rand/M_x_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDSE (Prop_fdse_C_Q)         0.141     1.673 r  sigma/arith/rand/M_x_q_reg[19]/Q
                         net (fo=4, routed)           0.087     1.759    sigma/arith/rand/M_x_q[19]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  sigma/arith/rand/M_w_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.804    sigma/arith/rand/M_w_q[11]_i_1_n_0
    SLICE_X6Y62          FDSE                                         r  sigma/arith/rand/M_w_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.858     2.047    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X6Y62          FDSE                                         r  sigma/arith/rand/M_w_q_reg[11]/C
                         clock pessimism             -0.503     1.545    
    SLICE_X6Y62          FDSE (Hold_fdse_C_D)         0.121     1.666    sigma/arith/rand/M_w_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_w_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.587     1.531    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  sigma/arith/rand/M_w_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sigma/arith/rand/M_w_q_reg[23]/Q
                         net (fo=3, routed)           0.074     1.746    sigma/arith/rand/M_w_q_reg_n_0_[23]
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  sigma/arith/rand/M_w_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    sigma/arith/rand/M_w_q[4]_i_1_n_0
    SLICE_X5Y64          FDSE                                         r  sigma/arith/rand/M_w_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.856     2.046    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X5Y64          FDSE                                         r  sigma/arith/rand/M_w_q_reg[4]/C
                         clock pessimism             -0.503     1.544    
    SLICE_X5Y64          FDSE (Hold_fdse_C_D)         0.092     1.636    sigma/arith/rand/M_w_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_w_q_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_z_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.972%)  route 0.130ns (48.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.587     1.531    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X4Y63          FDSE                                         r  sigma/arith/rand/M_w_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDSE (Prop_fdse_C_Q)         0.141     1.672 r  sigma/arith/rand/M_w_q_reg[9]/Q
                         net (fo=2, routed)           0.130     1.802    sigma/arith/rand/M_w_q_reg_n_0_[9]
    SLICE_X3Y63          FDRE                                         r  sigma/arith/rand/M_z_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.858     2.048    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  sigma/arith/rand/M_z_q_reg[9]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.072     1.641    sigma/arith/rand/M_z_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.589     1.533    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  sigma/arith/rand/M_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sigma/arith/rand/M_x_q_reg[3]/Q
                         net (fo=3, routed)           0.122     1.796    sigma/arith/rand/M_x_q[3]
    SLICE_X6Y62          LUT5 (Prop_lut5_I4_O)        0.045     1.841 r  sigma/arith/rand/M_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    sigma/arith/rand/M_w_q[3]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  sigma/arith/rand/M_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.858     2.047    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  sigma/arith/rand/M_w_q_reg[3]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121     1.668    sigma/arith/rand/M_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_w_q_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_z_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.599%)  route 0.143ns (50.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.587     1.531    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X4Y64          FDSE                                         r  sigma/arith/rand/M_w_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDSE (Prop_fdse_C_Q)         0.141     1.672 r  sigma/arith/rand/M_w_q_reg[31]/Q
                         net (fo=3, routed)           0.143     1.815    sigma/arith/rand/M_w_q_reg_n_0_[31]
    SLICE_X1Y64          FDRE                                         r  sigma/arith/rand/M_z_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.858     2.048    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  sigma/arith/rand/M_z_q_reg[31]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.072     1.641    sigma/arith/rand/M_z_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_w_q_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_z_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.587     1.531    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X5Y64          FDSE                                         r  sigma/arith/rand/M_w_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDSE (Prop_fdse_C_Q)         0.141     1.672 r  sigma/arith/rand/M_w_q_reg[12]/Q
                         net (fo=2, routed)           0.124     1.796    sigma/arith/rand/M_w_q_reg_n_0_[12]
    SLICE_X5Y65          FDSE                                         r  sigma/arith/rand/M_z_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.855     2.045    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X5Y65          FDSE                                         r  sigma/arith/rand/M_z_q_reg[12]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X5Y65          FDSE (Hold_fdse_C_D)         0.075     1.620    sigma/arith/rand/M_z_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X4Y34          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDSE (Prop_fdse_C_Q)         0.141     1.674 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.124     1.798    reset_cond/M_stage_d[2]
    SLICE_X4Y36          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X4Y36          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X4Y36          FDSE (Hold_fdse_C_D)         0.070     1.618    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_z_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_y_q_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.589     1.533    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  sigma/arith/rand/M_z_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sigma/arith/rand/M_z_q_reg[17]/Q
                         net (fo=1, routed)           0.113     1.787    sigma/arith/rand/M_z_q[17]
    SLICE_X3Y63          FDSE                                         r  sigma/arith/rand/M_y_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.858     2.048    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X3Y63          FDSE                                         r  sigma/arith/rand/M_y_q_reg[17]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X3Y63          FDSE (Hold_fdse_C_D)         0.070     1.603    sigma/arith/rand/M_y_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_z_q_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_y_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.589     1.533    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X1Y64          FDSE                                         r  sigma/arith/rand/M_z_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDSE (Prop_fdse_C_Q)         0.141     1.674 r  sigma/arith/rand/M_z_q_reg[21]/Q
                         net (fo=1, routed)           0.113     1.787    sigma/arith/rand/M_z_q[21]
    SLICE_X1Y64          FDSE                                         r  sigma/arith/rand/M_y_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.858     2.048    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X1Y64          FDSE                                         r  sigma/arith/rand/M_y_q_reg[21]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X1Y64          FDSE (Hold_fdse_C_D)         0.070     1.603    sigma/arith/rand/M_y_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_w_q_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_z_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.463%)  route 0.133ns (48.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.587     1.531    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X7Y63          FDSE                                         r  sigma/arith/rand/M_w_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDSE (Prop_fdse_C_Q)         0.141     1.672 r  sigma/arith/rand/M_w_q_reg[19]/Q
                         net (fo=3, routed)           0.133     1.805    sigma/arith/rand/M_w_q_reg_n_0_[19]
    SLICE_X7Y62          FDRE                                         r  sigma/arith/rand/M_z_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.858     2.047    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  sigma/arith/rand/M_z_q_reg[19]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.071     1.618    sigma/arith/rand/M_z_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20   sigma/data/ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   matrixram/bottom_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   matrixram/bottom_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13   matrixram/top_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13   matrixram/top_ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y29    cnt/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y31    cnt/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y31    cnt/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y32    cnt/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y63    sigma/M_writer_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y63    sigma/M_writer_counter_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y63   sigma/M_writer_counter_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y63   sigma/M_writer_counter_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y62   sigma/M_writer_counter_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y63   sigma/M_writer_counter_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y62   sigma/M_writer_counter_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y62   sigma/M_writer_counter_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y47    sigma/rf/M_r_q_reg[153]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y44   sigma/rf/M_r_q_reg[157]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y29    cnt/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y31    cnt/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y31    cnt/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y47    sigma/rf/M_r_q_reg[153]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y54    sigma/rf/M_r_q_reg[154]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y44   sigma/rf/M_r_q_reg[157]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y60   sigma/rf/M_r_q_reg[159]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y59   sigma/rf/M_r_q_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y60   sigma/rf/M_r_q_reg[160]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y53    sigma/rf/M_r_q_reg[166]/C



