

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ccc09f1cf63a6cc8b61cc8f41f59ef817e0fb5a2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.7273MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        3 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
6883b0253dd741490afad056d9fa3fcb  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_AiPq01
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Mgnc61"
Running: cat _ptx_Mgnc61 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3Ni0b2
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3Ni0b2 --output-file  /dev/null 2> _ptx_Mgnc61info"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Mgnc61 _ptx2_3Ni0b2 _ptx_Mgnc61info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 690219
gpu_sim_insn = 103760320
gpu_ipc =     150.3296
gpu_tot_sim_cycle = 912369
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     113.7263
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 23720
gpu_stall_icnt2sh    = 187290
partiton_reqs_in_parallel = 15161098
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9656
partiton_level_parallism_total  =      16.6173
partiton_reqs_in_parallel_util = 15161098
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 689885
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9763
partiton_level_parallism_util_total  =      21.9763
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      15.5501 GB/Sec
L2_BW_total  =      11.7638 GB/Sec
gpu_total_sim_rate=51366

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8681
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8681
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2927, 3771, 3772, 3767, 3775, 3767, 3772, 3023, 2761, 3457, 3464, 3456, 3464, 3314, 3318, 2691, 2514, 3146, 3150, 3143, 3150, 2999, 3008, 2440, 2260, 2829, 2837, 2830, 2834, 2830, 2833, 2267, 2013, 2516, 2519, 2510, 2520, 2508, 2519, 2013, 2013, 2515, 2518, 2511, 2516, 2514, 2515, 2013, 2263, 2827, 2834, 2829, 2832, 2827, 2833, 2270, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 111601
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 74905
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 31810
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149376	W0_Idle:18217711	W0_Scoreboard:17103252	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 549 
maxdqlatency = 0 
maxmflatency = 236853 
averagemflatency = 10941 
max_icnt2mem_latency = 236268 
max_icnt2sh_latency = 912368 
mrq_lat_table:20120 	1564 	1546 	3444 	3456 	3745 	2675 	4455 	4098 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40930 	38033 	1253 	74 	2243 	3316 	2669 	17185 	4881 	126 	2162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27177 	4206 	677 	342 	45694 	2334 	146 	10 	261 	2271 	3414 	2476 	17804 	4136 	126 	2162 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22255 	42707 	19845 	928 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	13780 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	66 	2 	7 	12 	9 	18 	19 	5 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        60        68        70        67        69        64        67        68        70        44        43        68        70        55        53 
dram[1]:        60        62        68        70        67        70        65        66        68        69        42        45        68        70        55        53 
dram[2]:        57        62        68        70        68        70        64        70        67        69        42        43        68        70        55        53 
dram[3]:        60        59        68        70        67        70        64        67        68        70        43        44        68        70        55        53 
dram[4]:        60        62        68        70        68        70        65        68        68        69        42        44        68        70        55        57 
dram[5]:        62        66        68        70        67        70        64        69        67        69        43        43        68        70        60        57 
dram[6]:        64        64        68        70        66        70        66        68        68        69        42        45        68        70        59        58 
dram[7]:        64        66        68        70        68        70        65        68        68        69        42        43        68        70        59        57 
dram[8]:        63        65        68        70        68        69        64        67        67        70        44        43        68        70        55        53 
dram[9]:        64        65        68        70        67        70        65        66        68        69        46        50        68        70        55        53 
dram[10]:        63        66        68        70        68        70        65        70        68        69        46        47        68        70        55        53 
maximum service time to same row:
dram[0]:    258883    258964    259956    260085    240778    240711    305389    305350    255220    255116    384041    385143    384643    384506    381417    380952 
dram[1]:    258909    258875    260105    260105    240774    240774    241557    241576    255150    255269    384158    385116    384521    384523    388381    388277 
dram[2]:    258867    258986    260545    260620    240729    240783    305384    305396    255359    255152    383995    385055    384441    384564    388669    388685 
dram[3]:    258912    259011    260615    260615    240778    240582    241712    241659    255169    255035    383971    385238    384487    384590    388680    388303 
dram[4]:    258871    258957    260681    260720    240591    240577    241757    241742    255351    255198    384150    385119    384366    384465    388686    388681 
dram[5]:    258983    259153    260744    260755    240563    240586    305435    305402    255115    255143    383995    385055    384342    384409    388685    388685 
dram[6]:    259057    258986    260757    260768    240561    240605    241636    241761    254963    254975    383962    385239    384430    384471    388658    388219 
dram[7]:    258959    259035    259994    260136    240658    240620    305442    305445    255252    255315    384118    385206    384364    384252    388689    388680 
dram[8]:    258970    259042    259954    260085    240803    240719    305422    305393    255203    255307    384037    385136    384653    384505    381409    381349 
dram[9]:    259010    258874    260105    260109    240774    240774    241624    241595    255148    255266    384142    385313    384510    384468    388718    388276 
dram[10]:    258867    258985    259994    260129    240730    240784    305433    305440    255297    255154    384118    385188    384549    384499    388736    388763 
average row accesses per activate:
dram[0]: 14.111111 13.300000 19.357143 19.571428 13.400000 15.166667 14.444445 12.650000 17.769230 18.153847 16.285715 16.357143 18.500000 18.714285 10.192307  9.642858 
dram[1]: 15.875000 15.764706 19.285715 19.642857 13.400000 13.550000 13.050000 14.333333 17.846153 17.923077 16.357143 16.571428 21.416666 22.250000  8.633333  9.785714 
dram[2]: 14.166667 14.000000 19.357143 19.714285 12.227273 13.400000 12.800000 13.200000 17.692308 17.846153 16.357143 16.500000 16.062500 16.375000  9.357142  9.750000 
dram[3]: 15.117647 15.705882 19.428572 19.857143 13.400000 17.312500 13.050000 12.750000 17.384615 17.846153 16.642857 15.333333 23.272728 20.307692  8.093750  8.406250 
dram[4]: 15.117647 17.666666 19.285715 19.642857 13.550000 15.055555 13.684211 13.631579 17.615385 20.636364 15.333333 16.428572 23.363636 24.000000  8.322580  9.379311 
dram[5]: 15.937500 15.529411 19.357143 19.642857 13.400000 15.111111 12.950000 12.900000 17.692308 17.923077 16.357143 16.428572 19.692308 20.153847  9.925926 10.185185 
dram[6]: 17.066668 17.866667 19.357143 19.642857 14.888889 15.222222 12.950000 12.850000 17.230770 17.692308 16.357143 15.533334 28.888889 24.636364  7.969697  7.714286 
dram[7]: 16.062500 14.833333 19.285715 19.857143 13.650000 16.937500 12.900000 13.050000 17.615385 17.461538 15.066667 15.066667 20.230770 20.615385  8.290322  8.870968 
dram[8]: 15.117647 14.833333 19.500000 19.714285 13.450000 15.000000 11.590909 10.416667 17.307692 21.272728 16.357143 16.357143 18.500000 18.857143  9.137931  9.925926 
dram[9]: 16.000000 16.750000 19.428572 19.571428 13.450000 13.550000 12.800000 11.636364 17.461538 17.692308 16.357143 16.714285 21.500000 22.500000  8.322580  9.413794 
dram[10]: 15.176471 14.722222 19.357143 19.714285 12.227273 14.833333 12.850000 14.500000 17.923077 17.692308 16.214285 16.714285 18.571428 16.375000  9.357142 10.461538 
average row locality = 45121/3068 = 14.706975
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[1]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[2]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[3]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[4]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       145       145 
dram[5]:       144       144       144       144       144       144       143       143       128       128       128       128       143       143       145       145 
dram[6]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[7]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[8]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[9]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[10]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2238/2234 = 1.00
number of total write accesses:
dram[0]:       109       122       127       130       124       129       117       110       103       108       100       101       117       120       121       126 
dram[1]:       110       124       126       131       124       127       118       115       104       105       101       104       115       125       115       130 
dram[2]:       111       122       127       132       125       124       113       121       102       104       101       103       115       120       118       129 
dram[3]:       113       123       128       134       124       133       118       112        98       104       105       102       114       122       115       125 
dram[4]:       113       121       126       131       127       127       117       116       101        99       102       102       115       122       113       127 
dram[5]:       111       120       127       131       124       128       116       115       102       105       101       102       113       119       123       130 
dram[6]:       112       124       127       131       124       130       117       115        96       102       101       105       117       128       118       125 
dram[7]:       113       123       126       134       129       127       116       119       101        99        98        98       120       125       112       130 
dram[8]:       113       123       129       132       125       126       113       108        97       106       101       101       116       121       120       123 
dram[9]:       112       124       128       130       125       127       114       114        99       102       101       106       115       127       113       128 
dram[10]:       114       121       127       132       125       123       115       119       105       102        99       106       117       119       117       128 
total reads: 20531
bank skew: 134/96 = 1.40
chip skew: 1874/1854 = 1.01
average mf latency per bank:
dram[0]:      27640     26601     39515     40507     69448     70056     25570     25180     13841     13441     14610     14652     12148     12120     12116     11807
dram[1]:      27283     26430     40035     40501     70256     70946     24367     22967     13403     13460     14113     14053     12082     12203     12137     11601
dram[2]:      27091     26213     40234     40549     68950     71473     26522     22994     14098     13976     14468     14447     12154     12128     12444     12075
dram[3]:      25747     25235     41064     42499     70420     70343     24253     23706     14155     13771     14438     14829     12216     12180     12297     11856
dram[4]:      26656     26371     41600     41948     70172     71635     23728     19197     13881     14188     14046     13793     12124     12318     12099     11825
dram[5]:      26730     26155     41959     41726     70560     72054     21668     19746     14652     14356     14145     14132     12328     12276     12139     11799
dram[6]:      26395     26099     41385     43342     71349     71347     20606     19195     14771     14402     14201     14095     12048     11935     12224     12085
dram[7]:      25738     25064     42516     42557     69021     71220     21610     19792     14721     15068     14044     14288     11838     12009     12536     12061
dram[8]:      26346     25706     42220     42317     69714     71349     22734     21074     14962     13920     14209     14153     12057     11984     12664     12553
dram[9]:      27194     27015     42351     44382     69843     70848     21883     20431     14182     14117     14224     14095     11661     11620     12905     12330
dram[10]:      27457     27235     43357     43671     68633     71092     22693     20503     13944     14377     14124     13905     11992     12246     12782     12463
maximum mf latency per bank:
dram[0]:     123792    123774    236534    236547    236561    236633    235949    235842     33185     33182     32412     32241     29458     29436     33475     33484
dram[1]:     123756    123793    236727    236795    236822    236795    235966    235862     33181     33148     32236     32435     29431     29451     33464     33478
dram[2]:     123754    123787    236656    236667    236618    236577    235863    235901     33246     33348     32295     32323     29430     29433     33486     33495
dram[3]:     123753    123761    236575    236602    236564    236657    236006    235877     33349     33270     32278     32450     29437     29429     33490     33503
dram[4]:     123740    123776    236825    236785    236790    236714    235954    235870     33217     33154     32379     32246     29415     29420     33494     33502
dram[5]:     123748    123774    236698    236661    236615    236592    235897    235899     33271     33359     32337     32223     29413     29416     33481     33509
dram[6]:     123758    123768    236567    236597    236853    236852    236000    235872     33347     33276     32202     32399     29422     29423     33479     33494
dram[7]:     123742    123781    236763    236777    236676    236674    235813    235940     33218     33222     32256     32277     29429     29410     33488     33481
dram[8]:     123760    123789    236604    236620    236615    236595    235928    235902     33257     33262     32378     32231     29417     29432     33469     33481
dram[9]:     123786    123805    236563    236681    236845    236806    236032    235870     33207     33215     32215     32307     29427     29429     33470     33464
dram[10]:     123760    123802    236621    236771    236762    236638    235854    235906     33186     33173     32276     32262     29439     29446     33476     33487
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1281634 n_nop=1268342 n_act=279 n_pre=263 n_req=4099 n_rd=8940 n_write=3810 bw_util=0.0199
n_activity=44372 dram_eff=0.5747
bk0: 580a 1277798i bk1: 576a 1277164i bk2: 576a 1276893i bk3: 576a 1276443i bk4: 576a 1276520i bk5: 576a 1276432i bk6: 572a 1277542i bk7: 572a 1277225i bk8: 512a 1277704i bk9: 512a 1277397i bk10: 512a 1278067i bk11: 512a 1277778i bk12: 568a 1277831i bk13: 568a 1277392i bk14: 576a 1277271i bk15: 576a 1276795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1281634 n_nop=1268345 n_act=275 n_pre=259 n_req=4108 n_rd=8936 n_write=3819 bw_util=0.0199
n_activity=44007 dram_eff=0.5797
bk0: 576a 1277818i bk1: 576a 1277358i bk2: 576a 1277024i bk3: 576a 1276607i bk4: 576a 1276879i bk5: 576a 1276350i bk6: 572a 1277495i bk7: 572a 1277532i bk8: 512a 1277811i bk9: 512a 1277321i bk10: 512a 1278113i bk11: 512a 1277683i bk12: 568a 1277970i bk13: 568a 1277284i bk14: 576a 1276987i bk15: 576a 1276810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.367269
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1281634 n_nop=1268330 n_act=289 n_pre=273 n_req=4101 n_rd=8936 n_write=3806 bw_util=0.01988
n_activity=44003 dram_eff=0.5791
bk0: 576a 1277689i bk1: 576a 1277455i bk2: 576a 1277110i bk3: 576a 1276627i bk4: 576a 1276814i bk5: 576a 1276422i bk6: 572a 1277294i bk7: 572a 1277040i bk8: 512a 1277703i bk9: 512a 1277443i bk10: 512a 1277756i bk11: 512a 1277732i bk12: 568a 1277652i bk13: 568a 1277297i bk14: 576a 1277077i bk15: 576a 1276734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1281634 n_nop=1268332 n_act=281 n_pre=265 n_req=4104 n_rd=8936 n_write=3820 bw_util=0.01991
n_activity=43686 dram_eff=0.584
bk0: 576a 1277597i bk1: 576a 1277205i bk2: 576a 1276809i bk3: 576a 1276457i bk4: 576a 1276723i bk5: 576a 1276297i bk6: 572a 1277425i bk7: 572a 1277304i bk8: 512a 1277819i bk9: 512a 1277586i bk10: 512a 1277882i bk11: 512a 1277722i bk12: 568a 1277903i bk13: 568a 1277103i bk14: 576a 1277232i bk15: 576a 1276589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363806
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1281634 n_nop=1268368 n_act=271 n_pre=255 n_req=4095 n_rd=8944 n_write=3796 bw_util=0.01988
n_activity=43915 dram_eff=0.5802
bk0: 576a 1277638i bk1: 576a 1277402i bk2: 576a 1277147i bk3: 576a 1276675i bk4: 576a 1276712i bk5: 576a 1276495i bk6: 572a 1277335i bk7: 572a 1277425i bk8: 512a 1277808i bk9: 512a 1277598i bk10: 512a 1277955i bk11: 512a 1278027i bk12: 568a 1277687i bk13: 568a 1277272i bk14: 580a 1277195i bk15: 580a 1276811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1281634 n_nop=1268348 n_act=273 n_pre=257 n_req=4105 n_rd=8952 n_write=3804 bw_util=0.01991
n_activity=44316 dram_eff=0.5757
bk0: 576a 1277854i bk1: 576a 1277378i bk2: 576a 1276920i bk3: 576a 1276531i bk4: 576a 1276716i bk5: 576a 1276356i bk6: 572a 1277398i bk7: 572a 1277181i bk8: 512a 1277791i bk9: 512a 1277515i bk10: 512a 1278151i bk11: 512a 1277819i bk12: 572a 1277643i bk13: 572a 1277343i bk14: 580a 1277355i bk15: 580a 1276894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353134
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1281634 n_nop=1268339 n_act=277 n_pre=261 n_req=4108 n_rd=8944 n_write=3813 bw_util=0.01991
n_activity=43767 dram_eff=0.583
bk0: 576a 1277706i bk1: 576a 1277190i bk2: 576a 1277090i bk3: 576a 1276642i bk4: 576a 1276777i bk5: 576a 1276360i bk6: 568a 1277552i bk7: 568a 1277332i bk8: 512a 1277906i bk9: 512a 1277540i bk10: 512a 1278037i bk11: 512a 1277732i bk12: 572a 1277763i bk13: 572a 1277057i bk14: 580a 1276982i bk15: 580a 1276620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356359
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1281634 n_nop=1268315 n_act=282 n_pre=266 n_req=4106 n_rd=8944 n_write=3827 bw_util=0.01993
n_activity=43991 dram_eff=0.5806
bk0: 576a 1277808i bk1: 576a 1277272i bk2: 576a 1277051i bk3: 576a 1276688i bk4: 576a 1276811i bk5: 576a 1276479i bk6: 568a 1277220i bk7: 568a 1277150i bk8: 512a 1277671i bk9: 512a 1277528i bk10: 512a 1278096i bk11: 512a 1278018i bk12: 572a 1277373i bk13: 572a 1277136i bk14: 580a 1277065i bk15: 580a 1276667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366159
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1281634 n_nop=1268350 n_act=283 n_pre=267 n_req=4090 n_rd=8944 n_write=3790 bw_util=0.01987
n_activity=43702 dram_eff=0.5828
bk0: 576a 1277696i bk1: 576a 1277142i bk2: 576a 1276829i bk3: 576a 1276559i bk4: 576a 1276595i bk5: 576a 1276495i bk6: 568a 1277209i bk7: 568a 1277026i bk8: 512a 1277863i bk9: 512a 1277495i bk10: 512a 1277823i bk11: 512a 1277765i bk12: 572a 1277530i bk13: 572a 1277085i bk14: 580a 1277110i bk15: 580a 1276827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356045
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1281634 n_nop=1268336 n_act=280 n_pre=264 n_req=4101 n_rd=8944 n_write=3810 bw_util=0.0199
n_activity=43695 dram_eff=0.5838
bk0: 576a 1277677i bk1: 576a 1277187i bk2: 576a 1277012i bk3: 576a 1276521i bk4: 576a 1276654i bk5: 576a 1276430i bk6: 568a 1277333i bk7: 568a 1277276i bk8: 512a 1277834i bk9: 512a 1277328i bk10: 512a 1278006i bk11: 512a 1277665i bk12: 572a 1277671i bk13: 572a 1277268i bk14: 580a 1276933i bk15: 580a 1276819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364292
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1281634 n_nop=1268334 n_act=279 n_pre=263 n_req=4104 n_rd=8940 n_write=3818 bw_util=0.01991
n_activity=43968 dram_eff=0.5803
bk0: 576a 1277808i bk1: 576a 1277294i bk2: 576a 1276937i bk3: 576a 1276556i bk4: 576a 1276733i bk5: 576a 1276639i bk6: 568a 1277245i bk7: 568a 1277222i bk8: 512a 1277493i bk9: 512a 1277502i bk10: 512a 1277921i bk11: 512a 1277700i bk12: 572a 1277551i bk13: 572a 1277122i bk14: 580a 1277085i bk15: 576a 1276927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.367196

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5100, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2518, Reservation_fails = 0
L2_cache_bank[1]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2511, Reservation_fails = 0
L2_cache_bank[2]: Access = 5037, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2419, Reservation_fails = 0
L2_cache_bank[3]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2481, Reservation_fails = 0
L2_cache_bank[4]: Access = 5047, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2463, Reservation_fails = 0
L2_cache_bank[5]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2518, Reservation_fails = 0
L2_cache_bank[6]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2469, Reservation_fails = 0
L2_cache_bank[7]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2484, Reservation_fails = 0
L2_cache_bank[9]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2530, Reservation_fails = 0
L2_cache_bank[10]: Access = 5077, Miss = 1119, Miss_rate = 0.220, Pending_hits = 2474, Reservation_fails = 0
L2_cache_bank[11]: Access = 5243, Miss = 1119, Miss_rate = 0.213, Pending_hits = 2543, Reservation_fails = 0
L2_cache_bank[12]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2455, Reservation_fails = 1
L2_cache_bank[13]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2558, Reservation_fails = 0
L2_cache_bank[14]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2505, Reservation_fails = 0
L2_cache_bank[15]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2576, Reservation_fails = 0
L2_cache_bank[16]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2489, Reservation_fails = 0
L2_cache_bank[17]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2568, Reservation_fails = 0
L2_cache_bank[18]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2447, Reservation_fails = 0
L2_cache_bank[19]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2502, Reservation_fails = 0
L2_cache_bank[20]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2481, Reservation_fails = 1
L2_cache_bank[21]: Access = 5217, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2520, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 55062
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6605
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 343
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.2555
	minimum = 6
	maximum = 632
Network latency average = 13.5905
	minimum = 6
	maximum = 616
Slowest packet = 48594
Flit latency average = 12.849
	minimum = 6
	maximum = 610
Slowest flit = 107054
Fragmentation average = 0.00264492
	minimum = 0
	maximum = 599
Injected packet rate average = 0.00328117
	minimum = 0.00271146 (at node 9)
	maximum = 0.00379808 (at node 39)
Accepted packet rate average = 0.00328117
	minimum = 0.00271146 (at node 9)
	maximum = 0.00379808 (at node 39)
Injected flit rate average = 0.00701378
	minimum = 0.00410522 (at node 9)
	maximum = 0.0106068 (at node 43)
Accepted flit rate average= 0.00701378
	minimum = 0.00547146 (at node 34)
	maximum = 0.00881388 (at node 3)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.2555 (1 samples)
	minimum = 6 (1 samples)
	maximum = 632 (1 samples)
Network latency average = 13.5905 (1 samples)
	minimum = 6 (1 samples)
	maximum = 616 (1 samples)
Flit latency average = 12.849 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Fragmentation average = 0.00264492 (1 samples)
	minimum = 0 (1 samples)
	maximum = 599 (1 samples)
Injected packet rate average = 0.00328117 (1 samples)
	minimum = 0.00271146 (1 samples)
	maximum = 0.00379808 (1 samples)
Accepted packet rate average = 0.00328117 (1 samples)
	minimum = 0.00271146 (1 samples)
	maximum = 0.00379808 (1 samples)
Injected flit rate average = 0.00701378 (1 samples)
	minimum = 0.00410522 (1 samples)
	maximum = 0.0106068 (1 samples)
Accepted flit rate average = 0.00701378 (1 samples)
	minimum = 0.00547146 (1 samples)
	maximum = 0.00881388 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 40 sec (2020 sec)
gpgpu_simulation_rate = 51366 (inst/sec)
gpgpu_simulation_rate = 451 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4124 Tlb_hit: 1360 Tlb_miss: 2764 Tlb_hit_rate: 0.329777
Shader1: Tlb_access: 4116 Tlb_hit: 1160 Tlb_miss: 2956 Tlb_hit_rate: 0.281827
Shader2: Tlb_access: 4336 Tlb_hit: 1300 Tlb_miss: 3036 Tlb_hit_rate: 0.299816
Shader3: Tlb_access: 4400 Tlb_hit: 1618 Tlb_miss: 2782 Tlb_hit_rate: 0.367727
Shader4: Tlb_access: 4180 Tlb_hit: 1140 Tlb_miss: 3040 Tlb_hit_rate: 0.272727
Shader5: Tlb_access: 4132 Tlb_hit: 1262 Tlb_miss: 2870 Tlb_hit_rate: 0.305421
Shader6: Tlb_access: 4004 Tlb_hit: 1162 Tlb_miss: 2842 Tlb_hit_rate: 0.290210
Shader7: Tlb_access: 3928 Tlb_hit: 1130 Tlb_miss: 2798 Tlb_hit_rate: 0.287678
Shader8: Tlb_access: 4040 Tlb_hit: 1158 Tlb_miss: 2882 Tlb_hit_rate: 0.286634
Shader9: Tlb_access: 3728 Tlb_hit: 1044 Tlb_miss: 2684 Tlb_hit_rate: 0.280043
Shader10: Tlb_access: 3932 Tlb_hit: 944 Tlb_miss: 2988 Tlb_hit_rate: 0.240081
Shader11: Tlb_access: 3928 Tlb_hit: 1146 Tlb_miss: 2782 Tlb_hit_rate: 0.291752
Shader12: Tlb_access: 4024 Tlb_hit: 1056 Tlb_miss: 2968 Tlb_hit_rate: 0.262425
Shader13: Tlb_access: 3964 Tlb_hit: 1138 Tlb_miss: 2826 Tlb_hit_rate: 0.287084
Shader14: Tlb_access: 4060 Tlb_hit: 1144 Tlb_miss: 2916 Tlb_hit_rate: 0.281773
Shader15: Tlb_access: 4200 Tlb_hit: 1276 Tlb_miss: 2924 Tlb_hit_rate: 0.303810
Shader16: Tlb_access: 4040 Tlb_hit: 1298 Tlb_miss: 2742 Tlb_hit_rate: 0.321287
Shader17: Tlb_access: 3776 Tlb_hit: 962 Tlb_miss: 2814 Tlb_hit_rate: 0.254767
Shader18: Tlb_access: 3960 Tlb_hit: 1046 Tlb_miss: 2914 Tlb_hit_rate: 0.264141
Shader19: Tlb_access: 4080 Tlb_hit: 1228 Tlb_miss: 2852 Tlb_hit_rate: 0.300980
Shader20: Tlb_access: 3992 Tlb_hit: 1146 Tlb_miss: 2846 Tlb_hit_rate: 0.287074
Shader21: Tlb_access: 3884 Tlb_hit: 960 Tlb_miss: 2924 Tlb_hit_rate: 0.247168
Shader22: Tlb_access: 3968 Tlb_hit: 1066 Tlb_miss: 2902 Tlb_hit_rate: 0.268649
Shader23: Tlb_access: 3832 Tlb_hit: 1198 Tlb_miss: 2634 Tlb_hit_rate: 0.312630
Shader24: Tlb_access: 4096 Tlb_hit: 1288 Tlb_miss: 2808 Tlb_hit_rate: 0.314453
Shader25: Tlb_access: 3968 Tlb_hit: 1132 Tlb_miss: 2836 Tlb_hit_rate: 0.285282
Shader26: Tlb_access: 4016 Tlb_hit: 1028 Tlb_miss: 2988 Tlb_hit_rate: 0.255976
Shader27: Tlb_access: 4108 Tlb_hit: 1208 Tlb_miss: 2900 Tlb_hit_rate: 0.294060
Tlb_tot_access: 112816 Tlb_tot_hit: 32598, Tlb_tot_miss: 80218, Tlb_tot_hit_rate: 0.288948
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 728 Tlb_invalidate: 291 Tlb_evict: 0 Tlb_page_evict: 291
Shader1: Tlb_validate: 712 Tlb_invalidate: 279 Tlb_evict: 0 Tlb_page_evict: 279
Shader2: Tlb_validate: 756 Tlb_invalidate: 304 Tlb_evict: 0 Tlb_page_evict: 304
Shader3: Tlb_validate: 714 Tlb_invalidate: 281 Tlb_evict: 0 Tlb_page_evict: 281
Shader4: Tlb_validate: 740 Tlb_invalidate: 294 Tlb_evict: 0 Tlb_page_evict: 294
Shader5: Tlb_validate: 700 Tlb_invalidate: 274 Tlb_evict: 0 Tlb_page_evict: 274
Shader6: Tlb_validate: 673 Tlb_invalidate: 261 Tlb_evict: 0 Tlb_page_evict: 261
Shader7: Tlb_validate: 729 Tlb_invalidate: 289 Tlb_evict: 0 Tlb_page_evict: 289
Shader8: Tlb_validate: 743 Tlb_invalidate: 296 Tlb_evict: 0 Tlb_page_evict: 296
Shader9: Tlb_validate: 655 Tlb_invalidate: 255 Tlb_evict: 0 Tlb_page_evict: 255
Shader10: Tlb_validate: 740 Tlb_invalidate: 292 Tlb_evict: 0 Tlb_page_evict: 292
Shader11: Tlb_validate: 726 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader12: Tlb_validate: 756 Tlb_invalidate: 304 Tlb_evict: 0 Tlb_page_evict: 304
Shader13: Tlb_validate: 725 Tlb_invalidate: 291 Tlb_evict: 0 Tlb_page_evict: 291
Shader14: Tlb_validate: 757 Tlb_invalidate: 301 Tlb_evict: 0 Tlb_page_evict: 301
Shader15: Tlb_validate: 712 Tlb_invalidate: 277 Tlb_evict: 0 Tlb_page_evict: 277
Shader16: Tlb_validate: 757 Tlb_invalidate: 302 Tlb_evict: 0 Tlb_page_evict: 302
Shader17: Tlb_validate: 726 Tlb_invalidate: 285 Tlb_evict: 0 Tlb_page_evict: 285
Shader18: Tlb_validate: 740 Tlb_invalidate: 294 Tlb_evict: 0 Tlb_page_evict: 294
Shader19: Tlb_validate: 683 Tlb_invalidate: 270 Tlb_evict: 0 Tlb_page_evict: 270
Shader20: Tlb_validate: 754 Tlb_invalidate: 300 Tlb_evict: 0 Tlb_page_evict: 300
Shader21: Tlb_validate: 726 Tlb_invalidate: 285 Tlb_evict: 0 Tlb_page_evict: 285
Shader22: Tlb_validate: 754 Tlb_invalidate: 298 Tlb_evict: 0 Tlb_page_evict: 298
Shader23: Tlb_validate: 698 Tlb_invalidate: 274 Tlb_evict: 0 Tlb_page_evict: 274
Shader24: Tlb_validate: 701 Tlb_invalidate: 276 Tlb_evict: 0 Tlb_page_evict: 276
Shader25: Tlb_validate: 698 Tlb_invalidate: 279 Tlb_evict: 0 Tlb_page_evict: 279
Shader26: Tlb_validate: 714 Tlb_invalidate: 283 Tlb_evict: 0 Tlb_page_evict: 283
Shader27: Tlb_validate: 696 Tlb_invalidate: 273 Tlb_evict: 0 Tlb_page_evict: 273
Tlb_tot_valiate: 20213 Tlb_invalidate: 7992, Tlb_tot_evict: 0, Tlb_tot_evict page: 7992
========================================TLB statistics(thrashing)==============================
Shader0: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader1: Total 0
Shader2: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader3: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader4: Total 0
Shader5: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader6: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader7: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader8: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader9: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader10: Total 0
Shader11: Total 0
Shader12: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader13: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader14: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader15: Total 0
Shader16: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader17: Total 0
Shader18: Total 0
Shader19: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader25: Total 0
Shader26: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader27: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Tlb_tot_thrash: 41
========================================Page fault statistics==============================
Shader0: Page_table_access:2764 Page_hit: 1640 Page_miss: 1124 Page_hit_rate: 0.593343
Shader1: Page_table_access:2956 Page_hit: 1708 Page_miss: 1248 Page_hit_rate: 0.577808
Shader2: Page_table_access:3036 Page_hit: 1846 Page_miss: 1190 Page_hit_rate: 0.608037
Shader3: Page_table_access:2782 Page_hit: 1724 Page_miss: 1058 Page_hit_rate: 0.619698
Shader4: Page_table_access:3040 Page_hit: 1890 Page_miss: 1150 Page_hit_rate: 0.621711
Shader5: Page_table_access:2870 Page_hit: 1770 Page_miss: 1100 Page_hit_rate: 0.616725
Shader6: Page_table_access:2842 Page_hit: 1686 Page_miss: 1156 Page_hit_rate: 0.593244
Shader7: Page_table_access:2798 Page_hit: 1658 Page_miss: 1140 Page_hit_rate: 0.592566
Shader8: Page_table_access:2882 Page_hit: 1750 Page_miss: 1132 Page_hit_rate: 0.607217
Shader9: Page_table_access:2684 Page_hit: 1588 Page_miss: 1096 Page_hit_rate: 0.591654
Shader10: Page_table_access:2988 Page_hit: 1748 Page_miss: 1240 Page_hit_rate: 0.585007
Shader11: Page_table_access:2782 Page_hit: 1614 Page_miss: 1168 Page_hit_rate: 0.580158
Shader12: Page_table_access:2968 Page_hit: 1690 Page_miss: 1278 Page_hit_rate: 0.569407
Shader13: Page_table_access:2826 Page_hit: 1678 Page_miss: 1148 Page_hit_rate: 0.593772
Shader14: Page_table_access:2916 Page_hit: 1850 Page_miss: 1066 Page_hit_rate: 0.634431
Shader15: Page_table_access:2924 Page_hit: 1762 Page_miss: 1162 Page_hit_rate: 0.602599
Shader16: Page_table_access:2742 Page_hit: 1598 Page_miss: 1144 Page_hit_rate: 0.582786
Shader17: Page_table_access:2814 Page_hit: 1638 Page_miss: 1176 Page_hit_rate: 0.582090
Shader18: Page_table_access:2914 Page_hit: 1780 Page_miss: 1134 Page_hit_rate: 0.610844
Shader19: Page_table_access:2852 Page_hit: 1800 Page_miss: 1052 Page_hit_rate: 0.631136
Shader20: Page_table_access:2846 Page_hit: 1672 Page_miss: 1174 Page_hit_rate: 0.587491
Shader21: Page_table_access:2924 Page_hit: 1610 Page_miss: 1314 Page_hit_rate: 0.550616
Shader22: Page_table_access:2902 Page_hit: 1750 Page_miss: 1152 Page_hit_rate: 0.603032
Shader23: Page_table_access:2634 Page_hit: 1414 Page_miss: 1220 Page_hit_rate: 0.536826
Shader24: Page_table_access:2808 Page_hit: 1632 Page_miss: 1176 Page_hit_rate: 0.581197
Shader25: Page_table_access:2836 Page_hit: 1614 Page_miss: 1222 Page_hit_rate: 0.569111
Shader26: Page_table_access:2988 Page_hit: 1726 Page_miss: 1262 Page_hit_rate: 0.577644
Shader27: Page_table_access:2900 Page_hit: 1722 Page_miss: 1178 Page_hit_rate: 0.593793
Page_table_tot_access: 80218 Page_tot_hit: 47558, Page_tot_miss 32660, Page_tot_hit_rate: 0.592859 Page_tot_fault: 43 Page_tot_pending: 32617
Total_memory_access_page_fault: 43, Average_latency: 689360.687500
========================================Page thrashing statistics==============================
Page_validate: 796 Page_evict_dirty: 18 Page_evict_not_dirty: 79
Page: 525139 Thrashed: 1
Page: 525142 Thrashed: 1
Page: 525147 Thrashed: 1
Page: 525148 Thrashed: 1
Page: 525151 Thrashed: 1
Page: 525165 Thrashed: 1
Page: 525176 Thrashed: 1
Page: 525196 Thrashed: 1
Page: 525200 Thrashed: 1
Page: 525204 Thrashed: 1
Page: 525205 Thrashed: 1
Page: 525207 Thrashed: 1
Page: 525208 Thrashed: 1
Page: 525211 Thrashed: 1
Page: 525214 Thrashed: 1
Page: 525217 Thrashed: 1
Page: 525236 Thrashed: 1
Page: 525494 Thrashed: 1
Page: 525655 Thrashed: 1
Page: 525676 Thrashed: 1
Page: 525705 Thrashed: 1
Page: 525719 Thrashed: 1
Page: 525727 Thrashed: 1
Page: 525742 Thrashed: 1
Page: 525744 Thrashed: 1
Page: 525745 Thrashed: 1
Page: 525746 Thrashed: 1
Page: 525750 Thrashed: 1
Page_tot_thrash: 28
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.876888
[0-25]: 0.195121, [26-50]: 0.029129, [51-75]: 0.015068, [76-100]: 0.760683
Pcie_write_utilization: 0.203146
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:   912369 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(466.049286)
F:   223850----T:   230715 	 St: 802bb000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: 802c7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: 802cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: 802cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: 804bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: 804cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: 803bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   279865 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   279865----T:   288105 	 St: 803cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   288504----T:   291304 	 St: 802db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   291304----T:   306530 	 St: 802dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   306530----T:   309135 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309135----T:   324830 	 St: 804dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   330457----T:   333062 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333062----T:   348757 	 St: 803dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349561----T:   352361 	 St: 802fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   352361----T:   382614 	 St: 802fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   382614----T:   385219 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385219----T:   415942 	 St: 804fc000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   421153----T:   423953 	 St: 803fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   423953----T:   454206 	 St: 803fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   462824----T:   465624 	 St: 8033b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   465624----T:   525989 	 St: 8033d000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   525989----T:   528594 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528594----T:   589430 	 St: 8053c000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   595069----T:   598881 	 St: 8043b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   595069----T:   597674 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   597674----T:   600279 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   600279----T:   602884 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   602884----T:   605489 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   605489----T:   608094 	 St: 8056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   608094----T:   610699 	 St: 80597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   610699----T:   613304 	 St: 805b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   613304----T:   615909 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   615909----T:   618514 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   618514----T:   621119 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   621119----T:   623724 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   623724----T:   626329 	 St: 80549000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   626329----T:   628934 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   628934----T:   631539 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   631539----T:   634144 	 St: 80589000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   634144----T:   636749 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   636749----T:   639354 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   639354----T:   641959 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   641959----T:   644564 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   644564----T:   647169 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   647169----T:   649774 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   649774----T:   652379 	 St: 80547000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   652379----T:   654984 	 St: 80557000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   654984----T:   657589 	 St: 80543000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   657589----T:   660194 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   660194----T:   662799 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   662799----T:   665404 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   665404----T:   668009 	 St: 805b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   668009----T:   670614 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   670614----T:   673219 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   673219----T:   675824 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   675824----T:   678429 	 St: 8053f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   678429----T:   681034 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   681034----T:   683639 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   683639----T:   686244 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   686244----T:   688849 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   688849----T:   691454 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   691454----T:   694059 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   694059----T:   696664 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   696664----T:   699269 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   699269----T:   701874 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   701874----T:   704479 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   704479----T:   707084 	 St: 805b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   707084----T:   709689 	 St: 805b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   709689----T:   712294 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   712294----T:   714899 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   714899----T:   717504 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   717504----T:   720109 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   720109----T:   722714 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   722714----T:   725319 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   725319----T:   727924 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   727924----T:   730529 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   730529----T:   733134 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   733134----T:   735739 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   735739----T:   738344 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   738344----T:   740949 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   740949----T:   743554 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   743554----T:   746159 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   746159----T:   748764 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   748764----T:   751369 	 St: 805ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   751369----T:   753974 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   753974----T:   756579 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   756579----T:   759184 	 St: 8052a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   759184----T:   761789 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   761789----T:   764394 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   764394----T:   766999 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   766999----T:   769604 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   769604----T:   772209 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   772210----T:   831163 	 St: 80440000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:   772210----T:   774815 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   831460----T:   834065 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   831460----T:   834065 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   834065----T:   836670 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   834065----T:   836670 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   836670----T:   839275 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   836670----T:   839275 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   839275----T:   841880 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   839275----T:   841880 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   841881----T:   844486 	 St: 80557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   841881----T:   844486 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   845058----T:   847663 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   845058----T:   847663 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   847663----T:   850268 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   847663----T:   850268 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   850269----T:   852874 	 St: 8056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   850269----T:   852874 	 St: 8059f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   853475----T:   856080 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   853475----T:   856080 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   858823----T:   861428 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   858823----T:   861428 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   861429----T:   864034 	 St: 80589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   861429----T:   864034 	 St: 80528000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   864438----T:   867043 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   864438----T:   867043 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   867043----T:   869648 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   867043----T:   869648 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   869648----T:   872253 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   869648----T:   872253 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   872253----T:   874858 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   872253----T:   874858 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   874858----T:   877463 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   874858----T:   877463 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   877463----T:   880068 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   877463----T:   880068 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   880068----T:   882673 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   880068----T:   882673 	 St: 8054e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   882673----T:   885278 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   882673----T:   885278 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   885278----T:   887883 	 St: 8059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   885278----T:   887883 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   887884----T:   890489 	 St: 80597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887884----T:   890489 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   891531----T:   894136 	 St: 805ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   891531----T:   894136 	 St: 80537000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   894136----T:   896741 	 St: 805b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   894136----T:   896741 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   896741----T:   899346 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896741----T:   899346 	 St: 80593000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   899346----T:   901951 	 St: 805b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   899346----T:   901951 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   901951----T:   904556 	 St: 805b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   901951----T:   904556 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   904557----T:   907162 	 St: 805b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   904557----T:   907162 	 St: 805a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   909458----T:   912063 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909458----T:   912063 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   912369----T:   914974 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   912369----T:   920609 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   923214----T:   925819 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   923214----T:   931454 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   934059----T:   936664 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   934059----T:   949754 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   952359----T:   954964 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   952359----T:   983082 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   985687----T:   988292 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   985687----T:  1038052 	 St: 0 Sz: 446464 	 Sm: 0 	 T: device_sync(35.357868)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 690219(cycle), 466.049286(us)
Tot_kernel_exec_time_and_fault_time: 3555954(cycle), 2401.049316(us)
Tot_memcpy_h2d_time: 480626(cycle), 324.528015(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 480626(cycle), 324.528015(us)
Tot_devicesync_time: 128288(cycle), 86.622551(us)
Tot_writeback_time: 252685(cycle), 170.617828(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 380973(cycle), 257.240387(us)
GPGPU-Sim: *** exit detected ***
