###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        85608   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        69306   # Number of read row buffer hits
num_read_cmds                  =        85608   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16320   # Number of ACT commands
num_pre_cmds                   =        16301   # Number of PRE commands
num_ondemand_pres              =         3505   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6571280   # Cyles of rank active rank.0
rank_active_cycles.1           =      6003171   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3428720   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3996829   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        77014   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          281   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           57   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           29   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           13   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           12   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8154   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        45711   # Read request latency (cycles)
read_latency[40-59]            =        19633   # Read request latency (cycles)
read_latency[60-79]            =         7115   # Read request latency (cycles)
read_latency[80-99]            =         1951   # Read request latency (cycles)
read_latency[100-119]          =         1440   # Read request latency (cycles)
read_latency[120-139]          =         1119   # Read request latency (cycles)
read_latency[140-159]          =          677   # Read request latency (cycles)
read_latency[160-179]          =          621   # Read request latency (cycles)
read_latency[180-199]          =          616   # Read request latency (cycles)
read_latency[200-]             =         6725   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.45171e+08   # Read energy
act_energy                     =  4.46515e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.64579e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.91848e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.10048e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.74598e+09   # Active standby energy rank.1
average_read_latency           =      77.9068   # Average read request latency (cycles)
average_interarrival           =      116.802   # Average request interarrival latency (cycles)
total_energy                   =  1.25052e+10   # Total energy (pJ)
average_power                  =      1250.52   # Average power (mW)
average_bandwidth              =     0.730522   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        82416   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        64191   # Number of read row buffer hits
num_read_cmds                  =        82416   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        18241   # Number of ACT commands
num_pre_cmds                   =        18226   # Number of PRE commands
num_ondemand_pres              =         5752   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6222510   # Cyles of rank active rank.0
rank_active_cycles.1           =      6236723   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3777490   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3763277   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        73801   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          282   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           91   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           38   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           34   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           16   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           15   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8113   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        44538   # Read request latency (cycles)
read_latency[40-59]            =        18506   # Read request latency (cycles)
read_latency[60-79]            =         8437   # Read request latency (cycles)
read_latency[80-99]            =         2002   # Read request latency (cycles)
read_latency[100-119]          =         1701   # Read request latency (cycles)
read_latency[120-139]          =         1100   # Read request latency (cycles)
read_latency[140-159]          =          601   # Read request latency (cycles)
read_latency[160-179]          =          539   # Read request latency (cycles)
read_latency[180-199]          =          502   # Read request latency (cycles)
read_latency[200-]             =         4490   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.32301e+08   # Read energy
act_energy                     =  4.99074e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.8132e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.80637e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.88285e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.89172e+09   # Active standby energy rank.1
average_read_latency           =      62.7436   # Average read request latency (cycles)
average_interarrival           =      121.326   # Average request interarrival latency (cycles)
total_energy                   =   1.2481e+10   # Total energy (pJ)
average_power                  =       1248.1   # Average power (mW)
average_bandwidth              =     0.703283   # Average bandwidth
