WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500261 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000408 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250554 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250554 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 12439915 heartbeat IPC: 1.344 cumulative IPC: 0.8078 (Simulation time: 00 hr 01 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 25621965 heartbeat IPC: 0.7586 cumulative IPC: 0.7743 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 38813178 heartbeat IPC: 0.7581 cumulative IPC: 0.7678 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 51657166 heartbeat IPC: 0.7786 cumulative IPC: 0.7708 (Simulation time: 00 hr 04 min 07 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 64873161 heartbeat IPC: 0.7567 cumulative IPC: 0.7676 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 78020537 heartbeat IPC: 0.7606 cumulative IPC: 0.7663 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 90984444 heartbeat IPC: 0.7714 cumulative IPC: 0.7671 (Simulation time: 00 hr 06 min 53 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 103929128 heartbeat IPC: 0.7725 cumulative IPC: 0.7678 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 117216032 heartbeat IPC: 0.7526 cumulative IPC: 0.766 (Simulation time: 00 hr 08 min 44 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 130266519 heartbeat IPC: 0.7663 cumulative IPC: 0.766 (Simulation time: 00 hr 09 min 39 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_7.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 130714652 cumulative IPC: 0.765 (Simulation time: 00 hr 10 min 07 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 130714652 cumulative IPC: 0.765 (Simulation time: 00 hr 10 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_7.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.765 instructions: 100000002 cycles: 130714652
CPU 0 Branch Prediction Accuracy: 84.33% MPKI: 28.14 Average ROB Occupancy at Mispredict: 16.73
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.632
BRANCH_INDIRECT: 15.3
BRANCH_CONDITIONAL: 9.68
BRANCH_DIRECT_CALL: 1.16
BRANCH_INDIRECT_CALL: 0.552
BRANCH_RETURN: 0.838

L1D TOTAL        ACCESS:   27296477 HIT:   24987707 MISS:    2308770
L1D LOAD         ACCESS:   16817911 HIT:   15244827 MISS:    1573084
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10202227 HIT:    9724113 MISS:     478114
L1D TRANSLATION  ACCESS:     276339 HIT:      18767 MISS:     257572
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 25.82 cycles
L1I TOTAL        ACCESS:   10559622 HIT:    6861995 MISS:    3697627
L1I LOAD         ACCESS:   10559622 HIT:    6861995 MISS:    3697627
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 13.87 cycles
L2C TOTAL        ACCESS:    4939433 HIT:    3221317 MISS:    1718116
L2C LOAD         ACCESS:    3957717 HIT:    2602736 MISS:    1354981
L2C RFO          ACCESS:     203695 HIT:     124086 MISS:      79609
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     521826 HIT:     431657 MISS:      90169
L2C TRANSLATION  ACCESS:     256195 HIT:      62838 MISS:     193357
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 41.01 cycles
LLC TOTAL        ACCESS:    1840263 HIT:    1582977 MISS:     257286
LLC LOAD         ACCESS:    1354980 HIT:    1193533 MISS:     161447
LLC RFO          ACCESS:      79609 HIT:      53533 MISS:      26076
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     212317 HIT:     185241 MISS:      27076
LLC TRANSLATION  ACCESS:     193357 HIT:     150670 MISS:      42687
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 146.4 cycles
cpu0_DTLB TOTAL        ACCESS:   21986483 HIT:   20521083 MISS:    1465400
cpu0_DTLB LOAD         ACCESS:   21986483 HIT:   20521083 MISS:    1465400
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.34 cycles
cpu0_ITLB TOTAL        ACCESS:    9364461 HIT:    8567401 MISS:     797060
cpu0_ITLB LOAD         ACCESS:    9364461 HIT:    8567401 MISS:     797060
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.585 cycles
cpu0_STLB TOTAL        ACCESS:    1537049 HIT:    1323964 MISS:     213085
cpu0_STLB LOAD         ACCESS:    1537049 HIT:    1323964 MISS:     213085
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 74.92 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      52620
  ROW_BUFFER_MISS:     177590
 AVG DBUS CONGESTED CYCLE: 3.906
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      21881
  FULL:      82248
