INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_0b9b6e1cbccbb2be'...
Applying external generics to 'addsb_11_0_0b9b6e1cbccbb2be'...
Delivering associated files for 'addsb_11_0_0b9b6e1cbccbb2be'...
Generating implementation netlist for 'addsb_11_0_0b9b6e1cbccbb2be'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_0b9b6e1cbccbb2be'...
Running synthesis for 'addsb_11_0_0b9b6e1cbccbb2be'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_0b9b6e1cbccbb2be'...
Writing VHDL behavioral simulation model for 'addsb_11_0_0b9b6e1cbccbb2be'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_0b9b6e1cbccbb2be
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_0b9b6e1cbccbb2be
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_0b9b6e1cbccbb2be'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_6791698c7be255e7'...
Applying external generics to 'addsb_11_0_6791698c7be255e7'...
Delivering associated files for 'addsb_11_0_6791698c7be255e7'...
Generating implementation netlist for 'addsb_11_0_6791698c7be255e7'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_6791698c7be255e7'...
Running synthesis for 'addsb_11_0_6791698c7be255e7'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_6791698c7be255e7'...
Writing VHDL behavioral simulation model for 'addsb_11_0_6791698c7be255e7'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_6791698c7be255e7
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_6791698c7be255e7
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_6791698c7be255e7'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_967e0ec2eea991a6'...
Applying external generics to 'addsb_11_0_967e0ec2eea991a6'...
Delivering associated files for 'addsb_11_0_967e0ec2eea991a6'...
Generating implementation netlist for 'addsb_11_0_967e0ec2eea991a6'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_967e0ec2eea991a6'...
Running synthesis for 'addsb_11_0_967e0ec2eea991a6'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_967e0ec2eea991a6'...
Writing VHDL behavioral simulation model for 'addsb_11_0_967e0ec2eea991a6'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_967e0ec2eea991a6
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_967e0ec2eea991a6
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_967e0ec2eea991a6'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_a37a2abb0bb82ab2'...
Applying external generics to 'addsb_11_0_a37a2abb0bb82ab2'...
Delivering associated files for 'addsb_11_0_a37a2abb0bb82ab2'...
Generating implementation netlist for 'addsb_11_0_a37a2abb0bb82ab2'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_a37a2abb0bb82ab2'...
Running synthesis for 'addsb_11_0_a37a2abb0bb82ab2'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_a37a2abb0bb82ab2'...
Writing VHDL behavioral simulation model for 'addsb_11_0_a37a2abb0bb82ab2'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_a37a2abb0bb82ab2
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_a37a2abb0bb82ab2
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_a37a2abb0bb82ab2'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_cdd18bba176b5e77'...
Applying external generics to 'addsb_11_0_cdd18bba176b5e77'...
Delivering associated files for 'addsb_11_0_cdd18bba176b5e77'...
Generating implementation netlist for 'addsb_11_0_cdd18bba176b5e77'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_cdd18bba176b5e77'...
Running synthesis for 'addsb_11_0_cdd18bba176b5e77'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_cdd18bba176b5e77'...
Writing VHDL behavioral simulation model for 'addsb_11_0_cdd18bba176b5e77'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_cdd18bba176b5e77
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_cdd18bba176b5e77
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_cdd18bba176b5e77'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_defe95552cb97446'...
Applying external generics to 'addsb_11_0_defe95552cb97446'...
Delivering associated files for 'addsb_11_0_defe95552cb97446'...
Generating implementation netlist for 'addsb_11_0_defe95552cb97446'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_defe95552cb97446'...
Running synthesis for 'addsb_11_0_defe95552cb97446'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_defe95552cb97446'...
Writing VHDL behavioral simulation model for 'addsb_11_0_defe95552cb97446'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_defe95552cb97446
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/addsb_11_0_defe95552cb97446
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_defe95552cb97446'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_043bb11b7d009cca'...
Applying external generics to 'bmg_72_043bb11b7d009cca'...
Delivering associated files for 'bmg_72_043bb11b7d009cca'...
Delivering EJava files for 'bmg_72_043bb11b7d009cca'...
Generating implementation netlist for 'bmg_72_043bb11b7d009cca'...
INFO:sim - Pre-processing HDL files for 'bmg_72_043bb11b7d009cca'...
Running synthesis for 'bmg_72_043bb11b7d009cca'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_043bb11b7d009cca'...
Writing VHDL behavioral simulation model for 'bmg_72_043bb11b7d009cca'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_043bb11b7d009cca'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_1853928182002eb1'...
Applying external generics to 'bmg_72_1853928182002eb1'...
Delivering associated files for 'bmg_72_1853928182002eb1'...
Delivering EJava files for 'bmg_72_1853928182002eb1'...
Generating implementation netlist for 'bmg_72_1853928182002eb1'...
INFO:sim - Pre-processing HDL files for 'bmg_72_1853928182002eb1'...
Running synthesis for 'bmg_72_1853928182002eb1'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_1853928182002eb1'...
Writing VHDL behavioral simulation model for 'bmg_72_1853928182002eb1'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_1853928182002eb1'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_22ecfdf9c708a18d'...
Applying external generics to 'bmg_72_22ecfdf9c708a18d'...
Delivering associated files for 'bmg_72_22ecfdf9c708a18d'...
Delivering EJava files for 'bmg_72_22ecfdf9c708a18d'...
Generating implementation netlist for 'bmg_72_22ecfdf9c708a18d'...
INFO:sim - Pre-processing HDL files for 'bmg_72_22ecfdf9c708a18d'...
Running synthesis for 'bmg_72_22ecfdf9c708a18d'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_22ecfdf9c708a18d'...
Writing VHDL behavioral simulation model for 'bmg_72_22ecfdf9c708a18d'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_22ecfdf9c708a18d'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_321d886e2c47e239'...
Applying external generics to 'bmg_72_321d886e2c47e239'...
Delivering associated files for 'bmg_72_321d886e2c47e239'...
Delivering EJava files for 'bmg_72_321d886e2c47e239'...
Generating implementation netlist for 'bmg_72_321d886e2c47e239'...
INFO:sim - Pre-processing HDL files for 'bmg_72_321d886e2c47e239'...
Running synthesis for 'bmg_72_321d886e2c47e239'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_321d886e2c47e239'...
Writing VHDL behavioral simulation model for 'bmg_72_321d886e2c47e239'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_321d886e2c47e239'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_35957677be9347c5'...
Applying external generics to 'bmg_72_35957677be9347c5'...
Delivering associated files for 'bmg_72_35957677be9347c5'...
Delivering EJava files for 'bmg_72_35957677be9347c5'...
Generating implementation netlist for 'bmg_72_35957677be9347c5'...
INFO:sim - Pre-processing HDL files for 'bmg_72_35957677be9347c5'...
Running synthesis for 'bmg_72_35957677be9347c5'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_35957677be9347c5'...
Writing VHDL behavioral simulation model for 'bmg_72_35957677be9347c5'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_35957677be9347c5'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_3bc6d5a32af9b138'...
Applying external generics to 'bmg_72_3bc6d5a32af9b138'...
Delivering associated files for 'bmg_72_3bc6d5a32af9b138'...
Delivering EJava files for 'bmg_72_3bc6d5a32af9b138'...
Generating implementation netlist for 'bmg_72_3bc6d5a32af9b138'...
INFO:sim - Pre-processing HDL files for 'bmg_72_3bc6d5a32af9b138'...
Running synthesis for 'bmg_72_3bc6d5a32af9b138'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_3bc6d5a32af9b138'...
Writing VHDL behavioral simulation model for 'bmg_72_3bc6d5a32af9b138'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_3bc6d5a32af9b138'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_4394a065975be75e'...
Applying external generics to 'bmg_72_4394a065975be75e'...
Delivering associated files for 'bmg_72_4394a065975be75e'...
Delivering EJava files for 'bmg_72_4394a065975be75e'...
Generating implementation netlist for 'bmg_72_4394a065975be75e'...
INFO:sim - Pre-processing HDL files for 'bmg_72_4394a065975be75e'...
Running synthesis for 'bmg_72_4394a065975be75e'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_4394a065975be75e'...
Writing VHDL behavioral simulation model for 'bmg_72_4394a065975be75e'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_4394a065975be75e'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_48d0f511ba241493'...
Applying external generics to 'bmg_72_48d0f511ba241493'...
Delivering associated files for 'bmg_72_48d0f511ba241493'...
Delivering EJava files for 'bmg_72_48d0f511ba241493'...
Generating implementation netlist for 'bmg_72_48d0f511ba241493'...
INFO:sim - Pre-processing HDL files for 'bmg_72_48d0f511ba241493'...
Running synthesis for 'bmg_72_48d0f511ba241493'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_48d0f511ba241493'...
Writing VHDL behavioral simulation model for 'bmg_72_48d0f511ba241493'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_48d0f511ba241493'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_4f929f931e999067'...
Applying external generics to 'bmg_72_4f929f931e999067'...
Delivering associated files for 'bmg_72_4f929f931e999067'...
Delivering EJava files for 'bmg_72_4f929f931e999067'...
Generating implementation netlist for 'bmg_72_4f929f931e999067'...
INFO:sim - Pre-processing HDL files for 'bmg_72_4f929f931e999067'...
Running synthesis for 'bmg_72_4f929f931e999067'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_4f929f931e999067'...
Writing VHDL behavioral simulation model for 'bmg_72_4f929f931e999067'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_4f929f931e999067'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_76e1be4e7480a75f'...
Applying external generics to 'bmg_72_76e1be4e7480a75f'...
Delivering associated files for 'bmg_72_76e1be4e7480a75f'...
Delivering EJava files for 'bmg_72_76e1be4e7480a75f'...
Generating implementation netlist for 'bmg_72_76e1be4e7480a75f'...
INFO:sim - Pre-processing HDL files for 'bmg_72_76e1be4e7480a75f'...
Running synthesis for 'bmg_72_76e1be4e7480a75f'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_76e1be4e7480a75f'...
Writing VHDL behavioral simulation model for 'bmg_72_76e1be4e7480a75f'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_76e1be4e7480a75f'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_7884e23b5c653602'...
Applying external generics to 'bmg_72_7884e23b5c653602'...
Delivering associated files for 'bmg_72_7884e23b5c653602'...
Delivering EJava files for 'bmg_72_7884e23b5c653602'...
Generating implementation netlist for 'bmg_72_7884e23b5c653602'...
INFO:sim - Pre-processing HDL files for 'bmg_72_7884e23b5c653602'...
Running synthesis for 'bmg_72_7884e23b5c653602'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_7884e23b5c653602'...
Writing VHDL behavioral simulation model for 'bmg_72_7884e23b5c653602'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_7884e23b5c653602'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_7923a80e2a3186d3'...
Applying external generics to 'bmg_72_7923a80e2a3186d3'...
Delivering associated files for 'bmg_72_7923a80e2a3186d3'...
Delivering EJava files for 'bmg_72_7923a80e2a3186d3'...
Generating implementation netlist for 'bmg_72_7923a80e2a3186d3'...
INFO:sim - Pre-processing HDL files for 'bmg_72_7923a80e2a3186d3'...
Running synthesis for 'bmg_72_7923a80e2a3186d3'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_7923a80e2a3186d3'...
Writing VHDL behavioral simulation model for 'bmg_72_7923a80e2a3186d3'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_7923a80e2a3186d3'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_804e79c102c84f5c'...
Applying external generics to 'bmg_72_804e79c102c84f5c'...
Delivering associated files for 'bmg_72_804e79c102c84f5c'...
Delivering EJava files for 'bmg_72_804e79c102c84f5c'...
Generating implementation netlist for 'bmg_72_804e79c102c84f5c'...
INFO:sim - Pre-processing HDL files for 'bmg_72_804e79c102c84f5c'...
Running synthesis for 'bmg_72_804e79c102c84f5c'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_804e79c102c84f5c'...
Writing VHDL behavioral simulation model for 'bmg_72_804e79c102c84f5c'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_804e79c102c84f5c'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_82d7e698d6cd5771'...
Applying external generics to 'bmg_72_82d7e698d6cd5771'...
Delivering associated files for 'bmg_72_82d7e698d6cd5771'...
Delivering EJava files for 'bmg_72_82d7e698d6cd5771'...
Generating implementation netlist for 'bmg_72_82d7e698d6cd5771'...
INFO:sim - Pre-processing HDL files for 'bmg_72_82d7e698d6cd5771'...
Running synthesis for 'bmg_72_82d7e698d6cd5771'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_82d7e698d6cd5771'...
Writing VHDL behavioral simulation model for 'bmg_72_82d7e698d6cd5771'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_82d7e698d6cd5771'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_8ed993a9a42f84a8'...
Applying external generics to 'bmg_72_8ed993a9a42f84a8'...
Delivering associated files for 'bmg_72_8ed993a9a42f84a8'...
Delivering EJava files for 'bmg_72_8ed993a9a42f84a8'...
Generating implementation netlist for 'bmg_72_8ed993a9a42f84a8'...
INFO:sim - Pre-processing HDL files for 'bmg_72_8ed993a9a42f84a8'...
Running synthesis for 'bmg_72_8ed993a9a42f84a8'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_8ed993a9a42f84a8'...
Writing VHDL behavioral simulation model for 'bmg_72_8ed993a9a42f84a8'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_8ed993a9a42f84a8'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_a613d001e124acbe'...
Applying external generics to 'bmg_72_a613d001e124acbe'...
Delivering associated files for 'bmg_72_a613d001e124acbe'...
Delivering EJava files for 'bmg_72_a613d001e124acbe'...
Generating implementation netlist for 'bmg_72_a613d001e124acbe'...
INFO:sim - Pre-processing HDL files for 'bmg_72_a613d001e124acbe'...
Running synthesis for 'bmg_72_a613d001e124acbe'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_a613d001e124acbe'...
Writing VHDL behavioral simulation model for 'bmg_72_a613d001e124acbe'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_a613d001e124acbe'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_b1697c6003ecdb6f'...
Applying external generics to 'bmg_72_b1697c6003ecdb6f'...
Delivering associated files for 'bmg_72_b1697c6003ecdb6f'...
Delivering EJava files for 'bmg_72_b1697c6003ecdb6f'...
Generating implementation netlist for 'bmg_72_b1697c6003ecdb6f'...
INFO:sim - Pre-processing HDL files for 'bmg_72_b1697c6003ecdb6f'...
Running synthesis for 'bmg_72_b1697c6003ecdb6f'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_b1697c6003ecdb6f'...
Writing VHDL behavioral simulation model for 'bmg_72_b1697c6003ecdb6f'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_b1697c6003ecdb6f'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_b3ad50e1afdb9e3d'...
Applying external generics to 'bmg_72_b3ad50e1afdb9e3d'...
Delivering associated files for 'bmg_72_b3ad50e1afdb9e3d'...
Delivering EJava files for 'bmg_72_b3ad50e1afdb9e3d'...
Generating implementation netlist for 'bmg_72_b3ad50e1afdb9e3d'...
INFO:sim - Pre-processing HDL files for 'bmg_72_b3ad50e1afdb9e3d'...
Running synthesis for 'bmg_72_b3ad50e1afdb9e3d'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_b3ad50e1afdb9e3d'...
Writing VHDL behavioral simulation model for 'bmg_72_b3ad50e1afdb9e3d'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_b3ad50e1afdb9e3d'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_b673a6c277a0b565'...
Applying external generics to 'bmg_72_b673a6c277a0b565'...
Delivering associated files for 'bmg_72_b673a6c277a0b565'...
Delivering EJava files for 'bmg_72_b673a6c277a0b565'...
Generating implementation netlist for 'bmg_72_b673a6c277a0b565'...
INFO:sim - Pre-processing HDL files for 'bmg_72_b673a6c277a0b565'...
Running synthesis for 'bmg_72_b673a6c277a0b565'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_b673a6c277a0b565'...
Writing VHDL behavioral simulation model for 'bmg_72_b673a6c277a0b565'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_b673a6c277a0b565'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_ba30712f7b147c00'...
Applying external generics to 'bmg_72_ba30712f7b147c00'...
Delivering associated files for 'bmg_72_ba30712f7b147c00'...
Delivering EJava files for 'bmg_72_ba30712f7b147c00'...
Generating implementation netlist for 'bmg_72_ba30712f7b147c00'...
INFO:sim - Pre-processing HDL files for 'bmg_72_ba30712f7b147c00'...
Running synthesis for 'bmg_72_ba30712f7b147c00'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_ba30712f7b147c00'...
Writing VHDL behavioral simulation model for 'bmg_72_ba30712f7b147c00'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_ba30712f7b147c00'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_bf7d8227d376109b'...
Applying external generics to 'bmg_72_bf7d8227d376109b'...
Delivering associated files for 'bmg_72_bf7d8227d376109b'...
Delivering EJava files for 'bmg_72_bf7d8227d376109b'...
Generating implementation netlist for 'bmg_72_bf7d8227d376109b'...
INFO:sim - Pre-processing HDL files for 'bmg_72_bf7d8227d376109b'...
Running synthesis for 'bmg_72_bf7d8227d376109b'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_bf7d8227d376109b'...
Writing VHDL behavioral simulation model for 'bmg_72_bf7d8227d376109b'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_bf7d8227d376109b'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_dc97d51467d52108'...
Applying external generics to 'bmg_72_dc97d51467d52108'...
Delivering associated files for 'bmg_72_dc97d51467d52108'...
Delivering EJava files for 'bmg_72_dc97d51467d52108'...
Generating implementation netlist for 'bmg_72_dc97d51467d52108'...
INFO:sim - Pre-processing HDL files for 'bmg_72_dc97d51467d52108'...
Running synthesis for 'bmg_72_dc97d51467d52108'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_dc97d51467d52108'...
Writing VHDL behavioral simulation model for 'bmg_72_dc97d51467d52108'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_dc97d51467d52108'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_ddcdd9bb5f78a2a9'...
Applying external generics to 'bmg_72_ddcdd9bb5f78a2a9'...
Delivering associated files for 'bmg_72_ddcdd9bb5f78a2a9'...
Delivering EJava files for 'bmg_72_ddcdd9bb5f78a2a9'...
Generating implementation netlist for 'bmg_72_ddcdd9bb5f78a2a9'...
INFO:sim - Pre-processing HDL files for 'bmg_72_ddcdd9bb5f78a2a9'...
Running synthesis for 'bmg_72_ddcdd9bb5f78a2a9'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_ddcdd9bb5f78a2a9'...
Writing VHDL behavioral simulation model for 'bmg_72_ddcdd9bb5f78a2a9'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_ddcdd9bb5f78a2a9'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_deac774267b579f6'...
Applying external generics to 'bmg_72_deac774267b579f6'...
Delivering associated files for 'bmg_72_deac774267b579f6'...
Delivering EJava files for 'bmg_72_deac774267b579f6'...
Generating implementation netlist for 'bmg_72_deac774267b579f6'...
INFO:sim - Pre-processing HDL files for 'bmg_72_deac774267b579f6'...
Running synthesis for 'bmg_72_deac774267b579f6'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_deac774267b579f6'...
Writing VHDL behavioral simulation model for 'bmg_72_deac774267b579f6'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_deac774267b579f6'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_def2631b070914b0'...
Applying external generics to 'bmg_72_def2631b070914b0'...
Delivering associated files for 'bmg_72_def2631b070914b0'...
Delivering EJava files for 'bmg_72_def2631b070914b0'...
Generating implementation netlist for 'bmg_72_def2631b070914b0'...
INFO:sim - Pre-processing HDL files for 'bmg_72_def2631b070914b0'...
Running synthesis for 'bmg_72_def2631b070914b0'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_def2631b070914b0'...
Writing VHDL behavioral simulation model for 'bmg_72_def2631b070914b0'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_def2631b070914b0'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_f27fe95e91d868c0'...
Applying external generics to 'bmg_72_f27fe95e91d868c0'...
Delivering associated files for 'bmg_72_f27fe95e91d868c0'...
Delivering EJava files for 'bmg_72_f27fe95e91d868c0'...
Generating implementation netlist for 'bmg_72_f27fe95e91d868c0'...
INFO:sim - Pre-processing HDL files for 'bmg_72_f27fe95e91d868c0'...
Running synthesis for 'bmg_72_f27fe95e91d868c0'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_f27fe95e91d868c0'...
Writing VHDL behavioral simulation model for 'bmg_72_f27fe95e91d868c0'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_f27fe95e91d868c0'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_f55ad1fbb330c587'...
Applying external generics to 'bmg_72_f55ad1fbb330c587'...
Delivering associated files for 'bmg_72_f55ad1fbb330c587'...
Delivering EJava files for 'bmg_72_f55ad1fbb330c587'...
Generating implementation netlist for 'bmg_72_f55ad1fbb330c587'...
INFO:sim - Pre-processing HDL files for 'bmg_72_f55ad1fbb330c587'...
Running synthesis for 'bmg_72_f55ad1fbb330c587'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_f55ad1fbb330c587'...
Writing VHDL behavioral simulation model for 'bmg_72_f55ad1fbb330c587'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_f55ad1fbb330c587'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_047d617e0a3da9e0'...
Applying external generics to 'cntr_11_0_047d617e0a3da9e0'...
Delivering associated files for 'cntr_11_0_047d617e0a3da9e0'...
Generating implementation netlist for 'cntr_11_0_047d617e0a3da9e0'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_047d617e0a3da9e0'...
Running synthesis for 'cntr_11_0_047d617e0a3da9e0'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_047d617e0a3da9e0'...
Writing VHDL behavioral simulation model for 'cntr_11_0_047d617e0a3da9e0'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_047d617e0a3da9e0
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_047d617e0a3da9e0
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_047d617e0a3da9e0'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_09a48837e6414c49'...
Applying external generics to 'cntr_11_0_09a48837e6414c49'...
Delivering associated files for 'cntr_11_0_09a48837e6414c49'...
Generating implementation netlist for 'cntr_11_0_09a48837e6414c49'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_09a48837e6414c49'...
Running synthesis for 'cntr_11_0_09a48837e6414c49'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_09a48837e6414c49'...
Writing VHDL behavioral simulation model for 'cntr_11_0_09a48837e6414c49'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_09a48837e6414c49
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_09a48837e6414c49
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_09a48837e6414c49'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_0c0d4ef78e6c6aa9'...
Applying external generics to 'cntr_11_0_0c0d4ef78e6c6aa9'...
Delivering associated files for 'cntr_11_0_0c0d4ef78e6c6aa9'...
Generating implementation netlist for 'cntr_11_0_0c0d4ef78e6c6aa9'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_0c0d4ef78e6c6aa9'...
Running synthesis for 'cntr_11_0_0c0d4ef78e6c6aa9'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_0c0d4ef78e6c6aa9'...
Writing VHDL behavioral simulation model for 'cntr_11_0_0c0d4ef78e6c6aa9'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_0c0d4ef78e6c6aa9
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_0c0d4ef78e6c6aa9
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_0c0d4ef78e6c6aa9'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_14e5b6d5c91ed436'...
Applying external generics to 'cntr_11_0_14e5b6d5c91ed436'...
Delivering associated files for 'cntr_11_0_14e5b6d5c91ed436'...
Generating implementation netlist for 'cntr_11_0_14e5b6d5c91ed436'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_14e5b6d5c91ed436'...
Running synthesis for 'cntr_11_0_14e5b6d5c91ed436'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_14e5b6d5c91ed436'...
Writing VHDL behavioral simulation model for 'cntr_11_0_14e5b6d5c91ed436'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_14e5b6d5c91ed436
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_14e5b6d5c91ed436
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_14e5b6d5c91ed436'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_48e1762367ed2904'...
Applying external generics to 'cntr_11_0_48e1762367ed2904'...
Delivering associated files for 'cntr_11_0_48e1762367ed2904'...
Generating implementation netlist for 'cntr_11_0_48e1762367ed2904'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_48e1762367ed2904'...
Running synthesis for 'cntr_11_0_48e1762367ed2904'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_48e1762367ed2904'...
Writing VHDL behavioral simulation model for 'cntr_11_0_48e1762367ed2904'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_48e1762367ed2904
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_48e1762367ed2904
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_48e1762367ed2904'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_5175c845ca556d8f'...
Applying external generics to 'cntr_11_0_5175c845ca556d8f'...
Delivering associated files for 'cntr_11_0_5175c845ca556d8f'...
Generating implementation netlist for 'cntr_11_0_5175c845ca556d8f'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_5175c845ca556d8f'...
Running synthesis for 'cntr_11_0_5175c845ca556d8f'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_5175c845ca556d8f'...
Writing VHDL behavioral simulation model for 'cntr_11_0_5175c845ca556d8f'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_5175c845ca556d8f
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_5175c845ca556d8f
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_5175c845ca556d8f'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_85571b722fff644c'...
Applying external generics to 'cntr_11_0_85571b722fff644c'...
Delivering associated files for 'cntr_11_0_85571b722fff644c'...
Generating implementation netlist for 'cntr_11_0_85571b722fff644c'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_85571b722fff644c'...
Running synthesis for 'cntr_11_0_85571b722fff644c'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_85571b722fff644c'...
Writing VHDL behavioral simulation model for 'cntr_11_0_85571b722fff644c'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_85571b722fff644c
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_85571b722fff644c
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_85571b722fff644c'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_9cad7c433fbdcec9'...
Applying external generics to 'cntr_11_0_9cad7c433fbdcec9'...
Delivering associated files for 'cntr_11_0_9cad7c433fbdcec9'...
Generating implementation netlist for 'cntr_11_0_9cad7c433fbdcec9'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_9cad7c433fbdcec9'...
Running synthesis for 'cntr_11_0_9cad7c433fbdcec9'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_9cad7c433fbdcec9'...
Writing VHDL behavioral simulation model for 'cntr_11_0_9cad7c433fbdcec9'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_9cad7c433fbdcec9
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_9cad7c433fbdcec9
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_9cad7c433fbdcec9'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_d443bc0f2f8ab282'...
Applying external generics to 'cntr_11_0_d443bc0f2f8ab282'...
Delivering associated files for 'cntr_11_0_d443bc0f2f8ab282'...
Generating implementation netlist for 'cntr_11_0_d443bc0f2f8ab282'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_d443bc0f2f8ab282'...
Running synthesis for 'cntr_11_0_d443bc0f2f8ab282'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_d443bc0f2f8ab282'...
Writing VHDL behavioral simulation model for 'cntr_11_0_d443bc0f2f8ab282'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_d443bc0f2f8ab282
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_d443bc0f2f8ab282
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_d443bc0f2f8ab282'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_d98da069fc1111dd'...
Applying external generics to 'cntr_11_0_d98da069fc1111dd'...
Delivering associated files for 'cntr_11_0_d98da069fc1111dd'...
Generating implementation netlist for 'cntr_11_0_d98da069fc1111dd'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_d98da069fc1111dd'...
Running synthesis for 'cntr_11_0_d98da069fc1111dd'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_d98da069fc1111dd'...
Writing VHDL behavioral simulation model for 'cntr_11_0_d98da069fc1111dd'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_d98da069fc1111dd
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_d98da069fc1111dd
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_d98da069fc1111dd'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_e16427883c4a8980'...
Applying external generics to 'cntr_11_0_e16427883c4a8980'...
Delivering associated files for 'cntr_11_0_e16427883c4a8980'...
Generating implementation netlist for 'cntr_11_0_e16427883c4a8980'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_e16427883c4a8980'...
Running synthesis for 'cntr_11_0_e16427883c4a8980'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_e16427883c4a8980'...
Writing VHDL behavioral simulation model for 'cntr_11_0_e16427883c4a8980'...
Delivered 3 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_e16427883c4a8980
Delivered 1 file into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/cntr_11_0_e16427883c4a8980
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_e16427883c4a8980'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'dmg_72_60b1d930b1392bee'...
Applying external generics to 'dmg_72_60b1d930b1392bee'...
Delivering associated files for 'dmg_72_60b1d930b1392bee'...
Delivering EJava files for 'dmg_72_60b1d930b1392bee'...
Generating implementation netlist for 'dmg_72_60b1d930b1392bee'...
INFO:sim - Pre-processing HDL files for 'dmg_72_60b1d930b1392bee'...
Running synthesis for 'dmg_72_60b1d930b1392bee'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_72_60b1d930b1392bee'...
Writing VHDL behavioral simulation model for 'dmg_72_60b1d930b1392bee'...
WARNING:sim - Overwriting existing file
   /tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/dmg_72_60b1d930b1392bee/d
   oc/dist_mem_gen_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/dmg_72_60b1d930b1392bee
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'dmg_72_60b1d930b1392bee'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'dmg_72_8cacf5ca230175f7'...
Applying external generics to 'dmg_72_8cacf5ca230175f7'...
Delivering associated files for 'dmg_72_8cacf5ca230175f7'...
Delivering EJava files for 'dmg_72_8cacf5ca230175f7'...
Generating implementation netlist for 'dmg_72_8cacf5ca230175f7'...
INFO:sim - Pre-processing HDL files for 'dmg_72_8cacf5ca230175f7'...
Running synthesis for 'dmg_72_8cacf5ca230175f7'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_72_8cacf5ca230175f7'...
Writing VHDL behavioral simulation model for 'dmg_72_8cacf5ca230175f7'...
WARNING:sim - Overwriting existing file
   /tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/dmg_72_8cacf5ca230175f7/d
   oc/dist_mem_gen_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/dmg_72_8cacf5ca230175f7
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'dmg_72_8cacf5ca230175f7'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'dmg_72_8ff5c16d3b09b3bb'...
Applying external generics to 'dmg_72_8ff5c16d3b09b3bb'...
Delivering associated files for 'dmg_72_8ff5c16d3b09b3bb'...
Delivering EJava files for 'dmg_72_8ff5c16d3b09b3bb'...
Generating implementation netlist for 'dmg_72_8ff5c16d3b09b3bb'...
INFO:sim - Pre-processing HDL files for 'dmg_72_8ff5c16d3b09b3bb'...
Running synthesis for 'dmg_72_8ff5c16d3b09b3bb'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_72_8ff5c16d3b09b3bb'...
Writing VHDL behavioral simulation model for 'dmg_72_8ff5c16d3b09b3bb'...
WARNING:sim - Overwriting existing file
   /tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/dmg_72_8ff5c16d3b09b3bb/d
   oc/dist_mem_gen_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/dmg_72_8ff5c16d3b09b3bb
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'dmg_72_8ff5c16d3b09b3bb'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'dmg_72_9ddb0dccfe86828e'...
Applying external generics to 'dmg_72_9ddb0dccfe86828e'...
Delivering associated files for 'dmg_72_9ddb0dccfe86828e'...
Delivering EJava files for 'dmg_72_9ddb0dccfe86828e'...
Generating implementation netlist for 'dmg_72_9ddb0dccfe86828e'...
INFO:sim - Pre-processing HDL files for 'dmg_72_9ddb0dccfe86828e'...
Running synthesis for 'dmg_72_9ddb0dccfe86828e'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_72_9ddb0dccfe86828e'...
Writing VHDL behavioral simulation model for 'dmg_72_9ddb0dccfe86828e'...
WARNING:sim - Overwriting existing file
   /tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/dmg_72_9ddb0dccfe86828e/d
   oc/dist_mem_gen_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
/tmp/sysgentmp-wnew/cg_wk/ca80c821966b4af97/tmp/_cg/dmg_72_9ddb0dccfe86828e
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'dmg_72_9ddb0dccfe86828e'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:471 - The chosen IP does not support a VHDL behavioral model,
   generating a VHDL structural model instead.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating the VHDL wrapper.
Generating NGC file.
Generating VHDL structural model.
Finished Generation.
Generating IP instantiation template...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
