
*** Running vivado
    with args -log top_module_of_smart_farm.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_module_of_smart_farm.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_module_of_smart_farm.tcl -notrace
Command: link_design -top top_module_of_smart_farm -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
<<<<<<< Updated upstream
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 944.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xdc] for cell 'water_level_control_instance/adc_water_level/inst'
Finished Parsing XDC File [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xdc] for cell 'water_level_control_instance/adc_water_level/inst'
Parsing XDC File [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_3/xadc_wiz_3.xdc] for cell 'cds_control_instance/xadc_cds/inst'
Finished Parsing XDC File [c:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_3/xadc_wiz_3.xdc] for cell 'cds_control_instance/xadc_cds/inst'
Parsing XDC File [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_debug[0]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[1]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[2]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[3]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[4]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[5]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[6]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[7]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[8]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[9]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[10]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[11]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[12]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[13]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[14]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[15]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[7]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[6]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[5]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[4]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[3]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[2]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[1]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[0]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[0]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[1]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[2]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[3]'. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance water_level_control_instance/adc_water_level/inst can not be placed in XADC of site XADC_X0Y0 because the bel is occupied by cds_control_instance/xadc_cds/inst. This could be caused by bel constraint conflict [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:108]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance water_level_control_instance/adc_water_level/inst can not be placed in XADC of site XADC_X0Y0 because the bel is occupied by cds_control_instance/xadc_cds/inst. This could be caused by bel constraint conflict [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc:112]
Finished Parsing XDC File [C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.461 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 943.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_10/xadc_wiz_10.xdc] for cell 'cds_and_water_level_control_instance/xadc_cds/inst'
Finished Parsing XDC File [e:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/sources_1/ip/xadc_wiz_10/xadc_wiz_10.xdc] for cell 'cds_and_water_level_control_instance/xadc_cds/inst'
Parsing XDC File [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
Finished Parsing XDC File [E:/Work/vivado_2019/basys3_soc/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1064.492 ; gain = 0.000
>>>>>>> Stashed changes
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

<<<<<<< Updated upstream
7 Infos, 28 Warnings, 30 Critical Warnings and 0 Errors encountered.
=======
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
>>>>>>> Stashed changes
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.492 ; gain = 379.738
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< Updated upstream
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1083.898 ; gain = 21.438

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13eda4173

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1628.180 ; gain = 544.281
=======
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.508 . Memory (MB): peak = 1084.473 ; gain = 19.980

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c84b1e1e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.328 ; gain = 544.855
>>>>>>> Stashed changes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
<<<<<<< Updated upstream
Phase 1 Retarget | Checksum: 1a0c0bc58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1824.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a0c0bc58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1824.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17c6ceaa3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1824.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
=======
Phase 1 Retarget | Checksum: 1b5fafe6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1823.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b5fafe6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1823.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14921239b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1823.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells
>>>>>>> Stashed changes

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
<<<<<<< Updated upstream
Phase 4 BUFG optimization | Checksum: 17c6ceaa3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1824.508 ; gain = 0.000
=======
Phase 4 BUFG optimization | Checksum: 14921239b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1823.016 ; gain = 0.000
>>>>>>> Stashed changes
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
<<<<<<< Updated upstream
Phase 5 Shift Register Optimization | Checksum: 17c6ceaa3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1824.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17c6ceaa3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1824.508 ; gain = 0.000
=======
Phase 5 Shift Register Optimization | Checksum: 14921239b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1823.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11ad3eed7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1823.016 ; gain = 0.000
>>>>>>> Stashed changes
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
<<<<<<< Updated upstream
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
=======
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
>>>>>>> Stashed changes
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

<<<<<<< Updated upstream
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.508 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d338c1d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1824.508 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d338c1d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1824.508 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d338c1d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.508 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.508 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d338c1d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.508 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 28 Warnings, 30 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1824.508 ; gain = 762.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1824.508 ; gain = 0.000
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1823.016 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25c0ae031

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1823.016 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25c0ae031

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1823.016 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25c0ae031

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1823.016 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1823.016 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 25c0ae031

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1823.016 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1823.016 ; gain = 758.523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1823.016 ; gain = 0.000
>>>>>>> Stashed changes
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< Updated upstream
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1824.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.runs/impl_1/top_module_of_smart_farm_opt.dcp' has been generated.
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1823.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/impl_1/top_module_of_smart_farm_opt.dcp' has been generated.
>>>>>>> Stashed changes
INFO: [runtcl-4] Executing : report_drc -file top_module_of_smart_farm_drc_opted.rpt -pb top_module_of_smart_farm_drc_opted.pb -rpx top_module_of_smart_farm_drc_opted.rpx
Command: report_drc -file top_module_of_smart_farm_drc_opted.rpt -pb top_module_of_smart_farm_drc_opted.pb -rpx top_module_of_smart_farm_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
<<<<<<< Updated upstream
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user/Documents/GitHub/smartfarm/basys3_soc/basys3_soc.runs/impl_1/top_module_of_smart_farm_drc_opted.rpt.
=======
INFO: [Coretcl 2-168] The results of DRC are in file E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/impl_1/top_module_of_smart_farm_drc_opted.rpt.
>>>>>>> Stashed changes
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC UTLZ-1] Resource utilization: XADC over-utilized in Top Level Design (This design requires more XADC cells than are available in the target device. This design requires 2 of such cell types but only 1 compatible site is available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 1 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
<<<<<<< Updated upstream
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 28 Warnings, 30 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Aug 24 15:42:21 2024...
=======

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1823.016 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16a66b24c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1823.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13e9f4663

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b5410636

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b5410636

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1823.016 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b5410636

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.755 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c8a25539

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.873 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 7 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 1 new cell, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1823.016 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |              2  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |              2  |                     3  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16e232906

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1823.016 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1441cbe7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.016 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1441cbe7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ca0a6de2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ffdf5ca5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18cdc21ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a9f2cea2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: adfceef2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14df6773d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b257842a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 155423720

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: cb304242

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1823.016 ; gain = 0.000
Phase 3 Detail Placement | Checksum: cb304242

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1823.016 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d1a8542e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: d1a8542e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1827.836 ; gain = 4.820
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.322. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a1cd8fb3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.836 ; gain = 4.820
Phase 4.1 Post Commit Optimization | Checksum: 1a1cd8fb3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.836 ; gain = 4.820

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a1cd8fb3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.836 ; gain = 4.820

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a1cd8fb3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.836 ; gain = 4.820

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1827.836 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 2217be5ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.836 ; gain = 4.820
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2217be5ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.836 ; gain = 4.820
Ending Placer Task | Checksum: 1436fd219

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.836 ; gain = 4.820
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.836 ; gain = 4.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1827.836 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1828.926 ; gain = 1.090
INFO: [Common 17-1381] The checkpoint 'E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/impl_1/top_module_of_smart_farm_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_module_of_smart_farm_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1828.926 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_module_of_smart_farm_utilization_placed.rpt -pb top_module_of_smart_farm_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_module_of_smart_farm_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1828.926 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.352 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.322 | TNS=-30.183 |
Phase 1 Physical Synthesis Initialization | Checksum: 13739c3ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.700 . Memory (MB): peak = 1843.387 ; gain = 0.035
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.322 | TNS=-30.183 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 13739c3ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.706 . Memory (MB): peak = 1843.387 ; gain = 0.035

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.322 | TNS=-30.183 |
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/dht11_value[3].  Did not re-place instance dht11_control_instance/dth11/humidity_reg[3]
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/dht11_value[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/count_usec_reg[17].  Did not re-place instance dht11_control_instance/dth11/count_usec_reg[17]
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/count_usec_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/humidity[7]_i_2
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/humidity1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/humidity1__2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/temp_data_reg[8][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_9_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/humidity1__2_carry_i_9
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/humidity1__2_carry_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/data_count[2]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/data_count[2]_i_2_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/data_count[2]_i_2
INFO: [Physopt 32-710] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_9_n_0. Critical path length was reduced through logic transformation on cell dht11_control_instance/dth11/ed/humidity1__2_carry_i_9_comp.
INFO: [Physopt 32-735] Processed net dht11_control_instance/dth11/ed/data_count[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-30.066 |
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/humidity1__2_carry_i_10
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/data_count[2]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/data_count[2]_i_2_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/data_count[2]_i_2
INFO: [Physopt 32-710] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_n_0. Critical path length was reduced through logic transformation on cell dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_comp.
INFO: [Physopt 32-735] Processed net dht11_control_instance/dth11/ed/data_count[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.244 | TNS=-29.169 |
INFO: [Physopt 32-735] Processed net dht11_control_instance/dth11/ed/temp_data_reg[8][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.148 | TNS=-27.921 |
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/D[17].  Did not re-place instance dht11_control_instance/dth11/ed/temp_data[17]_i_1
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/D[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/D[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/next_state[5]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/next_state[5]_i_6_n_0.  Did not re-place instance dht11_control_instance/dth11/next_state[5]_i_6
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/next_state[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/next_state[5]_i_11_n_0.  Did not re-place instance dht11_control_instance/dth11/next_state[5]_i_11
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/next_state[5]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/temp_data_reg[1][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0].  Did not re-place instance dht11_control_instance/dth11/ed/humidity[7]_i_1
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/temp_data_reg[1][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.115 | TNS=-27.492 |
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/temp_data_reg[1][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0].  Did not re-place instance dht11_control_instance/dth11/ed/humidity[7]_i_1
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/temp_data_reg[1][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.099 | TNS=-27.284 |
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/humidity[7]_i_4_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/humidity[7]_i_4
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/humidity[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/humidity1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/temp_data_reg[1][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0].  Did not re-place instance dht11_control_instance/dth11/ed/humidity[7]_i_1
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/temp_data_reg[1][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/dht11_value[3].  Did not re-place instance dht11_control_instance/dth11/humidity_reg[3]
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/dht11_value[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/count_usec_reg[17].  Did not re-place instance dht11_control_instance/dth11/count_usec_reg[17]
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/count_usec_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/humidity[7]_i_4_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/humidity[7]_i_4
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/humidity[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/humidity1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/temp_data_reg[8][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_comp
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/D[17].  Did not re-place instance dht11_control_instance/dth11/ed/temp_data[17]_i_1
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/D[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/next_state[5]_i_6_n_0.  Did not re-place instance dht11_control_instance/dth11/next_state[5]_i_6
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/next_state[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/next_state[5]_i_11_n_0.  Did not re-place instance dht11_control_instance/dth11/next_state[5]_i_11
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/next_state[5]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0].  Did not re-place instance dht11_control_instance/dth11/ed/humidity[7]_i_1
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.099 | TNS=-27.284 |
Phase 3 Critical Path Optimization | Checksum: 13739c3ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1852.445 ; gain = 9.094

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.099 | TNS=-27.284 |
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/dht11_value[3].  Did not re-place instance dht11_control_instance/dth11/humidity_reg[3]
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/dht11_value[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/count_usec_reg[17].  Did not re-place instance dht11_control_instance/dth11/count_usec_reg[17]
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/count_usec_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/humidity[7]_i_4_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/humidity[7]_i_4
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/humidity[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/humidity1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/humidity1__2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/temp_data_reg[8][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_comp
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/D[17].  Did not re-place instance dht11_control_instance/dth11/ed/temp_data[17]_i_1
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/D[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/D[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/next_state[5]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/next_state[5]_i_6_n_0.  Did not re-place instance dht11_control_instance/dth11/next_state[5]_i_6
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/next_state[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/next_state[5]_i_11_n_0.  Did not re-place instance dht11_control_instance/dth11/next_state[5]_i_11
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/next_state[5]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/temp_data_reg[1][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0].  Did not re-place instance dht11_control_instance/dth11/ed/humidity[7]_i_1
INFO: [Physopt 32-572] Net dht11_control_instance/dth11/ed/temp_data_reg[1][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/dht11_value[3].  Did not re-place instance dht11_control_instance/dth11/humidity_reg[3]
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/dht11_value[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/count_usec_reg[17].  Did not re-place instance dht11_control_instance/dth11/count_usec_reg[17]
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/count_usec_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/humidity[7]_i_4_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/humidity[7]_i_4
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/humidity[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/humidity1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/temp_data_reg[8][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_n_0.  Did not re-place instance dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_comp
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/humidity1__2_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/D[17].  Did not re-place instance dht11_control_instance/dth11/ed/temp_data[17]_i_1
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/D[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/next_state[5]_i_6_n_0.  Did not re-place instance dht11_control_instance/dth11/next_state[5]_i_6
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/next_state[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/next_state[5]_i_11_n_0.  Did not re-place instance dht11_control_instance/dth11/next_state[5]_i_11
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/next_state[5]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0].  Did not re-place instance dht11_control_instance/dth11/ed/humidity[7]_i_1
INFO: [Physopt 32-702] Processed net dht11_control_instance/dth11/ed/temp_data_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.099 | TNS=-27.284 |
Phase 4 Critical Path Optimization | Checksum: 13739c3ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1852.461 ; gain = 9.109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1852.461 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.099 | TNS=-27.284 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.223  |          2.899  |            0  |              0  |                     5  |           0  |           2  |  00:00:03  |
|  Total          |          0.223  |          2.899  |            0  |              0  |                     5  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1852.461 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 13739c3ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1852.461 ; gain = 9.109
INFO: [Common 17-83] Releasing license: Implementation
197 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1852.461 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1861.266 ; gain = 8.805
INFO: [Common 17-1381] The checkpoint 'E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/impl_1/top_module_of_smart_farm_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 39367dcb ConstDB: 0 ShapeSum: 4048dc8a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c1cb702c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1953.180 ; gain = 78.863
Post Restoration Checksum: NetGraph: 7461828 NumContArr: ba855804 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c1cb702c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1953.180 ; gain = 78.863

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c1cb702c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.184 ; gain = 84.867

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c1cb702c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.184 ; gain = 84.867
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: faf7cf5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1968.059 ; gain = 93.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.978 | TNS=-25.711| WHS=-0.144 | THS=-4.191 |

Phase 2 Router Initialization | Checksum: 14ff4ebc7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1968.059 ; gain = 93.742

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 993
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 993
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 195d6e02a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1968.059 ; gain = 93.742

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.996 | TNS=-41.198| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 182245861

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1968.059 ; gain = 93.742

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.586 | TNS=-34.474| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c2cb9566

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1968.059 ; gain = 93.742

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.740 | TNS=-37.645| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 75549ee7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.059 ; gain = 93.742
Phase 4 Rip-up And Reroute | Checksum: 75549ee7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.059 ; gain = 93.742

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15086e5a0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.059 ; gain = 93.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.506 | TNS=-32.876| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b6862e26

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.059 ; gain = 93.742

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b6862e26

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.059 ; gain = 93.742
Phase 5 Delay and Skew Optimization | Checksum: 1b6862e26

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.059 ; gain = 93.742

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19326af39

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.059 ; gain = 93.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.506 | TNS=-32.590| WHS=0.076  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19326af39

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.059 ; gain = 93.742
Phase 6 Post Hold Fix | Checksum: 19326af39

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.059 ; gain = 93.742

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.249621 %
  Global Horizontal Routing Utilization  = 0.258719 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1143e0972

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.059 ; gain = 93.742

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1143e0972

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.324 ; gain = 94.008

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bd5dfa84

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.324 ; gain = 94.008

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.506 | TNS=-32.590| WHS=0.076  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bd5dfa84

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.324 ; gain = 94.008
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.324 ; gain = 94.008

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
216 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1968.324 ; gain = 107.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1968.324 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1978.188 ; gain = 9.863
INFO: [Common 17-1381] The checkpoint 'E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/impl_1/top_module_of_smart_farm_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_module_of_smart_farm_drc_routed.rpt -pb top_module_of_smart_farm_drc_routed.pb -rpx top_module_of_smart_farm_drc_routed.rpx
Command: report_drc -file top_module_of_smart_farm_drc_routed.rpt -pb top_module_of_smart_farm_drc_routed.pb -rpx top_module_of_smart_farm_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/impl_1/top_module_of_smart_farm_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_module_of_smart_farm_methodology_drc_routed.rpt -pb top_module_of_smart_farm_methodology_drc_routed.pb -rpx top_module_of_smart_farm_methodology_drc_routed.rpx
Command: report_methodology -file top_module_of_smart_farm_methodology_drc_routed.rpt -pb top_module_of_smart_farm_methodology_drc_routed.pb -rpx top_module_of_smart_farm_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Work/vivado_2019/basys3_soc/basys3_soc.runs/impl_1/top_module_of_smart_farm_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_module_of_smart_farm_power_routed.rpt -pb top_module_of_smart_farm_power_summary_routed.pb -rpx top_module_of_smart_farm_power_routed.rpx
Command: report_power -file top_module_of_smart_farm_power_routed.rpt -pb top_module_of_smart_farm_power_summary_routed.pb -rpx top_module_of_smart_farm_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
228 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_module_of_smart_farm_route_status.rpt -pb top_module_of_smart_farm_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_module_of_smart_farm_timing_summary_routed.rpt -pb top_module_of_smart_farm_timing_summary_routed.pb -rpx top_module_of_smart_farm_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_module_of_smart_farm_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_module_of_smart_farm_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_module_of_smart_farm_bus_skew_routed.rpt -pb top_module_of_smart_farm_bus_skew_routed.pb -rpx top_module_of_smart_farm_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_module_of_smart_farm.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13042720 bits.
Writing bitstream ./top_module_of_smart_farm.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
247 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2422.609 ; gain = 408.156
INFO: [Common 17-206] Exiting Vivado at Mon Aug 26 14:29:20 2024...
>>>>>>> Stashed changes
