###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Fri Mar 31 14:43:41 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -pre_cts
###############################################################
Path 1: MET (3.474 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.326
            Slack:=          3.474
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  F     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   F     ICP             6  0.003   0.381    0.581  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                           -      C->Q     F     OA21X0          3  0.107   0.221    0.802  
  minimips_core_instance/n_144                             -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.192   0.170    0.972  
  minimips_core_instance/n_147                             -      -        -     (net)           2      -       -        -  
  minimips_core_instance/g2678/Q                           -      B->Q     F     AO221X0         1  0.083   0.391    1.363  
  minimips_core_instance/U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     F     OR2X1           1  0.146   0.162    1.526  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        F     DLLQX1          1  0.056   0.000    1.526  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q    -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                            -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         64  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 2: MET (3.632 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.168
            Slack:=          3.632
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.520    0.720  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                           -      C->Q     R     OA21X0          3  0.106   0.286    1.006  
  minimips_core_instance/n_144                             -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2732/Q                           -      AN->Q    R     NO2I1X1         2  0.315   0.151    1.157  
  minimips_core_instance/n_147                             -      -        -     (net)           2      -       -        -  
  minimips_core_instance/g2681/Q                           -      A->Q     R     OR2X1           1  0.124   0.110    1.267  
  minimips_core_instance/U2_ei_n_1260                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     R     OR2X1           1  0.066   0.101    1.368  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        R     DLLQX1          1  0.061   0.000    1.368  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q    -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                            -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         64  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 3: MET (3.734 ns) Latch Borrowed Time Check with Pin minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.066
            Slack:=          3.734
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                   -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                   -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                               -      PAD->Y   R     ICP             6  0.003   0.520    0.720  
  ram_ack_I                                                 -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                            -      C->Q     R     OA21X0          3  0.106   0.286    1.006  
  minimips_core_instance/n_144                              -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2682/Q                            -      B->Q     R     OR2X1           1  0.315   0.153    1.159  
  minimips_core_instance/U5_mem_n_2166                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     R     OR2X1           1  0.073   0.107    1.266  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        R     DLLQX1          1  0.069   0.000    1.266  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                  -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q      -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                             -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q      -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q     -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                             -      -       -     (net)          64      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN  -      GN      F     DLLQX1         64  0.000   0.000    5.000  
#--------------------------------------------------------------------------------------------------------------------------
Path 4: MET (3.990 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.810
            Slack:=          3.990
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.520    0.720  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2926/Q                           -      B->Q     F     ON21X1          1  0.106   0.075    0.795  
  minimips_core_instance/stop_all                          -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7405/Q                     -      A->Q     R     NA2X1           1  0.227   0.089    0.883  
  minimips_core_instance/U3_di_n_16983                     -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     R     OR2X1           1  0.217   0.127    1.010  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        R     DLLQX1          1  0.072   0.000    1.010  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q    -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                            -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1         64  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 5: MET (4.008 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.792
            Slack:=          4.008
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.520    0.720  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2680/Q                           -      A->Q     R     AO31X1          1  0.106   0.167    0.887  
  minimips_core_instance/U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     R     OR2X1           1  0.092   0.106    0.992  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        R     DLLQX1          1  0.061   0.000    0.992  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q    -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                            -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         64  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 6: MET (8.370 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[16]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.179
    Required Time:=          9.821
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.251
            Slack:=          8.370
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[16]                                     -      ram_data[16]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[16]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_16/Y                 -      PAD->Y        F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[16]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2676/Q                   -      A->Q          F     AND2X1          3  1.801   0.479    1.025  
  minimips_core_instance/n_226                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2425/Q                   -      D->Q          R     AN22X1          1  0.131   0.241    1.266  
  minimips_core_instance/n_278                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2257/Q                   -      A->Q          F     NO2X1           1  0.471   0.185    1.451  
  minimips_core_instance/n_305                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[16]/D  -      D             F     DFRQX1          1  0.360   0.002    1.451  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[16]/C         -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (8.384 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[0]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.172
    Required Time:=          9.828
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.243
            Slack:=          8.384
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[0]                                     -      ram_data[0]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_0/Y                 -      PAD->Y       F     ICP             1  0.003   0.365    0.565  
  ram_data_IO[0]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2655/Q                  -      A->Q         F     AND2X1          3  2.547   0.605    1.170  
  minimips_core_instance/n_533                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2420/Q                  -      D->Q         R     AN22X1          1  0.161   0.134    1.304  
  minimips_core_instance/n_542                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2252/Q                  -      A->Q         F     NO2X1           1  0.259   0.139    1.443  
  minimips_core_instance/n_551                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[0]/D  -      D            F     DFRQX1          1  0.316   0.001    1.443  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[0]/C          -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (8.390 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[0]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.168
    Required Time:=          9.832
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.242
            Slack:=          8.390
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[0]                                          -      ram_data[0]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_0/Y                      -      PAD->Y       F     ICP             1  0.003   0.365    0.565  
  ram_data_IO[0]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2655/Q                       -      A->Q         F     AND2X1          3  2.547   0.605    1.170  
  minimips_core_instance/n_533                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2491/Q                       -      A->Q         R     AN22X1          1  0.161   0.156    1.326  
  minimips_core_instance/n_534                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2323/Q                       -      A->Q         F     NO2X1           1  0.243   0.116    1.442  
  minimips_core_instance/n_539                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/D  -      D            F     DFRQX1          1  0.285   0.001    1.442  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/C    -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 9: MET (8.414 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[2]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.169
    Required Time:=          9.831
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.217
            Slack:=          8.414
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[2]                                          -      ram_data[2]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_2/Y                      -      PAD->Y       F     ICP             1  0.003   0.359    0.559  
  ram_data_IO[2]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2661/Q                       -      A->Q         F     AND2X1          3  2.322   0.573    1.132  
  minimips_core_instance/n_527                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2508/Q                       -      A->Q         R     AN22X1          1  0.158   0.160    1.293  
  minimips_core_instance/n_528                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2340/Q                       -      A->Q         F     NO2X1           1  0.250   0.124    1.417  
  minimips_core_instance/n_537                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/D  -      D            F     DFRQX1          1  0.295   0.001    1.417  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/C    -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 10: MET (8.427 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[2]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.170
    Required Time:=          9.830
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.203
            Slack:=          8.427
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[2]                                     -      ram_data[2]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_2/Y                 -      PAD->Y       F     ICP             1  0.003   0.359    0.559  
  ram_data_IO[2]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2661/Q                  -      A->Q         F     AND2X1          3  2.322   0.573    1.132  
  minimips_core_instance/n_527                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2440/Q                  -      D->Q         R     AN22X1          1  0.158   0.140    1.272  
  minimips_core_instance/n_546                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2272/Q                  -      A->Q         F     NO2X1           1  0.273   0.130    1.403  
  minimips_core_instance/n_549                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[2]/D  -      D            F     DFRQX1          1  0.299   0.001    1.403  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[2]/C          -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (8.462 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[3]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.164
    Required Time:=          9.836
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.174
            Slack:=          8.462
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[3]                                          -      ram_data[3]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_3/Y                      -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[3]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2658/Q                       -      A->Q         F     AND2X1          3  2.176   0.546    1.102  
  minimips_core_instance/n_525                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2511/Q                       -      A->Q         R     AN22X1          1  0.150   0.168    1.270  
  minimips_core_instance/n_526                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2344/Q                       -      A->Q         F     NO2X1           1  0.266   0.104    1.374  
  minimips_core_instance/n_535                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/D  -      D            F     DFRQX1          1  0.260   0.001    1.374  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/C    -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 12: MET (8.494 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[3]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.165
    Required Time:=          9.835
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.141
            Slack:=          8.494
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[3]                                     -      ram_data[3]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_3/Y                 -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[3]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2658/Q                  -      A->Q         F     AND2X1          3  2.176   0.546    1.102  
  minimips_core_instance/n_525                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2443/Q                  -      D->Q         R     AN22X1          1  0.150   0.131    1.232  
  minimips_core_instance/n_541                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2275/Q                  -      A->Q         F     NO2X1           1  0.258   0.109    1.341  
  minimips_core_instance/n_548                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[3]/D  -      D            F     DFRQX1          1  0.269   0.001    1.341  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[3]/C          -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (8.498 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[1]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.167
    Required Time:=          9.833
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.135
            Slack:=          8.498
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[1]                                     -      ram_data[1]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[1]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_1/Y                 -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[1]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2672/Q                  -      A->Q         F     AND2X1          3  2.153   0.541    1.097  
  minimips_core_instance/n_531                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2429/Q                  -      D->Q         R     AN22X1          1  0.148   0.124    1.221  
  minimips_core_instance/n_545                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2261/Q                  -      A->Q         F     NO2X1           1  0.245   0.114    1.335  
  minimips_core_instance/n_550                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[1]/D  -      D            F     DFRQX1          1  0.281   0.001    1.335  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[1]/C          -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 14: MET (8.505 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[4]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.164
    Required Time:=          9.836
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.131
            Slack:=          8.505
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[4]                                          -      ram_data[4]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_4/Y                      -      PAD->Y       F     ICP             1  0.003   0.352    0.552  
  ram_data_IO[4]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2657/Q                       -      A->Q         F     AND2X1          3  2.061   0.531    1.083  
  minimips_core_instance/n_523                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2512/Q                       -      A->Q         R     AN22X1          1  0.149   0.149    1.232  
  minimips_core_instance/n_524                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2345/Q                       -      A->Q         F     NO2X1           1  0.234   0.099    1.331  
  minimips_core_instance/n_536                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/D  -      D            F     DFRQX1          1  0.259   0.001    1.331  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/C    -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 15: MET (8.505 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[1]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.163
    Required Time:=          9.837
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.132
            Slack:=          8.505
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[1]                                          -      ram_data[1]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[1]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_1/Y                      -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[1]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2672/Q                       -      A->Q         F     AND2X1          3  2.153   0.541    1.097  
  minimips_core_instance/n_531                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2497/Q                       -      A->Q         R     AN22X1          1  0.148   0.138    1.235  
  minimips_core_instance/n_532                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2330/Q                       -      A->Q         F     NO2X1           1  0.217   0.096    1.332  
  minimips_core_instance/n_538                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/D  -      D            F     DFRQX1          1  0.258   0.001    1.332  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/C    -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 16: MET (8.560 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[17]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.107
            Slack:=          8.560
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[17]                                          -      ram_data[17]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_17/Y                      -      PAD->Y        F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[17]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2675/Q                        -      A->Q          F     AND2X1          3  2.176   0.549    1.105  
  minimips_core_instance/n_228                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2493/Q                        -      A->Q          R     AN22X1          1  0.153   0.151    1.256  
  minimips_core_instance/n_229                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2327/Q                        -      A->Q          F     NO2X1           1  0.236   0.050    1.307  
  minimips_core_instance/n_249                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/D  -      D             F     DFRQX1          1  0.067   0.000    1.307  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/C   -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 17: MET (8.563 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[0]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.134
    Required Time:=          9.866
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.103
            Slack:=          8.563
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[0]                                            -      ram_data[0]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_0/Y                        -      PAD->Y       F     ICP             1  0.003   0.365    0.565  
  ram_data_IO[0]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2655/Q                         -      A->Q         F     AND2X1          3  2.547   0.605    1.170  
  minimips_core_instance/n_533                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2558/Q                         -      A->Q         F     AND2X1          1  0.161   0.133    1.303  
  minimips_core_instance/n_522                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/D  -      D            F     DFRQX1          1  0.071   0.000    1.303  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_382                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_381                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/C       -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 18: MET (8.566 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[17]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.136
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.098
            Slack:=          8.566
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[17]                                     -      ram_data[17]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_17/Y                 -      PAD->Y        F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[17]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2675/Q                   -      A->Q          F     AND2X1          3  2.176   0.549    1.105  
  minimips_core_instance/n_228                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2426/Q                   -      D->Q          R     AN22X1          1  0.153   0.127    1.233  
  minimips_core_instance/n_277                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2258/Q                   -      A->Q          F     NO2X1           1  0.250   0.065    1.298  
  minimips_core_instance/n_304                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[17]/D  -      D             F     DFRQX1          1  0.082   0.000    1.298  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[17]/C         -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (8.583 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[4]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.152
    Required Time:=          9.848
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.065
            Slack:=          8.583
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[4]                                     -      ram_data[4]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_4/Y                 -      PAD->Y       F     ICP             1  0.003   0.352    0.552  
  ram_data_IO[4]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2657/Q                  -      A->Q         F     AND2X1          3  2.061   0.531    1.083  
  minimips_core_instance/n_523                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2444/Q                  -      D->Q         R     AN22X1          1  0.149   0.127    1.210  
  minimips_core_instance/n_540                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2276/Q                  -      A->Q         F     NO2X1           1  0.251   0.055    1.265  
  minimips_core_instance/n_547                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[4]/D  -      D            F     DFRQX1          1  0.185   0.000    1.265  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[4]/C          -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (8.585 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[18]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.081
            Slack:=          8.585
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[18]                                          -      ram_data[18]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[18]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_18/Y                      -      PAD->Y        F     ICP             1  0.003   0.352    0.552  
  ram_data_IO[18]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2674/Q                        -      A->Q          F     AND2X1          3  2.012   0.523    1.075  
  minimips_core_instance/n_224                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2495/Q                        -      A->Q          R     AN22X1          1  0.148   0.149    1.224  
  minimips_core_instance/n_225                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2328/Q                        -      A->Q          F     NO2X1           1  0.235   0.056    1.281  
  minimips_core_instance/n_248                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/D  -      D             F     DFRQX1          1  0.072   0.000    1.281  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/C   -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 21: MET (8.590 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[19]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.136
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.075
            Slack:=          8.590
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[19]                                          -      ram_data[19]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[19]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_19/Y                      -      PAD->Y        F     ICP             1  0.003   0.349    0.549  
  ram_data_IO[19]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2673/Q                        -      A->Q          F     AND2X1          3  1.927   0.507    1.056  
  minimips_core_instance/n_222                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2496/Q                        -      A->Q          R     AN22X1          1  0.143   0.159    1.215  
  minimips_core_instance/n_223                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2329/Q                        -      A->Q          F     NO2X1           1  0.252   0.060    1.275  
  minimips_core_instance/n_234                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/D  -      D             F     DFRQX1          1  0.078   0.000    1.275  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/C   -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 22: MET (8.595 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[21]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.137
    Required Time:=          9.863
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.068
            Slack:=          8.595
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[21]                                          -      ram_data[21]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[21]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_21/Y                      -      PAD->Y        F     ICP             1  0.003   0.344    0.544  
  ram_data_IO[21]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2670/Q                        -      A->Q          F     AND2X1          3  1.735   0.493    1.037  
  minimips_core_instance/n_218                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2499/Q                        -      A->Q          R     AN22X1          1  0.157   0.165    1.202  
  minimips_core_instance/n_219                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2332/Q                        -      A->Q          F     NO2X1           1  0.258   0.066    1.268  
  minimips_core_instance/n_245                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/D  -      D             F     DFRQX1          1  0.084   0.000    1.268  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/C   -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 23: MET (8.597 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[20]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.067
            Slack:=          8.597
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[20]                                          -      ram_data[20]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[20]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_20/Y                      -      PAD->Y        F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[20]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2671/Q                        -      A->Q          F     AND2X1          3  1.827   0.513    1.059  
  minimips_core_instance/n_220                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2498/Q                        -      A->Q          R     AN22X1          1  0.165   0.146    1.204  
  minimips_core_instance/n_221                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2331/Q                        -      A->Q          F     NO2X1           1  0.224   0.063    1.267  
  minimips_core_instance/n_246                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/D  -      D             F     DFRQX1          1  0.077   0.000    1.267  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/C   -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 24: MET (8.599 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[2]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.066
            Slack:=          8.599
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[2]                                            -      ram_data[2]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_2/Y                        -      PAD->Y       F     ICP             1  0.003   0.359    0.559  
  ram_data_IO[2]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2661/Q                         -      A->Q         F     AND2X1          3  2.322   0.573    1.132  
  minimips_core_instance/n_527                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2575/Q                         -      A->Q         F     AND2X1          1  0.158   0.134    1.266  
  minimips_core_instance/n_519                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/D  -      D            F     DFRQX1          1  0.073   0.000    1.266  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_382                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_381                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/C       -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 25: MET (8.600 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[22]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.137
    Required Time:=          9.863
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.063
            Slack:=          8.600
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[22]                                          -      ram_data[22]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[22]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_22/Y                      -      PAD->Y        F     ICP             1  0.003   0.341    0.541  
  ram_data_IO[22]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2669/Q                        -      A->Q          F     AND2X1          3  1.641   0.485    1.026  
  minimips_core_instance/n_216                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2500/Q                        -      A->Q          R     AN22X1          1  0.163   0.164    1.189  
  minimips_core_instance/n_217                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2333/Q                        -      A->Q          F     NO2X1           1  0.254   0.074    1.263  
  minimips_core_instance/n_244                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/D  -      D             F     DFRQX1          1  0.090   0.000    1.263  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/C   -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 26: MET (8.607 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[5]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.152
    Required Time:=          9.848
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.041
            Slack:=          8.607
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[5]                                          -      ram_data[5]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[5]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_5/Y                      -      PAD->Y       F     ICP             1  0.003   0.345    0.545  
  ram_data_IO[5]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2656/Q                       -      A->Q         F     AND2X1          3  1.786   0.498    1.044  
  minimips_core_instance/n_196                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2513/Q                       -      A->Q         R     AN22X1          1  0.155   0.144    1.188  
  minimips_core_instance/n_197                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2346/Q                       -      A->Q         F     NO2X1           1  0.224   0.053    1.241  
  minimips_core_instance/n_257                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/D  -      D            F     DFRQX1          1  0.184   0.000    1.241  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/C    -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 27: MET (8.608 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[6]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.152
    Required Time:=          9.848
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.040
            Slack:=          8.608
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[6]                                          -      ram_data[6]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[6]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_6/Y                      -      PAD->Y       F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[6]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2677/Q                       -      A->Q         F     AND2X1          3  1.830   0.492    1.038  
  minimips_core_instance/n_194                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2514/Q                       -      A->Q         R     AN22X1          1  0.141   0.148    1.186  
  minimips_core_instance/n_195                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2347/Q                       -      A->Q         F     NO2X1           1  0.235   0.054    1.240  
  minimips_core_instance/n_259                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/D  -      D            F     DFRQX1          1  0.184   0.000    1.240  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/C    -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 28: MET (8.608 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[18]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.057
            Slack:=          8.608
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[18]                                     -      ram_data[18]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[18]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_18/Y                 -      PAD->Y        F     ICP             1  0.003   0.352    0.552  
  ram_data_IO[18]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2674/Q                   -      A->Q          F     AND2X1          3  2.012   0.523    1.075  
  minimips_core_instance/n_224                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2427/Q                   -      D->Q          R     AN22X1          1  0.148   0.121    1.196  
  minimips_core_instance/n_276                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2259/Q                   -      A->Q          F     NO2X1           1  0.240   0.061    1.257  
  minimips_core_instance/n_303                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[18]/D  -      D             F     DFRQX1          1  0.076   0.000    1.257  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[18]/C         -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 29: MET (8.613 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[5]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.152
    Required Time:=          9.848
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.035
            Slack:=          8.613
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[5]                                     -      ram_data[5]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[5]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_5/Y                 -      PAD->Y       F     ICP             1  0.003   0.345    0.545  
  ram_data_IO[5]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2656/Q                  -      A->Q         F     AND2X1          3  1.786   0.498    1.044  
  minimips_core_instance/n_196                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2445/Q                  -      D->Q         R     AN22X1          1  0.155   0.135    1.179  
  minimips_core_instance/n_262                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2277/Q                  -      A->Q         F     NO2X1           1  0.265   0.056    1.235  
  minimips_core_instance/n_300                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[5]/D  -      D            F     DFRQX1          1  0.186   0.000    1.235  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[5]/C          -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 30: MET (8.614 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[20]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.050
            Slack:=          8.614
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[20]                                     -      ram_data[20]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[20]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_20/Y                 -      PAD->Y        F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[20]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2671/Q                   -      A->Q          F     AND2X1          3  1.827   0.512    1.059  
  minimips_core_instance/n_220                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2430/Q                   -      D->Q          R     AN22X1          1  0.165   0.135    1.193  
  minimips_core_instance/n_274                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2262/Q                   -      A->Q          F     NO2X1           1  0.259   0.057    1.250  
  minimips_core_instance/n_291                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[20]/D  -      D             F     DFRQX1          1  0.076   0.000    1.250  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[20]/C         -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 31: MET (8.616 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[6]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.152
    Required Time:=          9.848
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.032
            Slack:=          8.616
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[6]                                     -      ram_data[6]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[6]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_6/Y                 -      PAD->Y       F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[6]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2677/Q                  -      A->Q         F     AND2X1          3  1.830   0.492    1.038  
  minimips_core_instance/n_194                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2446/Q                  -      D->Q         R     AN22X1          1  0.141   0.138    1.176  
  minimips_core_instance/n_261                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2278/Q                  -      A->Q         F     NO2X1           1  0.279   0.056    1.232  
  minimips_core_instance/n_299                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[6]/D  -      D            F     DFRQX1          1  0.185   0.000    1.232  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[6]/C          -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 32: MET (8.619 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[19]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.136
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.046
            Slack:=          8.619
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[19]                                     -      ram_data[19]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[19]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_19/Y                 -      PAD->Y        F     ICP             1  0.003   0.349    0.549  
  ram_data_IO[19]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2673/Q                   -      A->Q          F     AND2X1          3  1.927   0.507    1.056  
  minimips_core_instance/n_222                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2428/Q                   -      D->Q          R     AN22X1          1  0.143   0.128    1.183  
  minimips_core_instance/n_275                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2260/Q                   -      A->Q          F     NO2X1           1  0.256   0.062    1.246  
  minimips_core_instance/n_296                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[19]/D  -      D             F     DFRQX1          1  0.080   0.000    1.246  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[19]/C         -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 33: MET (8.622 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[15]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.151
    Required Time:=          9.849
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.027
            Slack:=          8.622
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[15]                                          -      ram_data[15]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[15]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_15/Y                      -      PAD->Y        F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[15]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2980/Q                        -      A->Q          F     AND2X1          3  1.823   0.485    1.031  
  minimips_core_instance/n_184                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2975/Q                        -      A->Q          R     AN22X1          1  0.135   0.146    1.176  
  minimips_core_instance/n_185                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2968/Q                        -      A->Q          F     NO2X1           1  0.233   0.051    1.227  
  minimips_core_instance/n_251                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/D  -      D             F     DFRQX1          1  0.179   0.000    1.227  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/C   -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 34: MET (8.627 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[7]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.153
    Required Time:=          9.847
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.019
            Slack:=          8.627
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[7]                                     -      ram_data[7]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[7]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_7/Y                 -      PAD->Y       F     ICP             1  0.003   0.342    0.542  
  ram_data_IO[7]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2978/Q                  -      A->Q         F     AND2X1          3  1.691   0.475    1.017  
  minimips_core_instance/n_182                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2417/Q                  -      D->Q         R     AN22X1          1  0.143   0.141    1.158  
  minimips_core_instance/n_285                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2249/Q                  -      A->Q         F     NO2X1           1  0.284   0.061    1.219  
  minimips_core_instance/n_312                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[7]/D  -      D            F     DFRQX1          1  0.193   0.000    1.219  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[7]/C          -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 35: MET (8.629 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[17]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.037
            Slack:=          8.629
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  ram_data[17]                                            -      ram_data[17]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                                            -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_17/Y                        -      PAD->Y        F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[17]                                         -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2675/Q                          -      A->Q          F     AND2X1          3  2.176   0.549    1.105  
  minimips_core_instance/n_228                            -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2587/Q                          -      A->Q          F     AND2X1          1  0.153   0.132    1.237  
  minimips_core_instance/n_155                            -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/D  -      D             F     DFRQX1          1  0.071   0.000    1.237  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_382                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_381                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/C      -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 36: MET (8.630 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[16]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.151
    Required Time:=          9.849
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.019
            Slack:=          8.630
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[16]                                          -      ram_data[16]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[16]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_16/Y                      -      PAD->Y        F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[16]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2676/Q                        -      A->Q          F     AND2X1          3  1.801   0.479    1.025  
  minimips_core_instance/n_226                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2494/Q                        -      A->Q          R     AN22X1          1  0.131   0.143    1.168  
  minimips_core_instance/n_227                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2326/Q                        -      A->Q          F     NO2X1           1  0.230   0.051    1.219  
  minimips_core_instance/n_250                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/D  -      D             F     DFRQX1          1  0.180   0.000    1.219  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/C   -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 37: MET (8.630 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[3]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.035
            Slack:=          8.630
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[3]                                            -      ram_data[3]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_3/Y                        -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[3]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2658/Q                         -      A->Q         F     AND2X1          3  2.176   0.546    1.101  
  minimips_core_instance/n_525                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2577/Q                         -      A->Q         F     AND2X1          1  0.150   0.134    1.235  
  minimips_core_instance/n_518                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/D  -      D            F     DFRQX1          1  0.075   0.000    1.235  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_382                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_381                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/C       -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 38: MET (8.630 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[7]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.154
    Required Time:=          9.846
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.017
            Slack:=          8.630
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[7]                                          -      ram_data[7]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[7]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_7/Y                      -      PAD->Y       F     ICP             1  0.003   0.342    0.542  
  ram_data_IO[7]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2978/Q                       -      A->Q         F     AND2X1          3  1.691   0.475    1.017  
  minimips_core_instance/n_182                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2976/Q                       -      A->Q         R     AN22X1          1  0.143   0.140    1.158  
  minimips_core_instance/n_183                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2966/Q                       -      A->Q         F     NO2X1           1  0.222   0.059    1.217  
  minimips_core_instance/n_258                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/D  -      D            F     DFRQX1          1  0.194   0.000    1.217  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/C    -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 39: MET (8.636 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[1]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.029
            Slack:=          8.636
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[1]                                            -      ram_data[1]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[1]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_1/Y                        -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[1]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2672/Q                         -      A->Q         F     AND2X1          3  2.153   0.541    1.097  
  minimips_core_instance/n_531                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2566/Q                         -      A->Q         F     AND2X1          1  0.148   0.132    1.229  
  minimips_core_instance/n_521                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/D  -      D            F     DFRQX1          1  0.074   0.000    1.229  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_382                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_381                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/C       -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 40: MET (8.639 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[8]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.155
    Required Time:=          9.845
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.006
            Slack:=          8.639
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[8]                                          -      ram_data[8]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[8]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_8/Y                      -      PAD->Y       F     ICP             1  0.003   0.340    0.540  
  ram_data_IO[8]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2984/Q                       -      A->Q         F     AND2X1          3  1.612   0.460    1.001  
  minimips_core_instance/n_188                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2973/Q                       -      A->Q         R     AN22X1          1  0.139   0.139    1.139  
  minimips_core_instance/n_189                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2967/Q                       -      A->Q         F     NO2X1           1  0.220   0.066    1.206  
  minimips_core_instance/n_253                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/D  -      D            F     DFRQX1          1  0.206   0.000    1.206  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/C    -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 41: MET (8.641 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[15]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.152
    Required Time:=          9.848
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.007
            Slack:=          8.641
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[15]                                     -      ram_data[15]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[15]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_15/Y                 -      PAD->Y        F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[15]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2980/Q                   -      A->Q          F     AND2X1          3  1.823   0.485    1.031  
  minimips_core_instance/n_184                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2424/Q                   -      D->Q          R     AN22X1          1  0.135   0.121    1.152  
  minimips_core_instance/n_279                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2256/Q                   -      A->Q          F     NO2X1           1  0.247   0.055    1.207  
  minimips_core_instance/n_306                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[15]/D  -      D             F     DFRQX1          1  0.185   0.000    1.207  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[15]/C         -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 42: MET (8.642 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[21]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.023
            Slack:=          8.642
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[21]                                     -      ram_data[21]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[21]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_21/Y                 -      PAD->Y        F     ICP             1  0.003   0.344    0.544  
  ram_data_IO[21]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2670/Q                   -      A->Q          F     AND2X1          3  1.735   0.493    1.037  
  minimips_core_instance/n_218                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2431/Q                   -      D->Q          R     AN22X1          1  0.157   0.131    1.167  
  minimips_core_instance/n_273                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2263/Q                   -      A->Q          F     NO2X1           1  0.254   0.055    1.223  
  minimips_core_instance/n_288                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[21]/D  -      D             F     DFRQX1          1  0.074   0.000    1.223  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[21]/C         -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 43: MET (8.644 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[22]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.021
            Slack:=          8.644
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[22]                                     -      ram_data[22]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[22]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_22/Y                 -      PAD->Y        F     ICP             1  0.003   0.341    0.541  
  ram_data_IO[22]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2669/Q                   -      A->Q          F     AND2X1          3  1.641   0.484    1.025  
  minimips_core_instance/n_216                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2432/Q                   -      D->Q          R     AN22X1          1  0.163   0.140    1.166  
  minimips_core_instance/n_272                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2264/Q                   -      A->Q          F     NO2X1           1  0.272   0.055    1.221  
  minimips_core_instance/n_289                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[22]/D  -      D             F     DFRQX1          1  0.076   0.000    1.221  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[22]/C         -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 44: MET (8.645 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[31]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.139
    Required Time:=          9.861
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.016
            Slack:=          8.645
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[31]                                          -      ram_data[31]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[31]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_31/Y                      -      PAD->Y        F     ICP             1  0.003   0.340    0.540  
  ram_data_IO[31]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2659/Q                        -      A->Q          F     AND2X1          3  1.606   0.451    0.991  
  minimips_core_instance/n_198                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2510/Q                        -      A->Q          R     AN22X1          1  0.130   0.139    1.130  
  minimips_core_instance/n_199                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2343/Q                        -      A->Q          F     NO2X1           1  0.223   0.086    1.216  
  minimips_core_instance/n_235                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/D  -      D             F     DFRQX1          1  0.100   0.001    1.216  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/C   -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 45: MET (8.645 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[8]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.153
    Required Time:=          9.847
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.001
            Slack:=          8.645
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[8]                                     -      ram_data[8]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[8]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_8/Y                 -      PAD->Y       F     ICP             1  0.003   0.340    0.540  
  ram_data_IO[8]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2984/Q                  -      A->Q         F     AND2X1          3  1.612   0.460    1.001  
  minimips_core_instance/n_188                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2418/Q                  -      D->Q         R     AN22X1          1  0.139   0.139    1.140  
  minimips_core_instance/n_284                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2250/Q                  -      A->Q         F     NO2X1           1  0.281   0.062    1.201  
  minimips_core_instance/n_311                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[8]/D  -      D            F     DFRQX1          1  0.193   0.000    1.201  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[8]/C          -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 46: MET (8.646 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[23]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.019
            Slack:=          8.646
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[23]                                          -      ram_data[23]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[23]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_23/Y                      -      PAD->Y        F     ICP             1  0.003   0.340    0.539  
  ram_data_IO[23]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2668/Q                        -      A->Q          F     AND2X1          3  1.570   0.469    1.009  
  minimips_core_instance/n_214                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2501/Q                        -      A->Q          R     AN22X1          1  0.157   0.148    1.157  
  minimips_core_instance/n_215                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2334/Q                        -      A->Q          F     NO2X1           1  0.231   0.062    1.219  
  minimips_core_instance/n_243                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/D  -      D             F     DFRQX1          1  0.076   0.000    1.219  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/C   -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 47: MET (8.650 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[30]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.139
    Required Time:=          9.861
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.011
            Slack:=          8.650
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[30]                                          -      ram_data[30]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[30]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_30/Y                      -      PAD->Y        F     ICP             1  0.003   0.338    0.538  
  ram_data_IO[30]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2660/Q                        -      A->Q          F     AND2X1          3  1.529   0.442    0.980  
  minimips_core_instance/n_200                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2509/Q                        -      A->Q          R     AN22X1          1  0.132   0.145    1.125  
  minimips_core_instance/n_201                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2342/Q                        -      A->Q          F     NO2X1           1  0.233   0.086    1.211  
  minimips_core_instance/n_238                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/D  -      D             F     DFRQX1          1  0.101   0.001    1.211  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/C   -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 48: MET (8.650 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[14]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.154
    Required Time:=          9.846
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.995
            Slack:=          8.650
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[14]                                     -      ram_data[14]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[14]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_14/Y                 -      PAD->Y        F     ICP             1  0.003   0.342    0.542  
  ram_data_IO[14]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2983/Q                   -      A->Q          F     AND2X1          3  1.658   0.457    0.999  
  minimips_core_instance/n_190                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2423/Q                   -      D->Q          R     AN22X1          1  0.129   0.131    1.130  
  minimips_core_instance/n_280                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2255/Q                   -      A->Q          F     NO2X1           1  0.271   0.065    1.195  
  minimips_core_instance/n_307                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[14]/D  -      D             F     DFRQX1          1  0.200   0.000    1.195  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000   10.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[14]/C         -      C       R     DFRQX1         33  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 49: MET (8.651 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[4]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.014
            Slack:=          8.651
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[4]                                            -      ram_data[4]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_4/Y                        -      PAD->Y       F     ICP             1  0.003   0.352    0.552  
  ram_data_IO[4]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2657/Q                         -      A->Q         F     AND2X1          3  2.061   0.531    1.083  
  minimips_core_instance/n_523                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2578/Q                         -      A->Q         F     AND2X1          1  0.149   0.131    1.214  
  minimips_core_instance/n_517                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/D  -      D            F     DFRQX1          1  0.072   0.000    1.214  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_382                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_381                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/C       -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 50: MET (8.652 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[14]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.152
    Required Time:=          9.848
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.996
            Slack:=          8.652
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[14]                                          -      ram_data[14]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[14]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_14/Y                      -      PAD->Y        F     ICP             1  0.003   0.342    0.542  
  ram_data_IO[14]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2983/Q                        -      A->Q          F     AND2X1          3  1.658   0.457    0.999  
  minimips_core_instance/n_190                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2972/Q                        -      A->Q          R     AN22X1          1  0.129   0.144    1.143  
  minimips_core_instance/n_191                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2963/Q                        -      A->Q          F     NO2X1           1  0.233   0.053    1.196  
  minimips_core_instance/n_255                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/D  -      D             F     DFRQX1          1  0.183   0.000    1.196  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX2            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_313                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_1/Q  -      A->Q    R     BUX12          64  0.000   0.000   10.000  
  minimips_core_instance/CTS_312                         -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/C   -      C       R     DFRQX1         64  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------

