// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module udp_udpRxEngine (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxUdpDataIn_TVALID,
        ureDataPayload_din,
        ureDataPayload_num_data_valid,
        ureDataPayload_fifo_cap,
        ureDataPayload_full_n,
        ureDataPayload_write,
        ureMetaData_din,
        ureMetaData_num_data_valid,
        ureMetaData_fifo_cap,
        ureMetaData_full_n,
        ureMetaData_write,
        start_out,
        start_write,
        rxUdpDataIn_TDATA,
        rxUdpDataIn_TREADY,
        rxUdpDataIn_TKEEP,
        rxUdpDataIn_TSTRB,
        rxUdpDataIn_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   rxUdpDataIn_TVALID;
output  [1023:0] ureDataPayload_din;
input  [8:0] ureDataPayload_num_data_valid;
input  [8:0] ureDataPayload_fifo_cap;
input   ureDataPayload_full_n;
output   ureDataPayload_write;
output  [127:0] ureMetaData_din;
input  [5:0] ureMetaData_num_data_valid;
input  [5:0] ureMetaData_fifo_cap;
input   ureMetaData_full_n;
output   ureMetaData_write;
output   start_out;
output   start_write;
input  [511:0] rxUdpDataIn_TDATA;
output   rxUdpDataIn_TREADY;
input  [63:0] rxUdpDataIn_TKEEP;
input  [63:0] rxUdpDataIn_TSTRB;
input  [0:0] rxUdpDataIn_TLAST;

reg ap_done;
reg ap_idle;
reg[1023:0] ureDataPayload_din;
reg ureDataPayload_write;
reg ureMetaData_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    internal_ap_ready;
wire   [0:0] grp_nbreadreq_fu_142_p6;
reg    ap_predicate_op7_read_state1;
reg    ap_predicate_op26_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] ure_state_load_reg_556;
reg   [0:0] tmp_i_111_reg_560;
reg    ap_predicate_op70_write_state2;
reg   [0:0] tmp_i_reg_580;
reg    ap_predicate_op82_write_state2;
reg   [0:0] currWord_last_3_reg_584;
reg    ap_predicate_op85_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] ure_state;
reg   [511:0] prevWord_data_1;
reg   [63:0] prevWord_keep_1;
reg    rxUdpDataIn_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    ureMetaData_blk_n;
reg    ureDataPayload_blk_n;
reg   [287:0] reg_230;
reg    ap_block_pp0_stage0_11001;
reg   [35:0] reg_234;
wire   [223:0] trunc_ln153_fu_242_p1;
reg   [223:0] trunc_ln153_reg_567;
wire   [27:0] trunc_ln154_fu_246_p1;
reg   [27:0] trunc_ln154_reg_572;
wire   [0:0] grp_fu_206_p1;
reg   [7:0] tmp_40_i_reg_588;
reg   [7:0] tmp_41_i_reg_593;
reg   [7:0] tmp_42_i_reg_598;
reg   [7:0] tmp_43_i_reg_603;
reg   [7:0] tmp_44_i_reg_608;
reg   [7:0] tmp_45_i_reg_613;
reg   [7:0] tmp_46_i_reg_618;
reg   [7:0] tmp_47_i_reg_623;
reg   [7:0] tmp_48_i_reg_628;
reg   [7:0] tmp_49_i_reg_633;
reg   [7:0] tmp_50_i_reg_638;
reg   [7:0] tmp_51_i_reg_643;
wire   [0:0] ap_phi_reg_pp0_iter0_sendWord_last_reg_182;
reg   [0:0] ap_phi_reg_pp0_iter1_sendWord_last_reg_182;
wire   [0:0] tmp_fu_250_p3;
wire   [511:0] tmp_57_i_fu_418_p5;
wire   [511:0] zext_ln133_fu_496_p1;
wire   [63:0] tmp_59_i_fu_436_p5;
wire   [63:0] zext_ln134_fu_500_p1;
wire   [1023:0] zext_ln169_fu_466_p1;
reg    ap_block_pp0_stage0_01001;
wire   [1023:0] zext_ln176_fu_491_p1;
wire   [1023:0] zext_ln139_fu_539_p1;
wire   [35:0] trunc_ln152_fu_414_p1;
wire   [287:0] trunc_ln151_fu_410_p1;
wire   [576:0] tmp_12_i_fu_454_p6;
wire   [35:0] trunc_ln176_fu_475_p1;
wire   [287:0] trunc_ln173_fu_471_p1;
wire   [576:0] zext_ln176_cast_fu_479_p5;
wire   [96:0] zext_ln137_cast_fu_504_p14;
wire   [576:0] zext_ln139_cast_fu_527_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_rxUdpDataIn_V_data_V_U_apdone_blk;
wire   [511:0] rxUdpDataIn_TDATA_int_regslice;
wire    rxUdpDataIn_TVALID_int_regslice;
reg    rxUdpDataIn_TREADY_int_regslice;
wire    regslice_both_rxUdpDataIn_V_data_V_U_ack_in;
wire    regslice_both_rxUdpDataIn_V_keep_V_U_apdone_blk;
wire   [63:0] rxUdpDataIn_TKEEP_int_regslice;
wire    regslice_both_rxUdpDataIn_V_keep_V_U_vld_out;
wire    regslice_both_rxUdpDataIn_V_keep_V_U_ack_in;
wire    regslice_both_rxUdpDataIn_V_strb_V_U_apdone_blk;
wire   [63:0] rxUdpDataIn_TSTRB_int_regslice;
wire    regslice_both_rxUdpDataIn_V_strb_V_U_vld_out;
wire    regslice_both_rxUdpDataIn_V_strb_V_U_ack_in;
wire    regslice_both_rxUdpDataIn_V_last_V_U_apdone_blk;
wire   [0:0] rxUdpDataIn_TLAST_int_regslice;
wire    regslice_both_rxUdpDataIn_V_last_V_U_vld_out;
wire    regslice_both_rxUdpDataIn_V_last_V_U_ack_in;
reg    ap_condition_95;
reg    ap_condition_215;
reg    ap_condition_252;
reg    ap_condition_217;
reg    ap_condition_213;
reg    ap_condition_226;
reg    ap_condition_165;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ure_state = 2'd0;
#0 prevWord_data_1 = 512'd0;
#0 prevWord_keep_1 = 64'd0;
end

udp_regslice_both #(
    .DataWidth( 512 ))
regslice_both_rxUdpDataIn_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(rxUdpDataIn_TDATA),
    .vld_in(rxUdpDataIn_TVALID),
    .ack_in(regslice_both_rxUdpDataIn_V_data_V_U_ack_in),
    .data_out(rxUdpDataIn_TDATA_int_regslice),
    .vld_out(rxUdpDataIn_TVALID_int_regslice),
    .ack_out(rxUdpDataIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_rxUdpDataIn_V_data_V_U_apdone_blk)
);

udp_regslice_both #(
    .DataWidth( 64 ))
regslice_both_rxUdpDataIn_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(rxUdpDataIn_TKEEP),
    .vld_in(rxUdpDataIn_TVALID),
    .ack_in(regslice_both_rxUdpDataIn_V_keep_V_U_ack_in),
    .data_out(rxUdpDataIn_TKEEP_int_regslice),
    .vld_out(regslice_both_rxUdpDataIn_V_keep_V_U_vld_out),
    .ack_out(rxUdpDataIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_rxUdpDataIn_V_keep_V_U_apdone_blk)
);

udp_regslice_both #(
    .DataWidth( 64 ))
regslice_both_rxUdpDataIn_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(rxUdpDataIn_TSTRB),
    .vld_in(rxUdpDataIn_TVALID),
    .ack_in(regslice_both_rxUdpDataIn_V_strb_V_U_ack_in),
    .data_out(rxUdpDataIn_TSTRB_int_regslice),
    .vld_out(regslice_both_rxUdpDataIn_V_strb_V_U_vld_out),
    .ack_out(rxUdpDataIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_rxUdpDataIn_V_strb_V_U_apdone_blk)
);

udp_regslice_both #(
    .DataWidth( 1 ))
regslice_both_rxUdpDataIn_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(rxUdpDataIn_TLAST),
    .vld_in(rxUdpDataIn_TVALID),
    .ack_in(regslice_both_rxUdpDataIn_V_last_V_U_ack_in),
    .data_out(rxUdpDataIn_TLAST_int_regslice),
    .vld_out(regslice_both_rxUdpDataIn_V_last_V_U_vld_out),
    .ack_out(rxUdpDataIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_rxUdpDataIn_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= real_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p6 == 1'd1) & (ure_state == 2'd1) & (real_start == 1'b1) & (tmp_fu_250_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_206_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_sendWord_last_reg_182 <= 1'd1;
    end else if ((((grp_nbreadreq_fu_142_p6 == 1'd1) & (ure_state == 2'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_206_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_142_p6 == 1'd1) & (ure_state == 2'd1) & (real_start == 1'b1) & (tmp_fu_250_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_206_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_sendWord_last_reg_182 <= 1'd0;
    end else if (((real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_sendWord_last_reg_182 <= ap_phi_reg_pp0_iter0_sendWord_last_reg_182;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_215)) begin
        if ((1'b1 == ap_condition_95)) begin
            prevWord_data_1 <= zext_ln133_fu_496_p1;
        end else if (((tmp_i_111_reg_560 == 1'd1) & (ure_state_load_reg_556 == 2'd1))) begin
            prevWord_data_1 <= tmp_57_i_fu_418_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_215)) begin
        if ((1'b1 == ap_condition_95)) begin
            prevWord_keep_1 <= zext_ln134_fu_500_p1;
        end else if (((tmp_i_111_reg_560 == 1'd1) & (ure_state_load_reg_556 == 2'd1))) begin
            prevWord_keep_1 <= tmp_59_i_fu_436_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_165)) begin
        if ((1'b1 == ap_condition_226)) begin
            ure_state <= 2'd1;
        end else if ((ure_state == 2'd2)) begin
            ure_state <= 2'd0;
        end else if ((1'b1 == ap_condition_213)) begin
            ure_state <= 2'd2;
        end else if ((1'b1 == ap_condition_217)) begin
            ure_state <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(ure_state == 2'd2) & ~(ure_state == 2'd1) & (grp_nbreadreq_fu_142_p6 == 1'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_last_3_reg_584 <= rxUdpDataIn_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ure_state == 2'd2) & ~(ure_state == 2'd1) & (grp_nbreadreq_fu_142_p6 == 1'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_142_p6 == 1'd1) & (ure_state == 2'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_230 <= {{rxUdpDataIn_TDATA_int_regslice[511:224]}};
        reg_234 <= {{rxUdpDataIn_TKEEP_int_regslice[63:28]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(ure_state == 2'd2) & ~(ure_state == 2'd1) & (grp_nbreadreq_fu_142_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_40_i_reg_588 <= {{rxUdpDataIn_TDATA_int_regslice[127:120]}};
        tmp_41_i_reg_593 <= {{rxUdpDataIn_TDATA_int_regslice[119:112]}};
        tmp_42_i_reg_598 <= {{rxUdpDataIn_TDATA_int_regslice[111:104]}};
        tmp_43_i_reg_603 <= {{rxUdpDataIn_TDATA_int_regslice[103:96]}};
        tmp_44_i_reg_608 <= {{rxUdpDataIn_TDATA_int_regslice[159:152]}};
        tmp_45_i_reg_613 <= {{rxUdpDataIn_TDATA_int_regslice[151:144]}};
        tmp_46_i_reg_618 <= {{rxUdpDataIn_TDATA_int_regslice[143:136]}};
        tmp_47_i_reg_623 <= {{rxUdpDataIn_TDATA_int_regslice[135:128]}};
        tmp_48_i_reg_628 <= {{rxUdpDataIn_TDATA_int_regslice[175:168]}};
        tmp_49_i_reg_633 <= {{rxUdpDataIn_TDATA_int_regslice[167:160]}};
        tmp_50_i_reg_638 <= {{rxUdpDataIn_TDATA_int_regslice[191:184]}};
        tmp_51_i_reg_643 <= {{rxUdpDataIn_TDATA_int_regslice[183:176]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ure_state == 2'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_111_reg_560 <= grp_nbreadreq_fu_142_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ure_state == 2'd2) & ~(ure_state == 2'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_580 <= grp_nbreadreq_fu_142_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p6 == 1'd1) & (ure_state == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln153_reg_567 <= trunc_ln153_fu_242_p1;
        trunc_ln154_reg_572 <= trunc_ln154_fu_246_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ure_state_load_reg_556 <= ure_state;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op26_read_state1 == 1'b1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxUdpDataIn_TDATA_blk_n = rxUdpDataIn_TVALID_int_regslice;
    end else begin
        rxUdpDataIn_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op26_read_state1 == 1'b1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op7_read_state1 == 1'b1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxUdpDataIn_TREADY_int_regslice = 1'b1;
    end else begin
        rxUdpDataIn_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ure_state_load_reg_556 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op70_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op85_write_state2 == 1'b1)))) begin
        ureDataPayload_blk_n = ureDataPayload_full_n;
    end else begin
        ureDataPayload_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_252)) begin
        if ((ap_predicate_op85_write_state2 == 1'b1)) begin
            ureDataPayload_din = zext_ln139_fu_539_p1;
        end else if ((ure_state_load_reg_556 == 2'd2)) begin
            ureDataPayload_din = zext_ln176_fu_491_p1;
        end else if ((ap_predicate_op70_write_state2 == 1'b1)) begin
            ureDataPayload_din = zext_ln169_fu_466_p1;
        end else begin
            ureDataPayload_din = 'bx;
        end
    end else begin
        ureDataPayload_din = 'bx;
    end
end

always @ (*) begin
    if ((((ure_state_load_reg_556 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op70_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op85_write_state2 == 1'b1)))) begin
        ureDataPayload_write = 1'b1;
    end else begin
        ureDataPayload_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op82_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ureMetaData_blk_n = ureMetaData_full_n;
    end else begin
        ureMetaData_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op82_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ureMetaData_write = 1'b1;
    end else begin
        ureMetaData_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((real_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxUdpDataIn_TVALID_int_regslice == 1'b0)) | ((rxUdpDataIn_TVALID_int_regslice == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op82_write_state2 == 1'b1) & (ureMetaData_full_n == 1'b0)) | ((ure_state_load_reg_556 == 2'd2) & (ureDataPayload_full_n == 1'b0)) | ((ap_predicate_op70_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ureDataPayload_full_n == 1'b0) & (ap_predicate_op85_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((real_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxUdpDataIn_TVALID_int_regslice == 1'b0)) | ((rxUdpDataIn_TVALID_int_regslice == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op82_write_state2 == 1'b1) & (ureMetaData_full_n == 1'b0)) | ((ure_state_load_reg_556 == 2'd2) & (ureDataPayload_full_n == 1'b0)) | ((ap_predicate_op70_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ureDataPayload_full_n == 1'b0) & (ap_predicate_op85_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((real_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxUdpDataIn_TVALID_int_regslice == 1'b0)) | ((rxUdpDataIn_TVALID_int_regslice == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op82_write_state2 == 1'b1) & (ureMetaData_full_n == 1'b0)) | ((ure_state_load_reg_556 == 2'd2) & (ureDataPayload_full_n == 1'b0)) | ((ap_predicate_op70_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ureDataPayload_full_n == 1'b0) & (ap_predicate_op85_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxUdpDataIn_TVALID_int_regslice == 1'b0)) | ((rxUdpDataIn_TVALID_int_regslice == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op82_write_state2 == 1'b1) & (ureMetaData_full_n == 1'b0)) | ((ure_state_load_reg_556 == 2'd2) & (ureDataPayload_full_n == 1'b0)) | ((ap_predicate_op70_write_state2 == 1'b1) & (ureDataPayload_full_n == 1'b0)) | ((ureDataPayload_full_n == 1'b0) & (ap_predicate_op85_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_165 = ((real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_213 = ((grp_nbreadreq_fu_142_p6 == 1'd1) & (ure_state == 2'd1) & (tmp_fu_250_p3 == 1'd1) & (grp_fu_206_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_215 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_217 = ((grp_nbreadreq_fu_142_p6 == 1'd1) & (ure_state == 2'd1) & (tmp_fu_250_p3 == 1'd0) & (grp_fu_206_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_226 = (~(ure_state == 2'd2) & ~(ure_state == 2'd1) & (grp_nbreadreq_fu_142_p6 == 1'd1) & (grp_fu_206_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_252 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_95 = (~(ure_state_load_reg_556 == 2'd2) & ~(ure_state_load_reg_556 == 2'd1) & (tmp_i_reg_580 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = real_start;

assign ap_phi_reg_pp0_iter0_sendWord_last_reg_182 = 'bx;

always @ (*) begin
    ap_predicate_op26_read_state1 = (~(ure_state == 2'd2) & ~(ure_state == 2'd1) & (grp_nbreadreq_fu_142_p6 == 1'd1));
end

always @ (*) begin
    ap_predicate_op70_write_state2 = ((tmp_i_111_reg_560 == 1'd1) & (ure_state_load_reg_556 == 2'd1));
end

always @ (*) begin
    ap_predicate_op7_read_state1 = ((grp_nbreadreq_fu_142_p6 == 1'd1) & (ure_state == 2'd1));
end

always @ (*) begin
    ap_predicate_op82_write_state2 = (~(ure_state_load_reg_556 == 2'd2) & ~(ure_state_load_reg_556 == 2'd1) & (tmp_i_reg_580 == 1'd1));
end

always @ (*) begin
    ap_predicate_op85_write_state2 = (~(ure_state_load_reg_556 == 2'd2) & ~(ure_state_load_reg_556 == 2'd1) & (tmp_i_reg_580 == 1'd1) & (currWord_last_3_reg_584 == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign grp_fu_206_p1 = rxUdpDataIn_TLAST_int_regslice;

assign grp_nbreadreq_fu_142_p6 = rxUdpDataIn_TVALID_int_regslice;

assign rxUdpDataIn_TREADY = regslice_both_rxUdpDataIn_V_data_V_U_ack_in;

assign start_out = real_start;

assign tmp_12_i_fu_454_p6 = {{{{{ap_phi_reg_pp0_iter1_sendWord_last_reg_182}, {trunc_ln154_reg_572}}, {trunc_ln152_fu_414_p1}}, {trunc_ln153_reg_567}}, {trunc_ln151_fu_410_p1}};

assign tmp_57_i_fu_418_p5 = {{prevWord_data_1[511:288]}, {reg_230}};

assign tmp_59_i_fu_436_p5 = {{prevWord_keep_1[63:36]}, {reg_234}};

assign tmp_fu_250_p3 = rxUdpDataIn_TKEEP_int_regslice[32'd28];

assign trunc_ln151_fu_410_p1 = prevWord_data_1[287:0];

assign trunc_ln152_fu_414_p1 = prevWord_keep_1[35:0];

assign trunc_ln153_fu_242_p1 = rxUdpDataIn_TDATA_int_regslice[223:0];

assign trunc_ln154_fu_246_p1 = rxUdpDataIn_TKEEP_int_regslice[27:0];

assign trunc_ln173_fu_471_p1 = prevWord_data_1[287:0];

assign trunc_ln176_fu_475_p1 = prevWord_keep_1[35:0];

assign ureMetaData_din = zext_ln137_cast_fu_504_p14;

assign zext_ln133_fu_496_p1 = reg_230;

assign zext_ln134_fu_500_p1 = reg_234;

assign zext_ln137_cast_fu_504_p14 = {{{{{{{{{{{{{{{{{{{{{{{{1'd1}, {tmp_51_i_reg_643}}}, {tmp_50_i_reg_638}}}, {tmp_49_i_reg_633}}}, {tmp_48_i_reg_628}}}, {tmp_47_i_reg_623}}}, {tmp_46_i_reg_618}}}, {tmp_45_i_reg_613}}}, {tmp_44_i_reg_608}}}, {tmp_43_i_reg_603}}}, {tmp_42_i_reg_598}}}, {tmp_41_i_reg_593}}}, {tmp_40_i_reg_588}};

assign zext_ln139_cast_fu_527_p5 = {{{{{{29'd268435456}, {reg_234}}}, {224'd0}}}, {reg_230}};

assign zext_ln139_fu_539_p1 = zext_ln139_cast_fu_527_p5;

assign zext_ln169_fu_466_p1 = tmp_12_i_fu_454_p6;

assign zext_ln176_cast_fu_479_p5 = {{{{{{29'd268435456}, {trunc_ln176_fu_475_p1}}}, {224'd0}}}, {trunc_ln173_fu_471_p1}};

assign zext_ln176_fu_491_p1 = zext_ln176_cast_fu_479_p5;

endmodule //udp_udpRxEngine
