// Seed: 1579036905
module module_0 (
    output wand  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output wand  id_3
);
  assign id_0 = id_1 ? id_1 : id_1;
  logic [7:0] id_5;
  assign id_3 = id_5[1] ? id_2 : {1, 1 == 1, id_2};
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  wire  id_2,
    input  wand  id_3,
    input  tri   id_4,
    input  uwire id_5
);
  for (id_7 = (id_7 ? id_5 : id_2) == 1; 1'h0; id_7++)
  for (id_8 = 1; (id_2); id_8 = id_7) begin : id_9
    wire id_10;
  end
  module_0(
      id_8, id_5, id_5, id_0
  );
  assign id_0 = id_2 ? 1 : id_4;
endmodule
