$date
	Mon Nov  4 16:14:44 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module main $end
$var wire 1 ! Signal $end
$var wire 1 " Reset $end
$var wire 1 # Output $end
$var wire 1 $ Clock $end
$var reg 1 % dummy $end
$var reg 513 & dumpfile_path [512:0] $end
$scope module clk $end
$var reg 1 $ clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$scope module res $end
$var reg 1 " out $end
$upscope $end
$scope module signal $end
$var reg 1 ! out $end
$upscope $end
$scope module state_machine $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var wire 1 $ clk $end
$var wire 1 * d $end
$var wire 1 ! in $end
$var wire 1 + in_neg $end
$var wire 1 # out $end
$var wire 1 " rst $end
$var wire 2 , y_neg [1:0] $end
$var wire 2 - y [1:0] $end
$var wire 2 . Y [1:0] $end
$scope module ffd1 $end
$var wire 1 $ Clock $end
$var wire 1 / D $end
$var wire 1 " Reset $end
$var reg 1 0 Q $end
$upscope $end
$scope module ffd2 $end
$var wire 1 $ Clock $end
$var wire 1 1 D $end
$var wire 1 " Reset $end
$var reg 1 2 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
x1
x0
x/
bx .
bx -
bx ,
1+
0*
x)
x(
0'
b1101111011101010111010001110000011101010111010000101110011101100110001101100100 &
0%
0$
0#
1"
0!
$end
#5
0/
01
b0 .
b11 ,
0(
0)
00
b0 -
02
1$
#10
0$
0"
#15
1$
#20
1/
b1 .
0+
1'
0$
1!
#25
0/
0'
11
b10 .
b10 ,
1*
b1 -
10
1$
#30
01
b0 .
1+
0*
0$
0!
#35
b11 ,
b0 -
00
1$
#40
1/
b1 .
0+
1'
0$
1!
#45
0/
0'
11
b10 .
b10 ,
1*
b1 -
10
1$
#50
0$
#55
01
b0 .
b1 ,
0*
12
b10 -
00
1$
#60
0$
#65
1/
b1 .
1'
b11 ,
b0 -
02
1$
#70
0$
#75
0/
0'
11
b10 .
b10 ,
1*
b1 -
10
1$
#80
0$
#85
01
b0 .
0*
b1 ,
00
b10 -
12
1$
#90
1/
11
b11 .
1(
1)
1+
0$
0!
#95
0/
01
b0 .
0(
0)
b0 ,
b11 -
10
1$
#100
0$
#105
b11 ,
00
b0 -
02
1$
#110
1/
b1 .
0+
1'
0$
1!
#115
0/
0'
11
b10 .
b10 ,
1*
b1 -
10
1$
#120
0$
#125
01
b0 .
0*
b1 ,
00
b10 -
12
1$
#130
1/
11
b11 .
1(
1)
1+
0$
0!
#135
0/
01
b0 .
0(
0)
b0 ,
b11 -
10
1$
#140
0+
1#
0$
1!
#145
1/
b1 .
1'
b11 ,
0#
00
b0 -
02
1$
#150
0$
