GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\silas\Documents\Senso\Senso\src\Timer.vhd'
Analyzing entity 'timer'("C:\Users\silas\Documents\Senso\Senso\src\Timer.vhd":5)
Analyzing architecture 'behav'("C:\Users\silas\Documents\Senso\Senso\src\Timer.vhd":17)
Analyzing VHDL file 'C:\Users\silas\Documents\Senso\Senso\src\timer_tb.vhd'
Analyzing entity 'timer_tb'("C:\Users\silas\Documents\Senso\Senso\src\timer_tb.vhd":5)
Analyzing architecture 'behav'("C:\Users\silas\Documents\Senso\Senso\src\timer_tb.vhd":13)
Analyzing VHDL file 'C:\Users\silas\Documents\Senso\Senso\src\top.vhd'
Analyzing entity 'top'("C:\Users\silas\Documents\Senso\Senso\src\top.vhd":4)
Analyzing architecture 'behav'("C:\Users\silas\Documents\Senso\Senso\src\top.vhd":7)
Analyzing VHDL file 'C:\Users\silas\Documents\Senso\Senso\src\button.vhd'
Analyzing entity 'button'("C:\Users\silas\Documents\Senso\Senso\src\button.vhd":5)
Analyzing architecture 'behav'("C:\Users\silas\Documents\Senso\Senso\src\button.vhd":12)
Analyzing VHDL file 'C:\Users\silas\Documents\Senso\Senso\src\input.vhd'
Analyzing entity 'input'("C:\Users\silas\Documents\Senso\Senso\src\input.vhd":5)
Analyzing architecture 'behav'("C:\Users\silas\Documents\Senso\Senso\src\input.vhd":12)
Statement containing an event control without an edged expression will not be converted to an explicit state machine("C:\Users\silas\Documents\Senso\Senso\src\timer_tb.vhd":24)
Statement containing an event control without an edged expression will not be converted to an explicit state machine("C:\Users\silas\Documents\Senso\Senso\src\timer_tb.vhd":98)
Processing 'input(behav)'("C:\Users\silas\Documents\Senso\Senso\src\input.vhd":5)
Processing 'button(behav)'("C:\Users\silas\Documents\Senso\Senso\src\button.vhd":5)
NOTE  (EX0101) : Current top module is "input"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\silas\Documents\Senso\Senso\impl\gwsynthesis\Senso.vg" completed
[100%] Generate report file "C:\Users\silas\Documents\Senso\Senso\impl\gwsynthesis\Senso_syn.rpt.html" completed
GowinSynthesis finish
