 
****************************************
check_design summary:
Version:     L-2016.03-SP1
Date:        Sat Sep 14 15:07:01 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     57
    Unconnected ports (LINT-28)                                    21
    Feedthrough (LINT-29)                                          34
    Shorted outputs (LINT-31)                                       2

Cells                                                              17
    Connected to power or ground (LINT-32)                         14
    Nets connected to multiple pins on same cell (LINT-33)          3
--------------------------------------------------------------------------------

Warning: In design 'ifu_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ifu_DW01_add_0', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ifu_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ifu_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ifu_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW_rash_0', port 'DATA_TC' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW_rash_0', port 'SH_TC' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW_rash_1', port 'DATA_TC' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW_rash_1', port 'SH_TC' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_ash_0', port 'DATA_TC' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_ash_0', port 'SH_TC' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_cmp2_0', port 'LEQ' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_cmp2_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_cmp2_0', port 'GE_GT' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_cmp2_1', port 'LEQ' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_cmp2_1', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_cmp2_1', port 'GE_GT' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'decoder', input port 'insn_i[31]' is connected directly to output port 'imm_o[31]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[31]' is connected directly to output port 'funct7_o[6]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[30]' is connected directly to output port 'funct7_o[5]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[29]' is connected directly to output port 'funct7_o[4]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[28]' is connected directly to output port 'funct7_o[3]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[27]' is connected directly to output port 'funct7_o[2]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[26]' is connected directly to output port 'funct7_o[1]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[25]' is connected directly to output port 'funct7_o[0]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[24]' is connected directly to output port 'rs2_o[4]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[23]' is connected directly to output port 'rs2_o[3]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[22]' is connected directly to output port 'rs2_o[2]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[21]' is connected directly to output port 'rs2_o[1]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[20]' is connected directly to output port 'rs2_o[0]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[19]' is connected directly to output port 'rs1_o[4]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[18]' is connected directly to output port 'rs1_o[3]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[17]' is connected directly to output port 'rs1_o[2]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[16]' is connected directly to output port 'rs1_o[1]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[15]' is connected directly to output port 'rs1_o[0]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[14]' is connected directly to output port 'funct3_o[2]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[13]' is connected directly to output port 'funct3_o[1]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[12]' is connected directly to output port 'funct3_o[0]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[11]' is connected directly to output port 'rd_o[4]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[10]' is connected directly to output port 'rd_o[3]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[9]' is connected directly to output port 'rd_o[2]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[8]' is connected directly to output port 'rd_o[1]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[7]' is connected directly to output port 'rd_o[0]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[6]' is connected directly to output port 'opcode_o[6]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[5]' is connected directly to output port 'opcode_o[5]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[4]' is connected directly to output port 'opcode_o[4]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[3]' is connected directly to output port 'opcode_o[3]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[2]' is connected directly to output port 'opcode_o[2]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[1]' is connected directly to output port 'opcode_o[1]'. (LINT-29)
Warning: In design 'decoder', input port 'insn_i[0]' is connected directly to output port 'opcode_o[0]'. (LINT-29)
Warning: In design 'alu_DW_rash_0', input port 'A[31]' is connected directly to output port 'B[31]'. (LINT-29)
Warning: In design 'decoder', output port 'funct7_o[6]' is connected directly to output port 'imm_o[31]'. (LINT-31)
Warning: In design 'ctrlu', output port 'jump_o' is connected directly to output port 'ext_op_o[2]'. (LINT-31)
Warning: In design 'ifu', a pin on submodule 'add_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ifu', a pin on submodule 'add_50' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'alu', a pin on submodule 'sra_22' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DATA_TC' is connected to logic 1. 
Warning: In design 'alu', a pin on submodule 'sra_22' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH_TC' is connected to logic 0. 
Warning: In design 'alu', a pin on submodule 'srl_21' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DATA_TC' is connected to logic 0. 
Warning: In design 'alu', a pin on submodule 'srl_21' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH_TC' is connected to logic 0. 
Warning: In design 'alu', a pin on submodule 'sll_20' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DATA_TC' is connected to logic 0. 
Warning: In design 'alu', a pin on submodule 'sll_20' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH_TC' is connected to logic 0. 
Warning: In design 'alu', a pin on submodule 'sub_19' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'alu', a pin on submodule 'lt_16' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'LEQ' is connected to logic 0. 
Warning: In design 'alu', a pin on submodule 'lt_16' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'alu', a pin on submodule 'lt_15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'LEQ' is connected to logic 0. 
Warning: In design 'alu', a pin on submodule 'lt_15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 1. 
Warning: In design 'alu', a pin on submodule 'add_13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'alu', the same net is connected to more than one pin on submodule 'srl_21'. (LINT-33)
   Net 'n21' is connected to pins 'DATA_TC', 'SH_TC''.
Warning: In design 'alu', the same net is connected to more than one pin on submodule 'sll_20'. (LINT-33)
   Net 'n22' is connected to pins 'DATA_TC', 'SH_TC''.
Warning: In design 'alu', the same net is connected to more than one pin on submodule 'lt_16'. (LINT-33)
   Net 'n24' is connected to pins 'LEQ', 'TC''.
1
