<!doctype html>
<html>
<head>
<title>GHC (SATA_AHCI_HBA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___sata_ahci_hba.html")>SATA_AHCI_HBA Module</a> &gt; GHC (SATA_AHCI_HBA) Register</p><h1>GHC (SATA_AHCI_HBA) Register</h1>
<h2>GHC (SATA_AHCI_HBA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>GHC</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000004</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0C0004 (SATA_AHCI_HBA)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x80000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Global HBA Control</td></tr>
</table>
<p>Controls various global actions of the HBA.</p>
<h2>GHC (SATA_AHCI_HBA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>AE</td><td class="center">31</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>AHCI Enable (AE):<br/>When set, indicates that communication to the HBA shall be via AHCI mechanisms.<br/>This can be used by an HBA that supports both legacy mechanisms (such as SFF-8038i) and AHCI to know when the HBA is running under an AHCI driver.<br/>When set, software shall only communicate with the HBA using AHCI.<br/>When cleared, software shall only communicate with the HBA using legacy mechanisms.<br/>When cleared FISes are not posted to memory and no commands are sent via AHCI mechanisms.<br/>Software shall set this bit to '1' before accessing other AHCI registers.<br/>The implementation of this bit is dependent upon the value of the CAP.SAM bit.<br/>If CAP.SAM is '0', then GHC.AE shall be read-write and shall have a reset value of '0'. If CAP.SAM is '1', then AE shall be read-only and shall have a reset value of '1'.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">30:3</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>MRSM</td><td class="center"> 2</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>MSI Revert to Single Message (MRSM): When set to '1' by hardware, indicates that the HBA requested more than one MSI vector but has reverted to using the first vector only.<br/>When this bit is cleared to '0', the HBA has not reverted to single MSI mode (i.e. hardware is already in single MSI mode, software has allocated the number of messages requested, or hardware is sharing interrupt vectors if MC.MME &lt; MC.MMC).<br/>The HBA may revert to single MSI mode when the number of vectors allocated by the host is less than the number requested.<br/>This bit shall only be set to '1' when the following conditions hold:<br/>* MC.MSIE = '1' (MSI is enabled)<br/>* MC.MMC > 0 (multiple messages requested)<br/>* MC.MME > 0 (more than one message allocated)<br/>* MC.MME != MC.MMC (messages allocated not equal to number requested)<br/>When this bit is set to '1', single MSI mode operation is in use and software is responsible for clearing bits in the IS register to clear interrupts.<br/>This bit shall be cleared to '0' by hardware when any of the four conditions stated is false.<br/>This bit is also cleared to '0' when MC.MSIE = '1' and MC.MME = 0h.<br/>In this case, the hardware has been programmed to use single MSI mode, and is not 'reverting' to that mode.</td></tr>
<tr valign=top><td>IE</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Interrupt Enable (IE):<br/>This global bit enables interrupts from the HBA.<br/>When cleared (reset default), all interrupt sources from all ports are disabled.<br/>When set, interrupts are enabled.</td></tr>
<tr valign=top><td>HR</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>HBA Reset (HR):<br/>When set by SW, this bit causes an internal reset of the HBA.<br/>All state machines that relate to data transfers and queuing shall return to an idle condition, and all ports shall be re-initialized via COMRESET (if staggered spin-up is not supported).<br/>If staggered spin-up is supported, then it is the responsibility of software to spin-up each port after the reset has completed.<br/>When the HBA has performed the reset action, it shall reset this bit to '0'.<br/>A software write of '0' shall have no effect.<br/>For a description on which bits are reset when this bit is set, see section 10.4.3.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>