{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644355103278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644355103284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 08 16:18:23 2022 " "Processing started: Tue Feb 08 16:18:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644355103284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644355103284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644355103284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644355103955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644355103955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_standard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Standard-rtl " "Found design unit 1: DE10_Standard-rtl" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644355117046 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard " "Found entity 1: DE10_Standard" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644355117046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644355117046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-imp " "Found design unit 1: flipflop-imp" {  } { { "flipflop.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/flipflop.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644355117052 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644355117052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644355117052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard " "Elaborating entity \"DE10_Standard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644355117101 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 DE10_Standard.vhd(29) " "VHDL Signal Declaration warning at DE10_Standard.vhd(29): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117107 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 DE10_Standard.vhd(30) " "VHDL Signal Declaration warning at DE10_Standard.vhd(30): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117107 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 DE10_Standard.vhd(31) " "VHDL Signal Declaration warning at DE10_Standard.vhd(31): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117108 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 DE10_Standard.vhd(32) " "VHDL Signal Declaration warning at DE10_Standard.vhd(32): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117108 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 DE10_Standard.vhd(33) " "VHDL Signal Declaration warning at DE10_Standard.vhd(33): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117108 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 DE10_Standard.vhd(34) " "VHDL Signal Declaration warning at DE10_Standard.vhd(34): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117108 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE10_Standard.vhd(37) " "VHDL Signal Declaration warning at DE10_Standard.vhd(37): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117108 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE10_Standard.vhd(38) " "VHDL Signal Declaration warning at DE10_Standard.vhd(38): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117108 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE10_Standard.vhd(39) " "VHDL Signal Declaration warning at DE10_Standard.vhd(39): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117108 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE10_Standard.vhd(40) " "VHDL Signal Declaration warning at DE10_Standard.vhd(40): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117108 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE10_Standard.vhd(41) " "VHDL Signal Declaration warning at DE10_Standard.vhd(41): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117108 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE10_Standard.vhd(42) " "VHDL Signal Declaration warning at DE10_Standard.vhd(42): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117109 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM DE10_Standard.vhd(44) " "VHDL Signal Declaration warning at DE10_Standard.vhd(44): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117109 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE10_Standard.vhd(45) " "VHDL Signal Declaration warning at DE10_Standard.vhd(45): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117109 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM DE10_Standard.vhd(46) " "VHDL Signal Declaration warning at DE10_Standard.vhd(46): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117109 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE10_Standard.vhd(47) " "VHDL Signal Declaration warning at DE10_Standard.vhd(47): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117109 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N DE10_Standard.vhd(53) " "VHDL Signal Declaration warning at DE10_Standard.vhd(53): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117109 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N DE10_Standard.vhd(57) " "VHDL Signal Declaration warning at DE10_Standard.vhd(57): used implicit default value for signal \"VGA_BLANK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117109 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B DE10_Standard.vhd(58) " "VHDL Signal Declaration warning at DE10_Standard.vhd(58): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117110 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK DE10_Standard.vhd(59) " "VHDL Signal Declaration warning at DE10_Standard.vhd(59): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117110 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G DE10_Standard.vhd(60) " "VHDL Signal Declaration warning at DE10_Standard.vhd(60): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117110 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS DE10_Standard.vhd(61) " "VHDL Signal Declaration warning at DE10_Standard.vhd(61): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117110 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R DE10_Standard.vhd(62) " "VHDL Signal Declaration warning at DE10_Standard.vhd(62): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117110 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N DE10_Standard.vhd(63) " "VHDL Signal Declaration warning at DE10_Standard.vhd(63): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117110 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS DE10_Standard.vhd(64) " "VHDL Signal Declaration warning at DE10_Standard.vhd(64): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117110 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT DE10_Standard.vhd(70) " "VHDL Signal Declaration warning at DE10_Standard.vhd(70): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117110 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK DE10_Standard.vhd(72) " "VHDL Signal Declaration warning at DE10_Standard.vhd(72): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117111 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CONVST DE10_Standard.vhd(81) " "VHDL Signal Declaration warning at DE10_Standard.vhd(81): used implicit default value for signal \"ADC_CONVST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117111 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_DIN DE10_Standard.vhd(82) " "VHDL Signal Declaration warning at DE10_Standard.vhd(82): used implicit default value for signal \"ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117111 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK DE10_Standard.vhd(84) " "VHDL Signal Declaration warning at DE10_Standard.vhd(84): used implicit default value for signal \"ADC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117111 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_I2C_SCLK DE10_Standard.vhd(87) " "VHDL Signal Declaration warning at DE10_Standard.vhd(87): used implicit default value for signal \"FPGA_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117111 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_ADDR DE10_Standard.vhd(92) " "VHDL Signal Declaration warning at DE10_Standard.vhd(92): used implicit default value for signal \"HPS_DDR3_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117111 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_BA DE10_Standard.vhd(93) " "VHDL Signal Declaration warning at DE10_Standard.vhd(93): used implicit default value for signal \"HPS_DDR3_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117111 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_CAS_N DE10_Standard.vhd(94) " "VHDL Signal Declaration warning at DE10_Standard.vhd(94): used implicit default value for signal \"HPS_DDR3_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117111 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_CKE DE10_Standard.vhd(95) " "VHDL Signal Declaration warning at DE10_Standard.vhd(95): used implicit default value for signal \"HPS_DDR3_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117111 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_CK_N DE10_Standard.vhd(96) " "VHDL Signal Declaration warning at DE10_Standard.vhd(96): used implicit default value for signal \"HPS_DDR3_CK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117111 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_CK_P DE10_Standard.vhd(97) " "VHDL Signal Declaration warning at DE10_Standard.vhd(97): used implicit default value for signal \"HPS_DDR3_CK_P\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117112 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_CS_N DE10_Standard.vhd(98) " "VHDL Signal Declaration warning at DE10_Standard.vhd(98): used implicit default value for signal \"HPS_DDR3_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117112 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_DM DE10_Standard.vhd(99) " "VHDL Signal Declaration warning at DE10_Standard.vhd(99): used implicit default value for signal \"HPS_DDR3_DM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117112 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_ODT DE10_Standard.vhd(103) " "VHDL Signal Declaration warning at DE10_Standard.vhd(103): used implicit default value for signal \"HPS_DDR3_ODT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117112 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_RAS_N DE10_Standard.vhd(104) " "VHDL Signal Declaration warning at DE10_Standard.vhd(104): used implicit default value for signal \"HPS_DDR3_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117112 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_RESET_N DE10_Standard.vhd(105) " "VHDL Signal Declaration warning at DE10_Standard.vhd(105): used implicit default value for signal \"HPS_DDR3_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117112 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_WE_N DE10_Standard.vhd(107) " "VHDL Signal Declaration warning at DE10_Standard.vhd(107): used implicit default value for signal \"HPS_DDR3_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117112 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_ENET_GTX_CLK DE10_Standard.vhd(108) " "VHDL Signal Declaration warning at DE10_Standard.vhd(108): used implicit default value for signal \"HPS_ENET_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117112 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_ENET_MDC DE10_Standard.vhd(110) " "VHDL Signal Declaration warning at DE10_Standard.vhd(110): used implicit default value for signal \"HPS_ENET_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117112 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_ENET_TX_DATA DE10_Standard.vhd(115) " "VHDL Signal Declaration warning at DE10_Standard.vhd(115): used implicit default value for signal \"HPS_ENET_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117113 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_ENET_TX_EN DE10_Standard.vhd(116) " "VHDL Signal Declaration warning at DE10_Standard.vhd(116): used implicit default value for signal \"HPS_ENET_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117113 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_FLASH_DCLK DE10_Standard.vhd(118) " "VHDL Signal Declaration warning at DE10_Standard.vhd(118): used implicit default value for signal \"HPS_FLASH_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117113 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_FLASH_NCSO DE10_Standard.vhd(119) " "VHDL Signal Declaration warning at DE10_Standard.vhd(119): used implicit default value for signal \"HPS_FLASH_NCSO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117113 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_LCM_SPIM_CLK DE10_Standard.vhd(130) " "VHDL Signal Declaration warning at DE10_Standard.vhd(130): used implicit default value for signal \"HPS_LCM_SPIM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 130 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117113 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_LCM_SPIM_MOSI DE10_Standard.vhd(132) " "VHDL Signal Declaration warning at DE10_Standard.vhd(132): used implicit default value for signal \"HPS_LCM_SPIM_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117113 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_LCM_SPIM_SS DE10_Standard.vhd(133) " "VHDL Signal Declaration warning at DE10_Standard.vhd(133): used implicit default value for signal \"HPS_LCM_SPIM_SS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117113 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SD_CLK DE10_Standard.vhd(136) " "VHDL Signal Declaration warning at DE10_Standard.vhd(136): used implicit default value for signal \"HPS_SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117114 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_CLK DE10_Standard.vhd(139) " "VHDL Signal Declaration warning at DE10_Standard.vhd(139): used implicit default value for signal \"HPS_SPIM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 139 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117114 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_MOSI DE10_Standard.vhd(141) " "VHDL Signal Declaration warning at DE10_Standard.vhd(141): used implicit default value for signal \"HPS_SPIM_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117114 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_SS DE10_Standard.vhd(142) " "VHDL Signal Declaration warning at DE10_Standard.vhd(142): used implicit default value for signal \"HPS_SPIM_SS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 142 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117114 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_UART_TX DE10_Standard.vhd(144) " "VHDL Signal Declaration warning at DE10_Standard.vhd(144): used implicit default value for signal \"HPS_UART_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117114 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_USB_STP DE10_Standard.vhd(149) " "VHDL Signal Declaration warning at DE10_Standard.vhd(149): used implicit default value for signal \"HPS_USB_STP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 149 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117114 "|DE10_Standard"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IRDA_TXD DE10_Standard.vhd(153) " "VHDL Signal Declaration warning at DE10_Standard.vhd(153): used implicit default value for signal \"IRDA_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644355117114 "|DE10_Standard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:ff0 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:ff0\"" {  } { { "DE10_Standard.vhd" "ff0" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644355117155 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[0\] " "bidirectional pin \"HPS_DDR3_DQ\[0\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[1\] " "bidirectional pin \"HPS_DDR3_DQ\[1\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[2\] " "bidirectional pin \"HPS_DDR3_DQ\[2\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[3\] " "bidirectional pin \"HPS_DDR3_DQ\[3\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[4\] " "bidirectional pin \"HPS_DDR3_DQ\[4\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[5\] " "bidirectional pin \"HPS_DDR3_DQ\[5\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[6\] " "bidirectional pin \"HPS_DDR3_DQ\[6\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[7\] " "bidirectional pin \"HPS_DDR3_DQ\[7\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[0\] " "bidirectional pin \"HPS_DDR3_DQS_N\[0\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[0\] " "bidirectional pin \"HPS_DDR3_DQS_P\[0\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_MDIO " "bidirectional pin \"HPS_ENET_MDIO\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[0\] " "bidirectional pin \"HPS_FLASH_DATA\[0\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[1\] " "bidirectional pin \"HPS_FLASH_DATA\[1\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[2\] " "bidirectional pin \"HPS_FLASH_DATA\[2\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[3\] " "bidirectional pin \"HPS_FLASH_DATA\[3\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SCLK " "bidirectional pin \"HPS_I2C2_SCLK\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SDAT " "bidirectional pin \"HPS_I2C2_SDAT\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 125 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LCM_BK " "bidirectional pin \"HPS_LCM_BK\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LCM_D_C " "bidirectional pin \"HPS_LCM_D_C\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LCM_RST_N " "bidirectional pin \"HPS_LCM_RST_N\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_CMD " "bidirectional pin \"HPS_SD_CMD\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[0\] " "bidirectional pin \"HPS_SD_DATA\[0\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[1\] " "bidirectional pin \"HPS_SD_DATA\[1\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[2\] " "bidirectional pin \"HPS_SD_DATA\[2\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[3\] " "bidirectional pin \"HPS_SD_DATA\[3\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1644355117844 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1644355117844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[0\] GND " "Pin \"HPS_DDR3_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[1\] GND " "Pin \"HPS_DDR3_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[2\] GND " "Pin \"HPS_DDR3_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[3\] GND " "Pin \"HPS_DDR3_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[4\] GND " "Pin \"HPS_DDR3_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[5\] GND " "Pin \"HPS_DDR3_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[6\] GND " "Pin \"HPS_DDR3_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[7\] GND " "Pin \"HPS_DDR3_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[8\] GND " "Pin \"HPS_DDR3_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[9\] GND " "Pin \"HPS_DDR3_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[10\] GND " "Pin \"HPS_DDR3_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[11\] GND " "Pin \"HPS_DDR3_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[12\] GND " "Pin \"HPS_DDR3_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_BA\[0\] GND " "Pin \"HPS_DDR3_BA\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_BA\[1\] GND " "Pin \"HPS_DDR3_BA\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_BA\[2\] GND " "Pin \"HPS_DDR3_BA\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_BA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CAS_N GND " "Pin \"HPS_DDR3_CAS_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CKE GND " "Pin \"HPS_DDR3_CKE\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CK_N GND " "Pin \"HPS_DDR3_CK_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_CK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CK_P GND " "Pin \"HPS_DDR3_CK_P\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_CK_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CS_N GND " "Pin \"HPS_DDR3_CS_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[0\] GND " "Pin \"HPS_DDR3_DM\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_DM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ODT GND " "Pin \"HPS_DDR3_ODT\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_ODT"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_RAS_N GND " "Pin \"HPS_DDR3_RAS_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_RESET_N GND " "Pin \"HPS_DDR3_RESET_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_WE_N GND " "Pin \"HPS_DDR3_WE_N\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_DDR3_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_GTX_CLK GND " "Pin \"HPS_ENET_GTX_CLK\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_MDC GND " "Pin \"HPS_ENET_MDC\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[0\] GND " "Pin \"HPS_ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[1\] GND " "Pin \"HPS_ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[2\] GND " "Pin \"HPS_ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[3\] GND " "Pin \"HPS_ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_EN GND " "Pin \"HPS_ENET_TX_EN\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_DCLK GND " "Pin \"HPS_FLASH_DCLK\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_NCSO GND " "Pin \"HPS_FLASH_NCSO\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_LCM_SPIM_CLK GND " "Pin \"HPS_LCM_SPIM_CLK\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_LCM_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_LCM_SPIM_MOSI GND " "Pin \"HPS_LCM_SPIM_MOSI\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_LCM_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_LCM_SPIM_SS GND " "Pin \"HPS_LCM_SPIM_SS\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_LCM_SPIM_SS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SD_CLK GND " "Pin \"HPS_SD_CLK\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_SS GND " "Pin \"HPS_SPIM_SS\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_SPIM_SS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_UART_TX GND " "Pin \"HPS_UART_TX\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|HPS_USB_STP"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644355117867 "|DE10_Standard|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644355117867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644355117975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644355118538 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644355118538 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "42 " "Design contains 42 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_DDR3_RZQ " "No output dependent on input pin \"HPS_DDR3_RZQ\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_DDR3_RZQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_CLK " "No output dependent on input pin \"HPS_ENET_RX_CLK\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[0\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[1\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[2\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DV " "No output dependent on input pin \"HPS_ENET_RX_DV\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_LCM_SPIM_MISO " "No output dependent on input pin \"HPS_LCM_SPIM_MISO\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_LCM_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_UART_RX " "No output dependent on input pin \"HPS_UART_RX\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|HPS_USB_NXT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644355118734 "|DE10_Standard|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1644355118734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644355118738 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644355118738 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1644355118738 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644355118738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644355118738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 353 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 353 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644355118776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 08 16:18:38 2022 " "Processing ended: Tue Feb 08 16:18:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644355118776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644355118776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644355118776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644355118776 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1644355120796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644355120804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 08 16:18:39 2022 " "Processing started: Tue Feb 08 16:18:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644355120804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1644355120804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1644355120804 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1644355122064 ""}
{ "Info" "0" "" "Project  = lab1" {  } {  } 0 0 "Project  = lab1" 0 0 "Fitter" 0 0 1644355122065 ""}
{ "Info" "0" "" "Revision = lab1" {  } {  } 0 0 "Revision = lab1" 0 0 "Fitter" 0 0 1644355122066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1644355122263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1644355122264 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644355122281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644355122367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644355122367 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644355122983 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1644355123072 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1644355123716 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "302 302 " "No exact pin location assignment(s) for 302 pins of 302 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1644355124145 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "302 288 " "Design requires 302 user-specified I/O pins -- too many to fit in the 288 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "302 302 0 " "Current design requires 302 user-specified I/O pins -- 302 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1644355139171 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "288 260 28 " "Targeted device has 288 I/O pin locations available for user I/O -- 260 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1644355139171 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1644355139171 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1644355139174 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644355139175 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[0\] a permanently disabled " "Pin HPS_DDR3_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[1\] a permanently disabled " "Pin HPS_DDR3_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[2\] a permanently disabled " "Pin HPS_DDR3_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[3\] a permanently disabled " "Pin HPS_DDR3_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[4\] a permanently disabled " "Pin HPS_DDR3_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[5\] a permanently disabled " "Pin HPS_DDR3_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[6\] a permanently disabled " "Pin HPS_DDR3_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[7\] a permanently disabled " "Pin HPS_DDR3_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[0\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[0\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[0\] a permanently disabled " "Pin HPS_FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[1\] a permanently disabled " "Pin HPS_FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[2\] a permanently disabled " "Pin HPS_FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[3\] a permanently disabled " "Pin HPS_FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C2_SCLK a permanently disabled " "Pin HPS_I2C2_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C2_SCLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C2_SDAT a permanently disabled " "Pin HPS_I2C2_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C2_SDAT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 124 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C_CONTROL a permanently disabled " "Pin HPS_I2C_CONTROL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C_CONTROL } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LCM_BK a permanently disabled " "Pin HPS_LCM_BK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LCM_BK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LCM_D_C a permanently disabled " "Pin HPS_LCM_D_C has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LCM_D_C } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LCM_RST_N a permanently disabled " "Pin HPS_LCM_RST_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LCM_RST_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_CMD a permanently disabled " "Pin HPS_SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SD_CMD } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[0\] a permanently disabled " "Pin HPS_SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[1\] a permanently disabled " "Pin HPS_SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[2\] a permanently disabled " "Pin HPS_SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[3\] a permanently disabled " "Pin HPS_SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644355139423 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1644355139423 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "248 " "Following 248 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Pin LEDR\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Pin HEX0\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Pin HEX0\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Pin HEX0\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Pin HEX0\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Pin HEX0\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Pin HEX0\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Pin HEX0\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Pin HEX1\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Pin HEX1\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Pin HEX1\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Pin HEX1\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Pin HEX1\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] GND " "Pin HEX2\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] GND " "Pin HEX2\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Pin HEX2\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Pin HEX2\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] GND " "Pin HEX2\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Pin HEX2\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Pin HEX2\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Pin HEX3\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Pin HEX3\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Pin HEX3\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] GND " "Pin HEX3\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Pin HEX3\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Pin HEX3\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Pin HEX3\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] GND " "Pin HEX4\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Pin HEX4\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Pin HEX4\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] GND " "Pin HEX4\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Pin HEX4\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Pin HEX4\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] GND " "Pin HEX4\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] GND " "Pin HEX5\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] GND " "Pin HEX5\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] GND " "Pin HEX5\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Pin HEX5\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Pin HEX5\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Pin HEX5\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] GND " "Pin HEX5\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[0\] GND " "Pin DRAM_ADDR\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[1\] GND " "Pin DRAM_ADDR\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[2\] GND " "Pin DRAM_ADDR\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[3\] GND " "Pin DRAM_ADDR\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[4\] GND " "Pin DRAM_ADDR\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[5\] GND " "Pin DRAM_ADDR\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[6\] GND " "Pin DRAM_ADDR\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[7\] GND " "Pin DRAM_ADDR\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[8\] GND " "Pin DRAM_ADDR\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[9\] GND " "Pin DRAM_ADDR\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[10\] GND " "Pin DRAM_ADDR\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[10] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[11\] GND " "Pin DRAM_ADDR\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[12\] GND " "Pin DRAM_ADDR\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[12] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[0\] GND " "Pin DRAM_BA\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_BA[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[1\] GND " "Pin DRAM_BA\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_BA[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CAS_N GND " "Pin DRAM_CAS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE GND " "Pin DRAM_CKE has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CLK GND " "Pin DRAM_CLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CS_N GND " "Pin DRAM_CS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_CS_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Pin DRAM_LDQM has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_RAS_N GND " "Pin DRAM_RAS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_RAS_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Pin DRAM_UDQM has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_WE_N GND " "Pin DRAM_WE_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET_N GND " "Pin TD_RESET_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_RESET_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_BLANK_N GND " "Pin VGA_BLANK_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_BLANK_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[0\] GND " "Pin VGA_B\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[1\] GND " "Pin VGA_B\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[2\] GND " "Pin VGA_B\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[3\] GND " "Pin VGA_B\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[4\] GND " "Pin VGA_B\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[5\] GND " "Pin VGA_B\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[6\] GND " "Pin VGA_B\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[7\] GND " "Pin VGA_B\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[7] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_CLK GND " "Pin VGA_CLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_CLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Pin VGA_G\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[1\] GND " "Pin VGA_G\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[2\] GND " "Pin VGA_G\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[3\] GND " "Pin VGA_G\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[4\] GND " "Pin VGA_G\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[5\] GND " "Pin VGA_G\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[6\] GND " "Pin VGA_G\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[7\] GND " "Pin VGA_G\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[7] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_HS GND " "Pin VGA_HS has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_HS } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[0\] GND " "Pin VGA_R\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[1\] GND " "Pin VGA_R\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[2\] GND " "Pin VGA_R\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[3\] GND " "Pin VGA_R\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[4\] GND " "Pin VGA_R\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[5\] GND " "Pin VGA_R\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[6\] GND " "Pin VGA_R\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[7\] GND " "Pin VGA_R\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[7] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_N GND " "Pin VGA_SYNC_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_SYNC_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_VS GND " "Pin VGA_VS has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_VS } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT GND " "Pin AUD_DACDAT has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACDAT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK GND " "Pin AUD_XCK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_XCK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CONVST GND " "Pin ADC_CONVST has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CONVST } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_DIN GND " "Pin ADC_DIN has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_DIN } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCLK GND " "Pin ADC_SCLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FPGA_I2C_SCLK GND " "Pin FPGA_I2C_SCLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SCLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[0\] GND " "Pin HPS_DDR3_ADDR\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[1\] GND " "Pin HPS_DDR3_ADDR\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[2\] GND " "Pin HPS_DDR3_ADDR\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[3\] GND " "Pin HPS_DDR3_ADDR\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[4\] GND " "Pin HPS_DDR3_ADDR\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[5\] GND " "Pin HPS_DDR3_ADDR\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[6\] GND " "Pin HPS_DDR3_ADDR\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[7\] GND " "Pin HPS_DDR3_ADDR\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[7] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[8\] GND " "Pin HPS_DDR3_ADDR\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[8] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[9\] GND " "Pin HPS_DDR3_ADDR\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[9] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[10\] GND " "Pin HPS_DDR3_ADDR\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[10] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[11\] GND " "Pin HPS_DDR3_ADDR\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[11] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[12\] GND " "Pin HPS_DDR3_ADDR\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[12] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[13\] GND " "Pin HPS_DDR3_ADDR\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[14\] GND " "Pin HPS_DDR3_ADDR\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_BA\[0\] GND " "Pin HPS_DDR3_BA\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_BA[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_BA\[1\] GND " "Pin HPS_DDR3_BA\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_BA[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_BA\[2\] GND " "Pin HPS_DDR3_BA\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_BA[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CAS_N GND " "Pin HPS_DDR3_CAS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_CAS_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CKE GND " "Pin HPS_DDR3_CKE has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_CKE } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CK_N GND " "Pin HPS_DDR3_CK_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_CK_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CK_P GND " "Pin HPS_DDR3_CK_P has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_CK_P } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 97 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CS_N GND " "Pin HPS_DDR3_CS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_CS_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[0\] GND " "Pin HPS_DDR3_DM\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[1\] GND " "Pin HPS_DDR3_DM\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[2\] GND " "Pin HPS_DDR3_DM\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[3\] GND " "Pin HPS_DDR3_DM\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ODT GND " "Pin HPS_DDR3_ODT has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ODT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_RAS_N GND " "Pin HPS_DDR3_RAS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RAS_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_RESET_N GND " "Pin HPS_DDR3_RESET_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RESET_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_WE_N GND " "Pin HPS_DDR3_WE_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_WE_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_GTX_CLK GND " "Pin HPS_ENET_GTX_CLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_GTX_CLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDC GND " "Pin HPS_ENET_MDC has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDC } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[0\] GND " "Pin HPS_ENET_TX_DATA\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[1\] GND " "Pin HPS_ENET_TX_DATA\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[2\] GND " "Pin HPS_ENET_TX_DATA\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[3\] GND " "Pin HPS_ENET_TX_DATA\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_EN GND " "Pin HPS_ENET_TX_EN has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_EN } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DCLK GND " "Pin HPS_FLASH_DCLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DCLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_NCSO GND " "Pin HPS_FLASH_NCSO has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_NCSO } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LCM_SPIM_CLK GND " "Pin HPS_LCM_SPIM_CLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LCM_SPIM_CLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LCM_SPIM_MOSI GND " "Pin HPS_LCM_SPIM_MOSI has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LCM_SPIM_MOSI } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LCM_SPIM_SS GND " "Pin HPS_LCM_SPIM_SS has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LCM_SPIM_SS } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_CLK GND " "Pin HPS_SD_CLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SD_CLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 136 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_CLK GND " "Pin HPS_SPIM_CLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_CLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_MOSI GND " "Pin HPS_SPIM_MOSI has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_MOSI } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_SS GND " "Pin HPS_SPIM_SS has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_UART_TX GND " "Pin HPS_UART_TX has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_UART_TX } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_STP GND " "Pin HPS_USB_STP has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_STP } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IRDA_TXD GND " "Pin IRDA_TXD has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IRDA_TXD } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[0\] VCC " "Pin DRAM_DQ\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[1\] VCC " "Pin DRAM_DQ\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[2\] VCC " "Pin DRAM_DQ\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[3\] VCC " "Pin DRAM_DQ\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[4\] VCC " "Pin DRAM_DQ\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[5\] VCC " "Pin DRAM_DQ\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[6\] VCC " "Pin DRAM_DQ\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[7\] VCC " "Pin DRAM_DQ\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[8\] VCC " "Pin DRAM_DQ\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[9\] VCC " "Pin DRAM_DQ\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[10\] VCC " "Pin DRAM_DQ\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[11\] VCC " "Pin DRAM_DQ\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[12\] VCC " "Pin DRAM_DQ\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[13\] VCC " "Pin DRAM_DQ\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[14\] VCC " "Pin DRAM_DQ\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[15\] VCC " "Pin DRAM_DQ\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Pin AUD_BCLK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK VCC " "Pin PS2_CLK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK2 VCC " "Pin PS2_CLK2 has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT VCC " "Pin PS2_DAT has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT2 VCC " "Pin PS2_DAT2 has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FPGA_I2C_SDAT VCC " "Pin FPGA_I2C_SDAT has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_CONV_USB_N VCC " "Pin HPS_CONV_USB_N has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[0\] VCC " "Pin HPS_DDR3_DQ\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[1\] VCC " "Pin HPS_DDR3_DQ\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[2\] VCC " "Pin HPS_DDR3_DQ\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[3\] VCC " "Pin HPS_DDR3_DQ\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[4\] VCC " "Pin HPS_DDR3_DQ\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[5\] VCC " "Pin HPS_DDR3_DQ\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[6\] VCC " "Pin HPS_DDR3_DQ\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[7\] VCC " "Pin HPS_DDR3_DQ\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[8\] VCC " "Pin HPS_DDR3_DQ\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[9\] VCC " "Pin HPS_DDR3_DQ\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[10\] VCC " "Pin HPS_DDR3_DQ\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[11\] VCC " "Pin HPS_DDR3_DQ\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[12\] VCC " "Pin HPS_DDR3_DQ\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[13\] VCC " "Pin HPS_DDR3_DQ\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[14\] VCC " "Pin HPS_DDR3_DQ\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[15\] VCC " "Pin HPS_DDR3_DQ\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[16\] VCC " "Pin HPS_DDR3_DQ\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[17\] VCC " "Pin HPS_DDR3_DQ\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[18\] VCC " "Pin HPS_DDR3_DQ\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[19\] VCC " "Pin HPS_DDR3_DQ\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[20\] VCC " "Pin HPS_DDR3_DQ\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[21\] VCC " "Pin HPS_DDR3_DQ\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[22\] VCC " "Pin HPS_DDR3_DQ\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[23\] VCC " "Pin HPS_DDR3_DQ\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[24\] VCC " "Pin HPS_DDR3_DQ\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[25\] VCC " "Pin HPS_DDR3_DQ\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[26\] VCC " "Pin HPS_DDR3_DQ\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[27\] VCC " "Pin HPS_DDR3_DQ\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[28\] VCC " "Pin HPS_DDR3_DQ\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[29\] VCC " "Pin HPS_DDR3_DQ\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[30\] VCC " "Pin HPS_DDR3_DQ\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[31\] VCC " "Pin HPS_DDR3_DQ\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[0\] VCC " "Pin HPS_DDR3_DQS_N\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[1\] VCC " "Pin HPS_DDR3_DQS_N\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[2\] VCC " "Pin HPS_DDR3_DQS_N\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[3\] VCC " "Pin HPS_DDR3_DQS_N\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[0\] VCC " "Pin HPS_DDR3_DQS_P\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[1\] VCC " "Pin HPS_DDR3_DQS_P\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[2\] VCC " "Pin HPS_DDR3_DQS_P\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[3\] VCC " "Pin HPS_DDR3_DQS_P\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_INT_N VCC " "Pin HPS_ENET_INT_N has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDIO VCC " "Pin HPS_ENET_MDIO has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[0\] VCC " "Pin HPS_FLASH_DATA\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[1\] VCC " "Pin HPS_FLASH_DATA\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[2\] VCC " "Pin HPS_FLASH_DATA\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[3\] VCC " "Pin HPS_FLASH_DATA\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GSENSOR_INT VCC " "Pin HPS_GSENSOR_INT has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SCLK VCC " "Pin HPS_I2C1_SCLK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SDAT VCC " "Pin HPS_I2C1_SDAT has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C2_SCLK VCC " "Pin HPS_I2C2_SCLK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C2_SCLK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C2_SDAT VCC " "Pin HPS_I2C2_SDAT has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C2_SDAT } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 124 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C_CONTROL VCC " "Pin HPS_I2C_CONTROL has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C_CONTROL } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_KEY VCC " "Pin HPS_KEY has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LCM_BK VCC " "Pin HPS_LCM_BK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LCM_BK } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LCM_D_C VCC " "Pin HPS_LCM_D_C has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LCM_D_C } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LCM_RST_N VCC " "Pin HPS_LCM_RST_N has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LCM_RST_N } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LED VCC " "Pin HPS_LED has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LTC_GPIO VCC " "Pin HPS_LTC_GPIO has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_CMD VCC " "Pin HPS_SD_CMD has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SD_CMD } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[0\] VCC " "Pin HPS_SD_DATA\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[1\] VCC " "Pin HPS_SD_DATA\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[2\] VCC " "Pin HPS_SD_DATA\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[3\] VCC " "Pin HPS_SD_DATA\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[0\] VCC " "Pin HPS_USB_DATA\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[1\] VCC " "Pin HPS_USB_DATA\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[2\] VCC " "Pin HPS_USB_DATA\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[3\] VCC " "Pin HPS_USB_DATA\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[4\] VCC " "Pin HPS_USB_DATA\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[5\] VCC " "Pin HPS_USB_DATA\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[6\] VCC " "Pin HPS_USB_DATA\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[7\] VCC " "Pin HPS_USB_DATA\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "DE10_Standard.vhd" "" { Text "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/DE10_Standard.vhd" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jack_/Documents/Rowan/Complex Digital Systems/Lab 1/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1644355139429 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1644355139429 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1644355139444 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5440 " "Peak virtual memory: 5440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644355139951 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 08 16:18:59 2022 " "Processing ended: Tue Feb 08 16:18:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644355139951 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644355139951 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644355139951 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644355139951 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 359 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 359 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644355140662 ""}
