
*** Running vivado
    with args -log my_axi_stream_master_v2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_axi_stream_master_v2_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source my_axi_stream_master_v2_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/umram/Vivado_Projects/my_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top my_axi_stream_master_v2_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6387 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1507.977 ; gain = 60.633 ; free physical = 2358 ; free virtual = 7008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'my_axi_stream_master_v2_0' [/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0/hdl/my_axi_stream_master_v2_0.vhd:38]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'my_axi_stream_master_v2_0_M00_AXIS' declared at '/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0/hdl/my_axi_stream_master_v2_0_M00_AXIS.vhd:5' bound to instance 'my_axi_stream_master_v2_0_M00_AXIS_inst' of component 'my_axi_stream_master_v2_0_M00_AXIS' [/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0/hdl/my_axi_stream_master_v2_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'my_axi_stream_master_v2_0_M00_AXIS' [/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0/hdl/my_axi_stream_master_v2_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_axi_stream_master_v2_0_M00_AXIS' (1#1) [/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0/hdl/my_axi_stream_master_v2_0_M00_AXIS.vhd:42]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'my_button_debounce' declared at '/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0/src/my_button_debounce.vhd:4' bound to instance 'my_debounce' of component 'my_button_debounce' [/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0/hdl/my_axi_stream_master_v2_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'my_button_debounce' [/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0/src/my_button_debounce.vhd:15]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_button_debounce' (2#1) [/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0/src/my_button_debounce.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'my_axi_stream_master_v2_0' (3#1) [/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0/hdl/my_axi_stream_master_v2_0.vhd:38]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1562.727 ; gain = 115.383 ; free physical = 2382 ; free virtual = 7033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1565.695 ; gain = 118.352 ; free physical = 2380 ; free virtual = 7031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1573.699 ; gain = 126.355 ; free physical = 2380 ; free virtual = 7031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'my_axi_stream_master_v2_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            init_counter |                               01 |                               01
             send_stream |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'my_axi_stream_master_v2_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1582.605 ; gain = 135.262 ; free physical = 2371 ; free virtual = 7022
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_axi_stream_master_v2_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module my_button_debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design my_axi_stream_master_v2_0 has port m00_axis_tstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design my_axi_stream_master_v2_0 has port m00_axis_tstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design my_axi_stream_master_v2_0 has port m00_axis_tstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design my_axi_stream_master_v2_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_axi_stream_master_v2_0_M00_AXIS_inst/tx_done_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_axi_stream_master_v2_0_M00_AXIS_inst/custom_reset_reg )
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[8]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[9]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[10]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[11]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[12]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[13]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[14]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[15]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[16]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[17]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[18]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[19]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[20]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[21]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[22]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[23]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[24]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[25]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[26]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[27]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[28]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[29]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[30]' (FDRE) to 'my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_axi_stream_master_v2_0_M00_AXIS_inst/stream_data_out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (my_axi_stream_master_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]) is unused and will be removed from module my_axi_stream_master_v2_0.
WARNING: [Synth 8-3332] Sequential element (my_axi_stream_master_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]) is unused and will be removed from module my_axi_stream_master_v2_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1712.793 ; gain = 265.449 ; free physical = 2177 ; free virtual = 6829
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1712.793 ; gain = 265.449 ; free physical = 2174 ; free virtual = 6827
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1712.793 ; gain = 265.449 ; free physical = 2174 ; free virtual = 6826
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.793 ; gain = 265.449 ; free physical = 2174 ; free virtual = 6826
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.793 ; gain = 265.449 ; free physical = 2174 ; free virtual = 6826
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.793 ; gain = 265.449 ; free physical = 2174 ; free virtual = 6826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.793 ; gain = 265.449 ; free physical = 2174 ; free virtual = 6826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.793 ; gain = 265.449 ; free physical = 2174 ; free virtual = 6826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.793 ; gain = 265.449 ; free physical = 2174 ; free virtual = 6826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    38|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    38|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.793 ; gain = 265.449 ; free physical = 2174 ; free virtual = 6826
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.793 ; gain = 265.449 ; free physical = 2174 ; free virtual = 6826
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.801 ; gain = 265.449 ; free physical = 2174 ; free virtual = 6826
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.418 ; gain = 0.000 ; free physical = 2075 ; free virtual = 6741
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1799.418 ; gain = 352.160 ; free physical = 2175 ; free virtual = 6841
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.418 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6841
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/umram/my_axi_stream_test3/my_axi_stream_test3.tmp/my_axi_stream_master_v2_0_project/my_axi_stream_master_v2_0_project.runs/synth_1/my_axi_stream_master_v2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file my_axi_stream_master_v2_0_utilization_synth.rpt -pb my_axi_stream_master_v2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 14:05:33 2019...
