{
  "Top": "EVRawStreamToXYTSStream",
  "RtlTop": "EVRawStreamToXYTSStream",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "ffg900",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": ["interface EVRawStreamToXYTSStream {{ap_none positionBoolean0mode} {port positionBooleanTextRequiredeventFIFORd}} {}"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "2",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "EVRawStreamToXYTSStream",
    "Version": "1.0",
    "DisplayName": "Evrawstreamtoxytsstream",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/main.cpp"],
    "Vhdl": ["impl\/vhdl\/EVRawStreamToXYTSStream.vhd"],
    "Verilog": ["impl\/verilog\/EVRawStreamToXYTSStream.v"],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "tsStreamOut_V_V yStreamOut_V_V xStreamOut_V_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dataReg_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }}
    },
    "eventFIFOEmpty_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "eventFIFOIn_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }}
    },
    "eventFIFORd_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "getDataStateReg_V": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        }}
    },
    "stateReg_V": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        }}
    },
    "tsRegReg_V": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }}
    },
    "tsStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "tsStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "xRegReg_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }}
    },
    "xStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "xStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "yRegReg_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }}
    },
    "yStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "yStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "tsStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "tsStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "tsStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "yStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "yStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "yStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "xStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "xStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "xStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "eventFIFOIn_V": {
      "dir": "in",
      "width": "16"
    },
    "eventFIFOEmpty_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "eventFIFORd_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stateReg_V": {
      "dir": "out",
      "width": "4"
    },
    "stateReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "getDataStateReg_V": {
      "dir": "out",
      "width": "4"
    },
    "getDataStateReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "xRegReg_V": {
      "dir": "out",
      "width": "16"
    },
    "xRegReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "yRegReg_V": {
      "dir": "out",
      "width": "16"
    },
    "yRegReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "tsRegReg_V": {
      "dir": "out",
      "width": "64"
    },
    "tsRegReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "dataReg_V": {
      "dir": "out",
      "width": "16"
    },
    "dataReg_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "tsStreamOut_V_V": {
      "interfaceRef": "tsStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "yStreamOut_V_V": {
      "interfaceRef": "yStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "xStreamOut_V_V": {
      "interfaceRef": "xStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "eventFIFOIn_V": {
      "interfaceRef": "eventFIFOIn_V",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    },
    "eventFIFOEmpty_V": {
      "interfaceRef": "eventFIFOEmpty_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "eventFIFORd_V": {
      "interfaceRef": "eventFIFORd_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "0"
    },
    "stateReg_V": {
      "interfaceRef": "stateReg_V",
      "dir": "out",
      "dataWidth": "4",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "2"
    },
    "getDataStateReg_V": {
      "interfaceRef": "getDataStateReg_V",
      "dir": "out",
      "dataWidth": "4",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "2"
    },
    "xRegReg_V": {
      "interfaceRef": "xRegReg_V",
      "dir": "out",
      "dataWidth": "16",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "2"
    },
    "yRegReg_V": {
      "interfaceRef": "yRegReg_V",
      "dir": "out",
      "dataWidth": "16",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "2"
    },
    "tsRegReg_V": {
      "interfaceRef": "tsRegReg_V",
      "dir": "out",
      "dataWidth": "64",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "2"
    },
    "dataReg_V": {
      "interfaceRef": "dataReg_V",
      "dir": "out",
      "dataWidth": "16",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "EVRawStreamToXYTSStream"},
    "Metrics": {"EVRawStreamToXYTSStream": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.09"
        },
        "Area": {
          "FF": "403",
          "LUT": "266",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-10-31 20:47:10 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
