# frozen_string_literal: true

RSpec.describe 'bit_field/type/custom' do
  include_context 'clean-up builder'
  include_context 'bit field common'

  before(:all) do
    RgGen.enable(:bit_field, :type, :custom)
  end

  let(:bit_fields) do
    create_bit_fields do
      byte_size 256

      register do
        name 'register_0'
        bit_field { name 'bit_field_0'; bit_assignment width: 2; type [:custom]; initial_value 0 }
      end

      register do
        name 'register_1'
        bit_field { name 'bit_field_0'; bit_assignment width: 2; type [:custom, sw_read: :none]; initial_value 0 }
        bit_field { name 'bit_field_1'; bit_assignment width: 2; type [:custom, sw_read: :default]; initial_value 0 }
        bit_field { name 'bit_field_2'; bit_assignment width: 2; type [:custom, sw_read: :set]; initial_value 0 }
        bit_field { name 'bit_field_3'; bit_assignment width: 2; type [:custom, sw_read: :clear]; initial_value 0 }
      end

      register do
        name 'register_2'
        bit_field { name 'bit_field_0'; bit_assignment width: 2; type [:custom, sw_write: :none] }
        bit_field { name 'bit_field_1'; bit_assignment width: 2; type [:custom, sw_write: :default]; initial_value 0 }
        bit_field { name 'bit_field_2'; bit_assignment width: 2; type [:custom, sw_write: :set]; initial_value 0 }
        bit_field { name 'bit_field_3'; bit_assignment width: 2; type [:custom, sw_write: :set_0]; initial_value 0 }
        bit_field { name 'bit_field_4'; bit_assignment width: 2; type [:custom, sw_write: :set_1]; initial_value 0 }
        bit_field { name 'bit_field_5'; bit_assignment width: 2; type [:custom, sw_write: :clear]; initial_value 0 }
        bit_field { name 'bit_field_6'; bit_assignment width: 2; type [:custom, sw_write: :clear_0]; initial_value 0 }
        bit_field { name 'bit_field_7'; bit_assignment width: 2; type [:custom, sw_write: :clear_1]; initial_value 0 }
        bit_field { name 'bit_field_8'; bit_assignment width: 2; type [:custom, sw_write: :toggle_0]; initial_value 0 }
        bit_field { name 'bit_field_9'; bit_assignment width: 2; type [:custom, sw_write: :toggle_1]; initial_value 0 }
      end

      register do
        name 'register_3'
        bit_field { name 'bit_field_0'; bit_assignment width: 2; type [:custom, sw_write_once: true]; initial_value 0 }
      end

      register do
        name 'register_4'
        bit_field { name 'bit_field_0'; bit_assignment width: 2; type [:custom, hw_write: true]; initial_value 0 }
        bit_field { name 'bit_field_1'; bit_assignment width: 2; type [:custom, hw_set: true]; initial_value 0 }
        bit_field { name 'bit_field_2'; bit_assignment width: 2; type [:custom, hw_clear: true]; initial_value 0 }
      end

      register do
        name 'register_5'
        bit_field { name 'bit_field_0'; bit_assignment width: 2; type [:custom, write_trigger: true]; initial_value 0 }
        bit_field { name 'bit_field_1'; bit_assignment width: 2; type [:custom, read_trigger: true]; initial_value 0 }
      end
    end
  end

  def match_bit_fields(*name, &block)
    bit_fields
      .select { |b| [b.register.name, b.name] == name }
      .each(&block)
  end

  def unmatch_bit_fields(*name, &block)
    bit_fields
      .reject { |b| [b.register.name, b.name] == name }
      .each(&block)
  end

  context 'SWまたはHWからの更新がある場合' do
    it '出力ポート#value_outを持つ' do
      unmatch_bit_fields('register_2', 'bit_field_0') do |bit_field|
        expect(bit_field).to have_port(
          :register_block, :value_out,
          name: "o_#{bit_field.full_name('_')}", direction: :output, type: :logic, width: 2
        )
      end

      match_bit_fields('register_2', 'bit_field_0') do |bit_field|
        expect(bit_field).to not_have_port(
          :register_block, :value_out,
          name: "o_#{bit_field.full_name('_')}", direction: :output, type: :logic, width: 2
        )
      end
    end
  end

  context 'SW/HWからの更新が共にない場合' do
    it '入力ポート#value_inを持つ' do
      match_bit_fields('register_2', 'bit_field_0') do |bit_field|
        expect(bit_field).to have_port(
          :register_block, :value_in,
          name: "i_#{bit_field.full_name('_')}", direction: :input, type: :logic, width: 2
        )
      end

      unmatch_bit_fields('register_2', 'bit_field_0') do |bit_field|
        expect(bit_field).to not_have_port(
          :register_block, :value_in,
          name: "i_#{bit_field.full_name('_')}", direction: :input, type: :logic, width: 2
        )
      end
    end
  end

  context 'hw_writeが有効になっている場合' do
    it '入力ポート#hw_write_enable/#hw_write_dataを持つ' do
      match_bit_fields('register_4', 'bit_field_0') do |bit_field|
        expect(bit_field).to have_port(
          :register_block, :hw_write_enable,
          name: "i_#{bit_field.full_name('_')}_hw_write_enable", direction: :input, type: :logic, width: 1
        )
        expect(bit_field).to have_port(
          :register_block, :hw_write_data,
          name: "i_#{bit_field.full_name('_')}_hw_write_data", direction: :input, type: :logic, width: 2
        )
      end

      unmatch_bit_fields('register_4', 'bit_field_0') do |bit_field|
        expect(bit_field).to not_have_port(
          :register_block, :hw_write_enable,
          name: "i_#{bit_field.full_name('_')}_hw_write_enable", direction: :input, type: :logic, width: 1
        )
        expect(bit_field).to not_have_port(
          :register_block, :hw_write_data,
          name: "i_#{bit_field.full_name('_')}_hw_write_data", direction: :input, type: :logic, width: 2
        )
      end
    end
  end

  context 'hw_setが有効なっている場合' do
    it '入力ポート#hw_setを持つ' do
      match_bit_fields('register_4', 'bit_field_1') do |bit_field|
        expect(bit_field).to have_port(
          :register_block, :hw_set,
          name: "i_#{bit_field.full_name('_')}_hw_set", direction: :input, type: :logic, width: 2
        )
      end

      unmatch_bit_fields('register_4', 'bit_field_1') do |bit_field|
        expect(bit_field).to not_have_port(
          :register_block, :hw_set,
          name: "i_#{bit_field.full_name('_')}_hw_set", direction: :input, type: :logic, width: 2
        )
      end
    end
  end

  context 'hw_clearが有効なっている場合' do
    it '入力ポート#hw_clearを持つ' do
      match_bit_fields('register_4', 'bit_field_2') do |bit_field|
        expect(bit_field).to have_port(
          :register_block, :hw_clear,
          name: "i_#{bit_field.full_name('_')}_hw_clear", direction: :input, type: :logic, width: 2
        )
      end

      unmatch_bit_fields('register_4', 'bit_field_2') do |bit_field|
        expect(bit_field).to not_have_port(
          :register_block, :hw_clear,
          name: "i_#{bit_field.full_name('_')}_hw_clear", direction: :input, type: :logic, width: 2
        )
      end
    end
  end

  context 'write_triggerが有効になっている場合' do
    it '出力ポート#write_triggerを持つ' do
      match_bit_fields('register_5', 'bit_field_0') do |bit_field|
        expect(bit_field).to have_port(
          :register_block, :write_trigger,
          name: "o_#{bit_field.full_name('_')}_write_trigger", direction: :output, type: :logic, width: 1
        )
      end

      unmatch_bit_fields('register_5', 'bit_field_0') do |bit_field|
        expect(bit_field).to not_have_port(
          :register_block, :write_trigger,
          name: "o_#{bit_field.full_name('_')}_write_trigger", direction: :output, type: :logic, width: 1
        )
      end
    end
  end

  context 'read_triggerが有効になっている場合' do
    it '出力ポート#read_triggerを持つ' do
      match_bit_fields('register_5', 'bit_field_1') do |bit_field|
        expect(bit_field).to have_port(
          :register_block, :read_trigger,
          name: "o_#{bit_field.full_name('_')}_read_trigger", direction: :output, type: :logic, width: 1
        )
      end

      unmatch_bit_fields('register_5', 'bit_field_1') do |bit_field|
        expect(bit_field).to not_have_port(
          :register_block, :read_trigger,
          name: "o_#{bit_field.full_name('_')}_read_trigger", direction: :output, type: :logic, width: 1
        )
      end
    end
  end

  describe '#generate_code' do
    it 'rggen::rggen_bit_fieldをインスタンスするコードを生成する' do
      expect(bit_fields[0]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_0_bit_field_0
        );
      VERYL

      expect(bit_fields[1]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_NONE,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_1_bit_field_0
        );
      VERYL

      expect(bit_fields[2]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_1_bit_field_1
        );
      VERYL

      expect(bit_fields[3]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_SET,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_1_bit_field_2
        );
      VERYL

      expect(bit_fields[4]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_CLEAR,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_1_bit_field_3
        );
      VERYL

      expect(bit_fields[5]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      '0,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_NONE,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            false,
          EXTERNAL_READ_DATA: true,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            i_register_2_bit_field_0,
          o_value:            _
        );
      VERYL

      expect(bit_fields[6]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_2_bit_field_1
        );
      VERYL

      expect(bit_fields[7]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_SET,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_2_bit_field_2
        );
      VERYL

      expect(bit_fields[8]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_0_SET,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_2_bit_field_3
        );
      VERYL

      expect(bit_fields[9]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_1_SET,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_2_bit_field_4
        );
      VERYL

      expect(bit_fields[10]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_CLEAR,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_2_bit_field_5
        );
      VERYL

      expect(bit_fields[11]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_0_CLEAR,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_2_bit_field_6
        );
      VERYL

      expect(bit_fields[12]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_1_CLEAR,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_2_bit_field_7
        );
      VERYL

      expect(bit_fields[13]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_0_TOGGLE,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_2_bit_field_8
        );
      VERYL

      expect(bit_fields[14]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_1_TOGGLE,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_2_bit_field_9
        );
      VERYL

      expect(bit_fields[15]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      true,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_3_bit_field_0
        );
      VERYL

      expect(bit_fields[16]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           true,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  i_register_4_bit_field_0_hw_write_enable,
          i_hw_write_data:    i_register_4_bit_field_0_hw_write_data,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_4_bit_field_0
        );
      VERYL

      expect(bit_fields[17]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             true,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           i_register_4_bit_field_1_hw_set,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_4_bit_field_1
        );
      VERYL

      expect(bit_fields[18]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           true,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            false
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         i_register_4_bit_field_2_hw_clear,
          i_value:            '0,
          o_value:            o_register_4_bit_field_2
        );
      VERYL

      expect(bit_fields[19]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            true
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    o_register_5_bit_field_0_write_trigger,
          o_read_trigger:     _,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_5_bit_field_0
        );
      VERYL

      expect(bit_fields[20]).to generate_code(:bit_field, :top_down, <<~'VERYL')
        inst u_bit_field: rggen::rggen_bit_field #(
          WIDTH:              2,
          INITIAL_VALUE:      INITIAL_VALUE,
          SW_READ_ACTION:     rggen_sw_action::READ_DEFAULT,
          SW_WRITE_ACTION:    rggen_sw_action::WRITE_DEFAULT,
          SW_WRITE_ONCE:      false,
          HW_WRITE:           false,
          HW_SET:             false,
          HW_CLEAR:           false,
          STORAGE:            true,
          EXTERNAL_READ_DATA: false,
          TRIGGER:            true
        )(
          i_clk:              i_clk,
          i_rst:              i_rst,
          bit_field_if:       bit_field_sub_if,
          o_write_trigger:    _,
          o_read_trigger:     o_register_5_bit_field_1_read_trigger,
          i_hw_write_enable:  '0,
          i_hw_write_data:    '0,
          i_hw_set:           '0,
          i_hw_clear:         '0,
          i_value:            '0,
          o_value:            o_register_5_bit_field_1
        );
      VERYL
    end
  end
end
