|dinogame
CLOCK_50 => CLOCK_50.IN3
KEY[0] => KEY[0].IN3
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
LEDR[0] <= LEDR[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= part2:part2.LEDR
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= part2:part2.LEDR
LEDR[4] <= part2:part2.LEDR
LEDR[5] <= part2:part2.LEDR
LEDR[6] <= viewScore.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= kill.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
PS2_CLK <> FSM:FSM.PS2_CLK
PS2_DAT <> FSM:FSM.PS2_DAT
HEX0[0] <= Hexadecimal_To_Seven_Segment:Segment0.display
HEX0[1] <= Hexadecimal_To_Seven_Segment:Segment0.display
HEX0[2] <= Hexadecimal_To_Seven_Segment:Segment0.display
HEX0[3] <= Hexadecimal_To_Seven_Segment:Segment0.display
HEX0[4] <= Hexadecimal_To_Seven_Segment:Segment0.display
HEX0[5] <= Hexadecimal_To_Seven_Segment:Segment0.display
HEX0[6] <= Hexadecimal_To_Seven_Segment:Segment0.display
HEX1[0] <= Hexadecimal_To_Seven_Segment:Segment1.display
HEX1[1] <= Hexadecimal_To_Seven_Segment:Segment1.display
HEX1[2] <= Hexadecimal_To_Seven_Segment:Segment1.display
HEX1[3] <= Hexadecimal_To_Seven_Segment:Segment1.display
HEX1[4] <= Hexadecimal_To_Seven_Segment:Segment1.display
HEX1[5] <= Hexadecimal_To_Seven_Segment:Segment1.display
HEX1[6] <= Hexadecimal_To_Seven_Segment:Segment1.display
HEX2[0] <= Hexadecimal_To_Seven_Segment:Segment2.display
HEX2[1] <= Hexadecimal_To_Seven_Segment:Segment2.display
HEX2[2] <= Hexadecimal_To_Seven_Segment:Segment2.display
HEX2[3] <= Hexadecimal_To_Seven_Segment:Segment2.display
HEX2[4] <= Hexadecimal_To_Seven_Segment:Segment2.display
HEX2[5] <= Hexadecimal_To_Seven_Segment:Segment2.display
HEX2[6] <= Hexadecimal_To_Seven_Segment:Segment2.display
HEX3[0] <= Hexadecimal_To_Seven_Segment:Segment3.display
HEX3[1] <= Hexadecimal_To_Seven_Segment:Segment3.display
HEX3[2] <= Hexadecimal_To_Seven_Segment:Segment3.display
HEX3[3] <= Hexadecimal_To_Seven_Segment:Segment3.display
HEX3[4] <= Hexadecimal_To_Seven_Segment:Segment3.display
HEX3[5] <= Hexadecimal_To_Seven_Segment:Segment3.display
HEX3[6] <= Hexadecimal_To_Seven_Segment:Segment3.display
HEX4[0] <= Hexadecimal_To_Seven_Segment:Segment4.display
HEX4[1] <= Hexadecimal_To_Seven_Segment:Segment4.display
HEX4[2] <= Hexadecimal_To_Seven_Segment:Segment4.display
HEX4[3] <= Hexadecimal_To_Seven_Segment:Segment4.display
HEX4[4] <= Hexadecimal_To_Seven_Segment:Segment4.display
HEX4[5] <= Hexadecimal_To_Seven_Segment:Segment4.display
HEX4[6] <= Hexadecimal_To_Seven_Segment:Segment4.display
HEX5[0] <= Hexadecimal_To_Seven_Segment:Segment5.display
HEX5[1] <= Hexadecimal_To_Seven_Segment:Segment5.display
HEX5[2] <= Hexadecimal_To_Seven_Segment:Segment5.display
HEX5[3] <= Hexadecimal_To_Seven_Segment:Segment5.display
HEX5[4] <= Hexadecimal_To_Seven_Segment:Segment5.display
HEX5[5] <= Hexadecimal_To_Seven_Segment:Segment5.display
HEX5[6] <= Hexadecimal_To_Seven_Segment:Segment5.display
HEX6[0] <= <VCC>
HEX6[1] <= <VCC>
HEX6[2] <= <VCC>
HEX6[3] <= <VCC>
HEX6[4] <= <VCC>
HEX6[5] <= <VCC>
HEX6[6] <= <VCC>
HEX7[0] <= <VCC>
HEX7[1] <= <VCC>
HEX7[2] <= <VCC>
HEX7[3] <= <VCC>
HEX7[4] <= <VCC>
HEX7[5] <= <VCC>
HEX7[6] <= <VCC>
disp[0] <= disp[0].DB_MAX_OUTPUT_PORT_TYPE
disp[1] <= disp[1].DB_MAX_OUTPUT_PORT_TYPE
disp[2] <= disp[2].DB_MAX_OUTPUT_PORT_TYPE
disp[3] <= disp[3].DB_MAX_OUTPUT_PORT_TYPE
disp[4] <= disp[4].DB_MAX_OUTPUT_PORT_TYPE
disp[5] <= disp[5].DB_MAX_OUTPUT_PORT_TYPE
disp[6] <= disp[6].DB_MAX_OUTPUT_PORT_TYPE
disp[7] <= disp[7].DB_MAX_OUTPUT_PORT_TYPE
disp[8] <= disp[8].DB_MAX_OUTPUT_PORT_TYPE
disp[9] <= disp[9].DB_MAX_OUTPUT_PORT_TYPE
disp[10] <= disp[10].DB_MAX_OUTPUT_PORT_TYPE
disp[11] <= disp[11].DB_MAX_OUTPUT_PORT_TYPE
disp[12] <= disp[12].DB_MAX_OUTPUT_PORT_TYPE
disp[13] <= disp[13].DB_MAX_OUTPUT_PORT_TYPE
disp[14] <= disp[14].DB_MAX_OUTPUT_PORT_TYPE
disp[15] <= disp[15].DB_MAX_OUTPUT_PORT_TYPE
disp[16] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[17] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[18] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[19] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[20] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[21] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[22] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[23] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[24] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[25] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[26] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[27] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[28] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[29] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[30] <= disp.DB_MAX_OUTPUT_PORT_TYPE
disp[31] <= disp.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= part2:part2.VGA_CLK
VGA_HS <= part2:part2.VGA_HS
VGA_VS <= part2:part2.VGA_VS
VGA_BLANK_N <= part2:part2.VGA_BLANK_N
VGA_SYNC_N <= part2:part2.VGA_SYNC_N
VGA_R[0] <= part2:part2.VGA_R
VGA_R[1] <= part2:part2.VGA_R
VGA_R[2] <= part2:part2.VGA_R
VGA_R[3] <= part2:part2.VGA_R
VGA_R[4] <= part2:part2.VGA_R
VGA_R[5] <= part2:part2.VGA_R
VGA_R[6] <= part2:part2.VGA_R
VGA_R[7] <= part2:part2.VGA_R
VGA_G[0] <= part2:part2.VGA_G
VGA_G[1] <= part2:part2.VGA_G
VGA_G[2] <= part2:part2.VGA_G
VGA_G[3] <= part2:part2.VGA_G
VGA_G[4] <= part2:part2.VGA_G
VGA_G[5] <= part2:part2.VGA_G
VGA_G[6] <= part2:part2.VGA_G
VGA_G[7] <= part2:part2.VGA_G
VGA_B[0] <= part2:part2.VGA_B
VGA_B[1] <= part2:part2.VGA_B
VGA_B[2] <= part2:part2.VGA_B
VGA_B[3] <= part2:part2.VGA_B
VGA_B[4] <= part2:part2.VGA_B
VGA_B[5] <= part2:part2.VGA_B
VGA_B[6] <= part2:part2.VGA_B
VGA_B[7] <= part2:part2.VGA_B


|dinogame|FSM:FSM
Clock => Clock.IN3
reset => reset.IN3
PS2_CLK <> keyboard:keyboard.PS2_CLK
PS2_DAT <> keyboard:keyboard.PS2_DAT
kill => kill.IN1
viewScore <= viewScore.DB_MAX_OUTPUT_PORT_TYPE
return <= return.DB_MAX_OUTPUT_PORT_TYPE
play <= play.DB_MAX_OUTPUT_PORT_TYPE
jumping <= jumping.DB_MAX_OUTPUT_PORT_TYPE
gen <= gen.DB_MAX_OUTPUT_PORT_TYPE
lose <= lose.DB_MAX_OUTPUT_PORT_TYPE
pause <= pause.DB_MAX_OUTPUT_PORT_TYPE
kbData[0] <= kbData[0].DB_MAX_OUTPUT_PORT_TYPE
kbData[1] <= kbData[1].DB_MAX_OUTPUT_PORT_TYPE
kbData[2] <= kbData[2].DB_MAX_OUTPUT_PORT_TYPE
kbData[3] <= kbData[3].DB_MAX_OUTPUT_PORT_TYPE
kbData[4] <= kbData[4].DB_MAX_OUTPUT_PORT_TYPE
kbData[5] <= kbData[5].DB_MAX_OUTPUT_PORT_TYPE
kbData[6] <= kbData[6].DB_MAX_OUTPUT_PORT_TYPE
kbData[7] <= kbData[7].DB_MAX_OUTPUT_PORT_TYPE
currentState[0] <= control:control.currentState
currentState[1] <= control:control.currentState
currentState[2] <= control:control.currentState
currentState[3] <= control:control.currentState
currentState[4] <= control:control.currentState
currentState[5] <= control:control.currentState
nextState[0] <= control:control.nextState
nextState[1] <= control:control.nextState
nextState[2] <= control:control.nextState
nextState[3] <= control:control.nextState
nextState[4] <= control:control.nextState
nextState[5] <= control:control.nextState
height[0] <= KBDatapath:KBDatapath.height
height[1] <= KBDatapath:KBDatapath.height
height[2] <= KBDatapath:KBDatapath.height
height[3] <= KBDatapath:KBDatapath.height
height[4] <= KBDatapath:KBDatapath.height
height[5] <= KBDatapath:KBDatapath.height
height[6] <= KBDatapath:KBDatapath.height
height[7] <= KBDatapath:KBDatapath.height
height[8] <= KBDatapath:KBDatapath.height
height[9] <= KBDatapath:KBDatapath.height
height[10] <= KBDatapath:KBDatapath.height
height[11] <= KBDatapath:KBDatapath.height
height[12] <= KBDatapath:KBDatapath.height
height[13] <= KBDatapath:KBDatapath.height
height[14] <= KBDatapath:KBDatapath.height
height[15] <= KBDatapath:KBDatapath.height
nextHeight[0] <= KBDatapath:KBDatapath.nextHeight
nextHeight[1] <= KBDatapath:KBDatapath.nextHeight
nextHeight[2] <= KBDatapath:KBDatapath.nextHeight
nextHeight[3] <= KBDatapath:KBDatapath.nextHeight
nextHeight[4] <= KBDatapath:KBDatapath.nextHeight
nextHeight[5] <= KBDatapath:KBDatapath.nextHeight
nextHeight[6] <= KBDatapath:KBDatapath.nextHeight
nextHeight[7] <= KBDatapath:KBDatapath.nextHeight
nextHeight[8] <= KBDatapath:KBDatapath.nextHeight
nextHeight[9] <= KBDatapath:KBDatapath.nextHeight
nextHeight[10] <= KBDatapath:KBDatapath.nextHeight
nextHeight[11] <= KBDatapath:KBDatapath.nextHeight
nextHeight[12] <= KBDatapath:KBDatapath.nextHeight
nextHeight[13] <= KBDatapath:KBDatapath.nextHeight
nextHeight[14] <= KBDatapath:KBDatapath.nextHeight
nextHeight[15] <= KBDatapath:KBDatapath.nextHeight
velocity[0] <= KBDatapath:KBDatapath.velocity
velocity[1] <= KBDatapath:KBDatapath.velocity
velocity[2] <= KBDatapath:KBDatapath.velocity
velocity[3] <= KBDatapath:KBDatapath.velocity
velocity[4] <= KBDatapath:KBDatapath.velocity
velocity[5] <= KBDatapath:KBDatapath.velocity
velocity[6] <= KBDatapath:KBDatapath.velocity
velocity[7] <= KBDatapath:KBDatapath.velocity
velocity[8] <= KBDatapath:KBDatapath.velocity
velocity[9] <= KBDatapath:KBDatapath.velocity
velocity[10] <= KBDatapath:KBDatapath.velocity
velocity[11] <= KBDatapath:KBDatapath.velocity
velocity[12] <= KBDatapath:KBDatapath.velocity
velocity[13] <= KBDatapath:KBDatapath.velocity
velocity[14] <= KBDatapath:KBDatapath.velocity
velocity[15] <= KBDatapath:KBDatapath.velocity
counter[0] <= KBDatapath:KBDatapath.counter
counter[1] <= KBDatapath:KBDatapath.counter
counter[2] <= KBDatapath:KBDatapath.counter
counter[3] <= KBDatapath:KBDatapath.counter
counter[4] <= KBDatapath:KBDatapath.counter
counter[5] <= KBDatapath:KBDatapath.counter
counter[6] <= KBDatapath:KBDatapath.counter
counter[7] <= KBDatapath:KBDatapath.counter
elTime[0] <= KBDatapath:KBDatapath.elTime
elTime[1] <= KBDatapath:KBDatapath.elTime
elTime[2] <= KBDatapath:KBDatapath.elTime
elTime[3] <= KBDatapath:KBDatapath.elTime
elTime[4] <= KBDatapath:KBDatapath.elTime
elTime[5] <= KBDatapath:KBDatapath.elTime
elTime[6] <= KBDatapath:KBDatapath.elTime
elTime[7] <= KBDatapath:KBDatapath.elTime
elTime[8] <= KBDatapath:KBDatapath.elTime
elTime[9] <= KBDatapath:KBDatapath.elTime
elTime[10] <= KBDatapath:KBDatapath.elTime
elTime[11] <= KBDatapath:KBDatapath.elTime
elTime[12] <= KBDatapath:KBDatapath.elTime
elTime[13] <= KBDatapath:KBDatapath.elTime
elTime[14] <= KBDatapath:KBDatapath.elTime
elTime[15] <= KBDatapath:KBDatapath.elTime
elTime[16] <= KBDatapath:KBDatapath.elTime
elTime[17] <= KBDatapath:KBDatapath.elTime
elTime[18] <= KBDatapath:KBDatapath.elTime
elTime[19] <= KBDatapath:KBDatapath.elTime
elTime[20] <= KBDatapath:KBDatapath.elTime
elTime[21] <= KBDatapath:KBDatapath.elTime
elTime[22] <= KBDatapath:KBDatapath.elTime
elTime[23] <= KBDatapath:KBDatapath.elTime
elTime[24] <= KBDatapath:KBDatapath.elTime
elTime[25] <= KBDatapath:KBDatapath.elTime
ld_menu <= ld_menu.DB_MAX_OUTPUT_PORT_TYPE
ld_score <= ld_score.DB_MAX_OUTPUT_PORT_TYPE
ld_play <= ld_play.DB_MAX_OUTPUT_PORT_TYPE
reset_game <= reset_game.DB_MAX_OUTPUT_PORT_TYPE
load_game <= load_game.DB_MAX_OUTPUT_PORT_TYPE
ld_generate <= ld_generate.DB_MAX_OUTPUT_PORT_TYPE
ld_game <= ld_game.DB_MAX_OUTPUT_PORT_TYPE
calc_jump <= calc_jump.DB_MAX_OUTPUT_PORT_TYPE
create_obs <= create_obs.DB_MAX_OUTPUT_PORT_TYPE
calc_hs <= calc_hs.DB_MAX_OUTPUT_PORT_TYPE
ld_pause <= ld_pause.DB_MAX_OUTPUT_PORT_TYPE
pauseFlag <= KBDatapath:KBDatapath.pauseFlag


|dinogame|FSM:FSM|control:control
Clock => currentState[0]~reg0.CLK
Clock => currentState[1]~reg0.CLK
Clock => currentState[2]~reg0.CLK
Clock => currentState[3]~reg0.CLK
Clock => currentState[4]~reg0.CLK
Clock => currentState[5]~reg0.CLK
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
viewScore => nextState.OUTPUTSELECT
viewScore => Selector3.IN11
return => Selector3.IN4
play => nextState.DATAA
jumping => nextState.OUTPUTSELECT
jumping => nextState.OUTPUTSELECT
jumping => nextState.OUTPUTSELECT
jumping => nextState.OUTPUTSELECT
jumping => nextState.DATAA
gen => nextState.OUTPUTSELECT
gen => nextState.OUTPUTSELECT
gen => Selector0.IN8
gen => nextState.DATAA
gen => Selector1.IN3
gen => nextState.DATAA
gen => Selector2.IN3
lose => nextState.OUTPUTSELECT
lose => nextState.OUTPUTSELECT
lose => nextState.OUTPUTSELECT
lose => nextState.OUTPUTSELECT
lose => nextState.OUTPUTSELECT
pause => nextState.DATAA
pause => Selector0.IN9
pause => Selector1.IN5
pause => nextState.DATAA
currentState[0] <= currentState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[1] <= currentState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[2] <= currentState[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[3] <= currentState[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[4] <= currentState[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentState[5] <= currentState[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextState[0] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
nextState[1] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
nextState[2] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
nextState[3] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
nextState[4] <= <GND>
nextState[5] <= <GND>
ld_menu <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ld_score <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ld_play <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
reset_game <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
load_game <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ld_generate <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ld_game <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
calc_jump <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
create_obs <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
calc_hs <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ld_pause <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|FSM:FSM|KBDatapath:KBDatapath
Clock => play~reg0.CLK
Clock => viewScore~reg0.CLK
Clock => return~reg0.CLK
Clock => pauseFlag~reg0.CLK
Clock => pause~reg0.CLK
Clock => lose~reg0.CLK
Clock => elTime[0]~reg0.CLK
Clock => elTime[1]~reg0.CLK
Clock => elTime[2]~reg0.CLK
Clock => elTime[3]~reg0.CLK
Clock => elTime[4]~reg0.CLK
Clock => elTime[5]~reg0.CLK
Clock => elTime[6]~reg0.CLK
Clock => elTime[7]~reg0.CLK
Clock => elTime[8]~reg0.CLK
Clock => elTime[9]~reg0.CLK
Clock => elTime[10]~reg0.CLK
Clock => elTime[11]~reg0.CLK
Clock => elTime[12]~reg0.CLK
Clock => elTime[13]~reg0.CLK
Clock => elTime[14]~reg0.CLK
Clock => elTime[15]~reg0.CLK
Clock => elTime[16]~reg0.CLK
Clock => elTime[17]~reg0.CLK
Clock => elTime[18]~reg0.CLK
Clock => elTime[19]~reg0.CLK
Clock => elTime[20]~reg0.CLK
Clock => elTime[21]~reg0.CLK
Clock => elTime[22]~reg0.CLK
Clock => elTime[23]~reg0.CLK
Clock => elTime[24]~reg0.CLK
Clock => elTime[25]~reg0.CLK
Clock => jumping~reg0.CLK
Clock => counter[0]~reg0.CLK
Clock => counter[1]~reg0.CLK
Clock => counter[2]~reg0.CLK
Clock => counter[3]~reg0.CLK
Clock => counter[4]~reg0.CLK
Clock => counter[5]~reg0.CLK
Clock => counter[6]~reg0.CLK
Clock => counter[7]~reg0.CLK
Clock => velocity[0]~reg0.CLK
Clock => velocity[1]~reg0.CLK
Clock => velocity[2]~reg0.CLK
Clock => velocity[3]~reg0.CLK
Clock => velocity[4]~reg0.CLK
Clock => velocity[5]~reg0.CLK
Clock => velocity[6]~reg0.CLK
Clock => velocity[7]~reg0.CLK
Clock => velocity[8]~reg0.CLK
Clock => velocity[9]~reg0.CLK
Clock => velocity[10]~reg0.CLK
Clock => velocity[11]~reg0.CLK
Clock => velocity[12]~reg0.CLK
Clock => velocity[13]~reg0.CLK
Clock => velocity[14]~reg0.CLK
Clock => velocity[15]~reg0.CLK
Clock => nextHeight[0]~reg0.CLK
Clock => nextHeight[1]~reg0.CLK
Clock => nextHeight[2]~reg0.CLK
Clock => nextHeight[3]~reg0.CLK
Clock => nextHeight[4]~reg0.CLK
Clock => nextHeight[5]~reg0.CLK
Clock => nextHeight[6]~reg0.CLK
Clock => nextHeight[7]~reg0.CLK
Clock => nextHeight[8]~reg0.CLK
Clock => nextHeight[9]~reg0.CLK
Clock => nextHeight[10]~reg0.CLK
Clock => nextHeight[11]~reg0.CLK
Clock => nextHeight[12]~reg0.CLK
Clock => nextHeight[13]~reg0.CLK
Clock => nextHeight[14]~reg0.CLK
Clock => nextHeight[15]~reg0.CLK
Clock => height[0]~reg0.CLK
Clock => height[1]~reg0.CLK
Clock => height[2]~reg0.CLK
Clock => height[3]~reg0.CLK
Clock => height[4]~reg0.CLK
Clock => height[5]~reg0.CLK
Clock => height[6]~reg0.CLK
Clock => height[7]~reg0.CLK
Clock => height[8]~reg0.CLK
Clock => height[9]~reg0.CLK
Clock => height[10]~reg0.CLK
Clock => height[11]~reg0.CLK
Clock => height[12]~reg0.CLK
Clock => height[13]~reg0.CLK
Clock => height[14]~reg0.CLK
Clock => height[15]~reg0.CLK
reset => return.OUTPUTSELECT
reset => viewScore.OUTPUTSELECT
reset => play.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => nextHeight.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => velocity.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => jumping.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => elTime.OUTPUTSELECT
reset => pause.OUTPUTSELECT
reset => pauseFlag.OUTPUTSELECT
reset => lose~reg0.ENA
ld_menu => viewScore.DATAB
ld_menu => play.DATAB
ld_score => return.DATAB
ld_play => ~NO_FANOUT~
reset_game => ~NO_FANOUT~
load_game => ~NO_FANOUT~
ld_generate => ~NO_FANOUT~
ld_game => always0.IN0
ld_game => pauseFlag.OUTPUTSELECT
calc_jump => always0.IN1
calc_jump => always0.IN1
create_obs => ~NO_FANOUT~
calc_hs => ~NO_FANOUT~
ld_pause => always1.IN1
ld_pause => pauseFlag.OUTPUTSELECT
kbData[0] => Equal0.IN2
kbData[0] => Equal2.IN7
kbData[0] => Equal3.IN7
kbData[0] => Equal4.IN3
kbData[0] => Equal5.IN7
kbData[0] => Equal6.IN7
kbData[1] => Equal0.IN7
kbData[1] => Equal2.IN4
kbData[1] => Equal3.IN6
kbData[1] => Equal4.IN7
kbData[1] => Equal5.IN2
kbData[1] => Equal6.IN3
kbData[2] => Equal0.IN6
kbData[2] => Equal2.IN3
kbData[2] => Equal3.IN5
kbData[2] => Equal4.IN6
kbData[2] => Equal5.IN1
kbData[2] => Equal6.IN6
kbData[3] => Equal0.IN1
kbData[3] => Equal2.IN6
kbData[3] => Equal3.IN4
kbData[3] => Equal4.IN2
kbData[3] => Equal5.IN6
kbData[3] => Equal6.IN2
kbData[4] => Equal0.IN5
kbData[4] => Equal2.IN2
kbData[4] => Equal3.IN3
kbData[4] => Equal4.IN1
kbData[4] => Equal5.IN0
kbData[4] => Equal6.IN1
kbData[5] => Equal0.IN0
kbData[5] => Equal2.IN1
kbData[5] => Equal3.IN2
kbData[5] => Equal4.IN5
kbData[5] => Equal5.IN5
kbData[5] => Equal6.IN5
kbData[6] => Equal0.IN4
kbData[6] => Equal2.IN0
kbData[6] => Equal3.IN1
kbData[6] => Equal4.IN0
kbData[6] => Equal5.IN4
kbData[6] => Equal6.IN0
kbData[7] => Equal0.IN3
kbData[7] => Equal2.IN5
kbData[7] => Equal3.IN0
kbData[7] => Equal4.IN4
kbData[7] => Equal5.IN3
kbData[7] => Equal6.IN4
kill => lose~reg0.DATAIN
viewScore <= viewScore~reg0.DB_MAX_OUTPUT_PORT_TYPE
return <= return~reg0.DB_MAX_OUTPUT_PORT_TYPE
play <= play~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumping <= jumping~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen <= <GND>
lose <= lose~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause <= pause~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[0] <= height[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[1] <= height[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[2] <= height[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[3] <= height[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[4] <= height[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[5] <= height[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[6] <= height[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[7] <= height[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[8] <= height[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[9] <= height[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[10] <= height[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[11] <= height[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[12] <= height[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[13] <= height[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[14] <= height[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
height[15] <= height[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[0] <= nextHeight[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[1] <= nextHeight[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[2] <= nextHeight[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[3] <= nextHeight[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[4] <= nextHeight[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[5] <= nextHeight[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[6] <= nextHeight[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[7] <= nextHeight[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[8] <= nextHeight[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[9] <= nextHeight[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[10] <= nextHeight[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[11] <= nextHeight[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[12] <= nextHeight[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[13] <= nextHeight[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[14] <= nextHeight[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextHeight[15] <= nextHeight[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[0] <= velocity[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[1] <= velocity[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[2] <= velocity[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[3] <= velocity[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[4] <= velocity[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[5] <= velocity[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[6] <= velocity[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[7] <= velocity[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[8] <= velocity[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[9] <= velocity[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[10] <= velocity[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[11] <= velocity[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[12] <= velocity[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[13] <= velocity[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[14] <= velocity[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
velocity[15] <= velocity[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[0] <= elTime[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[1] <= elTime[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[2] <= elTime[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[3] <= elTime[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[4] <= elTime[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[5] <= elTime[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[6] <= elTime[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[7] <= elTime[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[8] <= elTime[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[9] <= elTime[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[10] <= elTime[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[11] <= elTime[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[12] <= elTime[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[13] <= elTime[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[14] <= elTime[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[15] <= elTime[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[16] <= elTime[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[17] <= elTime[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[18] <= elTime[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[19] <= elTime[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[20] <= elTime[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[21] <= elTime[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[22] <= elTime[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[23] <= elTime[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[24] <= elTime[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
elTime[25] <= elTime[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pauseFlag <= pauseFlag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|FSM:FSM|keyboard:keyboard
Clock => Clock.IN1
reset => reset.IN1
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> PS2_Controller:PS2.PS2_DAT
heldData[0] <= heldData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
heldData[1] <= heldData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
heldData[2] <= heldData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
heldData[3] <= heldData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
heldData[4] <= heldData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
heldData[5] <= heldData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
heldData[6] <= heldData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
heldData[7] <= heldData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2
Clock => keyPressed~reg0.CLK
Clock => rawData.CLK
Clock => currPS2CLK.CLK
Clock => lastPS2CLK.CLK
Clock => currentState~1.DATAIN
reset => keyPressed.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
transmit[0] <= transmit[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
transmit[1] <= transmit[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
transmit[2] <= transmit[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
transmit[3] <= transmit[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
transmit[4] <= transmit[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
transmit[5] <= transmit[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
transmit[6] <= transmit[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
transmit[7] <= transmit[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
keyPressed <= keyPressed~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|scorekeeper:scorekeeper
Clock => Clock.IN2
reset => comb.IN1
reset => comb.IN1
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => score.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => highScore.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
reset => scoreKeepTime.OUTPUTSELECT
ld_menu => ~NO_FANOUT~
ld_score => ~NO_FANOUT~
ld_play => scoreAddress[0]~reg0.CLK
ld_play => scoreAddress[1]~reg0.CLK
ld_play => scoreAddress[2]~reg0.CLK
ld_play => scoreAddress[3]~reg0.CLK
ld_play => scoreAddress[4]~reg0.CLK
ld_play => scoreAddress[5]~reg0.CLK
ld_play => scoreAddress[6]~reg0.CLK
ld_play => scoreAddress[7]~reg0.CLK
ld_play => scoreAddress[8]~reg0.CLK
reset_game => ~NO_FANOUT~
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
load_game => score.OUTPUTSELECT
ld_generate => ~NO_FANOUT~
ld_game => always0.IN0
calc_jump => always0.IN1
create_obs => ~NO_FANOUT~
calc_hs => writeEnS.OUTPUTSELECT
calc_hs => writeEnHS.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
calc_hs => highScore.OUTPUTSELECT
ld_pause => scoreAddress.OUTPUTSELECT
ld_pause => scoreAddress.OUTPUTSELECT
ld_pause => scoreAddress.OUTPUTSELECT
ld_pause => scoreAddress.OUTPUTSELECT
ld_pause => scoreAddress.OUTPUTSELECT
ld_pause => scoreAddress.OUTPUTSELECT
ld_pause => scoreAddress.OUTPUTSELECT
ld_pause => scoreAddress.OUTPUTSELECT
ld_pause => scoreAddress.OUTPUTSELECT
kbData[0] => ~NO_FANOUT~
kbData[1] => ~NO_FANOUT~
kbData[2] => ~NO_FANOUT~
kbData[3] => ~NO_FANOUT~
kbData[4] => ~NO_FANOUT~
kbData[5] => ~NO_FANOUT~
kbData[6] => ~NO_FANOUT~
kbData[7] => ~NO_FANOUT~
viewScore => ~NO_FANOUT~
return => ~NO_FANOUT~
play => ~NO_FANOUT~
jumping => ~NO_FANOUT~
gen => ~NO_FANOUT~
lose => ~NO_FANOUT~
pause => ~NO_FANOUT~
scoreKeepTime[0] <= scoreKeepTime[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[1] <= scoreKeepTime[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[2] <= scoreKeepTime[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[3] <= scoreKeepTime[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[4] <= scoreKeepTime[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[5] <= scoreKeepTime[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[6] <= scoreKeepTime[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[7] <= scoreKeepTime[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[8] <= scoreKeepTime[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[9] <= scoreKeepTime[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[10] <= scoreKeepTime[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[11] <= scoreKeepTime[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[12] <= scoreKeepTime[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[13] <= scoreKeepTime[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[14] <= scoreKeepTime[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[15] <= scoreKeepTime[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[16] <= scoreKeepTime[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[17] <= scoreKeepTime[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[18] <= scoreKeepTime[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[19] <= scoreKeepTime[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[20] <= scoreKeepTime[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[21] <= scoreKeepTime[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[22] <= scoreKeepTime[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[23] <= scoreKeepTime[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[24] <= scoreKeepTime[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreKeepTime[25] <= scoreKeepTime[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= score[0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score[1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score[2].DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score[3].DB_MAX_OUTPUT_PORT_TYPE
score[4] <= score[4].DB_MAX_OUTPUT_PORT_TYPE
score[5] <= score[5].DB_MAX_OUTPUT_PORT_TYPE
score[6] <= score[6].DB_MAX_OUTPUT_PORT_TYPE
score[7] <= score[7].DB_MAX_OUTPUT_PORT_TYPE
score[8] <= score[8].DB_MAX_OUTPUT_PORT_TYPE
score[9] <= score[9].DB_MAX_OUTPUT_PORT_TYPE
score[10] <= score[10].DB_MAX_OUTPUT_PORT_TYPE
score[11] <= score[11].DB_MAX_OUTPUT_PORT_TYPE
score[12] <= score[12].DB_MAX_OUTPUT_PORT_TYPE
score[13] <= score[13].DB_MAX_OUTPUT_PORT_TYPE
score[14] <= score[14].DB_MAX_OUTPUT_PORT_TYPE
score[15] <= score[15].DB_MAX_OUTPUT_PORT_TYPE
score[16] <= score[16].DB_MAX_OUTPUT_PORT_TYPE
score[17] <= score[17].DB_MAX_OUTPUT_PORT_TYPE
score[18] <= score[18].DB_MAX_OUTPUT_PORT_TYPE
score[19] <= score[19].DB_MAX_OUTPUT_PORT_TYPE
score[20] <= score[20].DB_MAX_OUTPUT_PORT_TYPE
score[21] <= score[21].DB_MAX_OUTPUT_PORT_TYPE
score[22] <= score[22].DB_MAX_OUTPUT_PORT_TYPE
score[23] <= score[23].DB_MAX_OUTPUT_PORT_TYPE
score[24] <= score[24].DB_MAX_OUTPUT_PORT_TYPE
score[25] <= score[25].DB_MAX_OUTPUT_PORT_TYPE
score[26] <= score[26].DB_MAX_OUTPUT_PORT_TYPE
score[27] <= score[27].DB_MAX_OUTPUT_PORT_TYPE
score[28] <= score[28].DB_MAX_OUTPUT_PORT_TYPE
score[29] <= score[29].DB_MAX_OUTPUT_PORT_TYPE
score[30] <= score[30].DB_MAX_OUTPUT_PORT_TYPE
score[31] <= score[31].DB_MAX_OUTPUT_PORT_TYPE
highScore[0] <= highScore[0].DB_MAX_OUTPUT_PORT_TYPE
highScore[1] <= highScore[1].DB_MAX_OUTPUT_PORT_TYPE
highScore[2] <= highScore[2].DB_MAX_OUTPUT_PORT_TYPE
highScore[3] <= highScore[3].DB_MAX_OUTPUT_PORT_TYPE
highScore[4] <= highScore[4].DB_MAX_OUTPUT_PORT_TYPE
highScore[5] <= highScore[5].DB_MAX_OUTPUT_PORT_TYPE
highScore[6] <= highScore[6].DB_MAX_OUTPUT_PORT_TYPE
highScore[7] <= highScore[7].DB_MAX_OUTPUT_PORT_TYPE
highScore[8] <= highScore[8].DB_MAX_OUTPUT_PORT_TYPE
highScore[9] <= highScore[9].DB_MAX_OUTPUT_PORT_TYPE
highScore[10] <= highScore[10].DB_MAX_OUTPUT_PORT_TYPE
highScore[11] <= highScore[11].DB_MAX_OUTPUT_PORT_TYPE
highScore[12] <= highScore[12].DB_MAX_OUTPUT_PORT_TYPE
highScore[13] <= highScore[13].DB_MAX_OUTPUT_PORT_TYPE
highScore[14] <= highScore[14].DB_MAX_OUTPUT_PORT_TYPE
highScore[15] <= highScore[15].DB_MAX_OUTPUT_PORT_TYPE
highScore[16] <= highScore[16].DB_MAX_OUTPUT_PORT_TYPE
highScore[17] <= highScore[17].DB_MAX_OUTPUT_PORT_TYPE
highScore[18] <= highScore[18].DB_MAX_OUTPUT_PORT_TYPE
highScore[19] <= highScore[19].DB_MAX_OUTPUT_PORT_TYPE
highScore[20] <= highScore[20].DB_MAX_OUTPUT_PORT_TYPE
highScore[21] <= highScore[21].DB_MAX_OUTPUT_PORT_TYPE
highScore[22] <= highScore[22].DB_MAX_OUTPUT_PORT_TYPE
highScore[23] <= highScore[23].DB_MAX_OUTPUT_PORT_TYPE
highScore[24] <= highScore[24].DB_MAX_OUTPUT_PORT_TYPE
highScore[25] <= highScore[25].DB_MAX_OUTPUT_PORT_TYPE
highScore[26] <= highScore[26].DB_MAX_OUTPUT_PORT_TYPE
highScore[27] <= highScore[27].DB_MAX_OUTPUT_PORT_TYPE
highScore[28] <= highScore[28].DB_MAX_OUTPUT_PORT_TYPE
highScore[29] <= highScore[29].DB_MAX_OUTPUT_PORT_TYPE
highScore[30] <= highScore[30].DB_MAX_OUTPUT_PORT_TYPE
highScore[31] <= highScore[31].DB_MAX_OUTPUT_PORT_TYPE
readScore[0] <= scoreMemory:sm.q
readScore[1] <= scoreMemory:sm.q
readScore[2] <= scoreMemory:sm.q
readScore[3] <= scoreMemory:sm.q
readScore[4] <= scoreMemory:sm.q
readScore[5] <= scoreMemory:sm.q
readScore[6] <= scoreMemory:sm.q
readScore[7] <= scoreMemory:sm.q
readScore[8] <= scoreMemory:sm.q
readScore[9] <= scoreMemory:sm.q
readScore[10] <= scoreMemory:sm.q
readScore[11] <= scoreMemory:sm.q
readScore[12] <= scoreMemory:sm.q
readScore[13] <= scoreMemory:sm.q
readScore[14] <= scoreMemory:sm.q
readScore[15] <= scoreMemory:sm.q
readScore[16] <= scoreMemory:sm.q
readScore[17] <= scoreMemory:sm.q
readScore[18] <= scoreMemory:sm.q
readScore[19] <= scoreMemory:sm.q
readScore[20] <= scoreMemory:sm.q
readScore[21] <= scoreMemory:sm.q
readScore[22] <= scoreMemory:sm.q
readScore[23] <= scoreMemory:sm.q
readScore[24] <= scoreMemory:sm.q
readScore[25] <= scoreMemory:sm.q
readScore[26] <= scoreMemory:sm.q
readScore[27] <= scoreMemory:sm.q
readScore[28] <= scoreMemory:sm.q
readScore[29] <= scoreMemory:sm.q
readScore[30] <= scoreMemory:sm.q
readScore[31] <= scoreMemory:sm.q
readHS[0] <= HSMemory:hsm.q
readHS[1] <= HSMemory:hsm.q
readHS[2] <= HSMemory:hsm.q
readHS[3] <= HSMemory:hsm.q
readHS[4] <= HSMemory:hsm.q
readHS[5] <= HSMemory:hsm.q
readHS[6] <= HSMemory:hsm.q
readHS[7] <= HSMemory:hsm.q
readHS[8] <= HSMemory:hsm.q
readHS[9] <= HSMemory:hsm.q
readHS[10] <= HSMemory:hsm.q
readHS[11] <= HSMemory:hsm.q
readHS[12] <= HSMemory:hsm.q
readHS[13] <= HSMemory:hsm.q
readHS[14] <= HSMemory:hsm.q
readHS[15] <= HSMemory:hsm.q
readHS[16] <= HSMemory:hsm.q
readHS[17] <= HSMemory:hsm.q
readHS[18] <= HSMemory:hsm.q
readHS[19] <= HSMemory:hsm.q
readHS[20] <= HSMemory:hsm.q
readHS[21] <= HSMemory:hsm.q
readHS[22] <= HSMemory:hsm.q
readHS[23] <= HSMemory:hsm.q
readHS[24] <= HSMemory:hsm.q
readHS[25] <= HSMemory:hsm.q
readHS[26] <= HSMemory:hsm.q
readHS[27] <= HSMemory:hsm.q
readHS[28] <= HSMemory:hsm.q
readHS[29] <= HSMemory:hsm.q
readHS[30] <= HSMemory:hsm.q
readHS[31] <= HSMemory:hsm.q
scoreAddress[0] <= scoreAddress[0].DB_MAX_OUTPUT_PORT_TYPE
scoreAddress[1] <= scoreAddress[1].DB_MAX_OUTPUT_PORT_TYPE
scoreAddress[2] <= scoreAddress[2].DB_MAX_OUTPUT_PORT_TYPE
scoreAddress[3] <= scoreAddress[3].DB_MAX_OUTPUT_PORT_TYPE
scoreAddress[4] <= scoreAddress[4].DB_MAX_OUTPUT_PORT_TYPE
scoreAddress[5] <= scoreAddress[5].DB_MAX_OUTPUT_PORT_TYPE
scoreAddress[6] <= scoreAddress[6].DB_MAX_OUTPUT_PORT_TYPE
scoreAddress[7] <= scoreAddress[7].DB_MAX_OUTPUT_PORT_TYPE
scoreAddress[8] <= scoreAddress[8].DB_MAX_OUTPUT_PORT_TYPE
highScoreAddress <= highScoreAddress.DB_MAX_OUTPUT_PORT_TYPE
writeEnS <= writeEnS~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEnHS <= writeEnHS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|scorekeeper:scorekeeper|scoreMemory:sm
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|dinogame|scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component
wren_a => altsyncram_4dm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4dm1:auto_generated.data_a[0]
data_a[1] => altsyncram_4dm1:auto_generated.data_a[1]
data_a[2] => altsyncram_4dm1:auto_generated.data_a[2]
data_a[3] => altsyncram_4dm1:auto_generated.data_a[3]
data_a[4] => altsyncram_4dm1:auto_generated.data_a[4]
data_a[5] => altsyncram_4dm1:auto_generated.data_a[5]
data_a[6] => altsyncram_4dm1:auto_generated.data_a[6]
data_a[7] => altsyncram_4dm1:auto_generated.data_a[7]
data_a[8] => altsyncram_4dm1:auto_generated.data_a[8]
data_a[9] => altsyncram_4dm1:auto_generated.data_a[9]
data_a[10] => altsyncram_4dm1:auto_generated.data_a[10]
data_a[11] => altsyncram_4dm1:auto_generated.data_a[11]
data_a[12] => altsyncram_4dm1:auto_generated.data_a[12]
data_a[13] => altsyncram_4dm1:auto_generated.data_a[13]
data_a[14] => altsyncram_4dm1:auto_generated.data_a[14]
data_a[15] => altsyncram_4dm1:auto_generated.data_a[15]
data_a[16] => altsyncram_4dm1:auto_generated.data_a[16]
data_a[17] => altsyncram_4dm1:auto_generated.data_a[17]
data_a[18] => altsyncram_4dm1:auto_generated.data_a[18]
data_a[19] => altsyncram_4dm1:auto_generated.data_a[19]
data_a[20] => altsyncram_4dm1:auto_generated.data_a[20]
data_a[21] => altsyncram_4dm1:auto_generated.data_a[21]
data_a[22] => altsyncram_4dm1:auto_generated.data_a[22]
data_a[23] => altsyncram_4dm1:auto_generated.data_a[23]
data_a[24] => altsyncram_4dm1:auto_generated.data_a[24]
data_a[25] => altsyncram_4dm1:auto_generated.data_a[25]
data_a[26] => altsyncram_4dm1:auto_generated.data_a[26]
data_a[27] => altsyncram_4dm1:auto_generated.data_a[27]
data_a[28] => altsyncram_4dm1:auto_generated.data_a[28]
data_a[29] => altsyncram_4dm1:auto_generated.data_a[29]
data_a[30] => altsyncram_4dm1:auto_generated.data_a[30]
data_a[31] => altsyncram_4dm1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4dm1:auto_generated.address_a[0]
address_a[1] => altsyncram_4dm1:auto_generated.address_a[1]
address_a[2] => altsyncram_4dm1:auto_generated.address_a[2]
address_a[3] => altsyncram_4dm1:auto_generated.address_a[3]
address_a[4] => altsyncram_4dm1:auto_generated.address_a[4]
address_a[5] => altsyncram_4dm1:auto_generated.address_a[5]
address_a[6] => altsyncram_4dm1:auto_generated.address_a[6]
address_a[7] => altsyncram_4dm1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4dm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4dm1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4dm1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4dm1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4dm1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4dm1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4dm1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4dm1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4dm1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4dm1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4dm1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4dm1:auto_generated.q_a[10]
q_a[11] <= altsyncram_4dm1:auto_generated.q_a[11]
q_a[12] <= altsyncram_4dm1:auto_generated.q_a[12]
q_a[13] <= altsyncram_4dm1:auto_generated.q_a[13]
q_a[14] <= altsyncram_4dm1:auto_generated.q_a[14]
q_a[15] <= altsyncram_4dm1:auto_generated.q_a[15]
q_a[16] <= altsyncram_4dm1:auto_generated.q_a[16]
q_a[17] <= altsyncram_4dm1:auto_generated.q_a[17]
q_a[18] <= altsyncram_4dm1:auto_generated.q_a[18]
q_a[19] <= altsyncram_4dm1:auto_generated.q_a[19]
q_a[20] <= altsyncram_4dm1:auto_generated.q_a[20]
q_a[21] <= altsyncram_4dm1:auto_generated.q_a[21]
q_a[22] <= altsyncram_4dm1:auto_generated.q_a[22]
q_a[23] <= altsyncram_4dm1:auto_generated.q_a[23]
q_a[24] <= altsyncram_4dm1:auto_generated.q_a[24]
q_a[25] <= altsyncram_4dm1:auto_generated.q_a[25]
q_a[26] <= altsyncram_4dm1:auto_generated.q_a[26]
q_a[27] <= altsyncram_4dm1:auto_generated.q_a[27]
q_a[28] <= altsyncram_4dm1:auto_generated.q_a[28]
q_a[29] <= altsyncram_4dm1:auto_generated.q_a[29]
q_a[30] <= altsyncram_4dm1:auto_generated.q_a[30]
q_a[31] <= altsyncram_4dm1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dinogame|scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component|altsyncram_4dm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|dinogame|scorekeeper:scorekeeper|HSMemory:hsm
address[0] => address[0].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|dinogame|scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component
wren_a => altsyncram_h9m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h9m1:auto_generated.data_a[0]
data_a[1] => altsyncram_h9m1:auto_generated.data_a[1]
data_a[2] => altsyncram_h9m1:auto_generated.data_a[2]
data_a[3] => altsyncram_h9m1:auto_generated.data_a[3]
data_a[4] => altsyncram_h9m1:auto_generated.data_a[4]
data_a[5] => altsyncram_h9m1:auto_generated.data_a[5]
data_a[6] => altsyncram_h9m1:auto_generated.data_a[6]
data_a[7] => altsyncram_h9m1:auto_generated.data_a[7]
data_a[8] => altsyncram_h9m1:auto_generated.data_a[8]
data_a[9] => altsyncram_h9m1:auto_generated.data_a[9]
data_a[10] => altsyncram_h9m1:auto_generated.data_a[10]
data_a[11] => altsyncram_h9m1:auto_generated.data_a[11]
data_a[12] => altsyncram_h9m1:auto_generated.data_a[12]
data_a[13] => altsyncram_h9m1:auto_generated.data_a[13]
data_a[14] => altsyncram_h9m1:auto_generated.data_a[14]
data_a[15] => altsyncram_h9m1:auto_generated.data_a[15]
data_a[16] => altsyncram_h9m1:auto_generated.data_a[16]
data_a[17] => altsyncram_h9m1:auto_generated.data_a[17]
data_a[18] => altsyncram_h9m1:auto_generated.data_a[18]
data_a[19] => altsyncram_h9m1:auto_generated.data_a[19]
data_a[20] => altsyncram_h9m1:auto_generated.data_a[20]
data_a[21] => altsyncram_h9m1:auto_generated.data_a[21]
data_a[22] => altsyncram_h9m1:auto_generated.data_a[22]
data_a[23] => altsyncram_h9m1:auto_generated.data_a[23]
data_a[24] => altsyncram_h9m1:auto_generated.data_a[24]
data_a[25] => altsyncram_h9m1:auto_generated.data_a[25]
data_a[26] => altsyncram_h9m1:auto_generated.data_a[26]
data_a[27] => altsyncram_h9m1:auto_generated.data_a[27]
data_a[28] => altsyncram_h9m1:auto_generated.data_a[28]
data_a[29] => altsyncram_h9m1:auto_generated.data_a[29]
data_a[30] => altsyncram_h9m1:auto_generated.data_a[30]
data_a[31] => altsyncram_h9m1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h9m1:auto_generated.address_a[0]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h9m1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h9m1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h9m1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h9m1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h9m1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h9m1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h9m1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h9m1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h9m1:auto_generated.q_a[7]
q_a[8] <= altsyncram_h9m1:auto_generated.q_a[8]
q_a[9] <= altsyncram_h9m1:auto_generated.q_a[9]
q_a[10] <= altsyncram_h9m1:auto_generated.q_a[10]
q_a[11] <= altsyncram_h9m1:auto_generated.q_a[11]
q_a[12] <= altsyncram_h9m1:auto_generated.q_a[12]
q_a[13] <= altsyncram_h9m1:auto_generated.q_a[13]
q_a[14] <= altsyncram_h9m1:auto_generated.q_a[14]
q_a[15] <= altsyncram_h9m1:auto_generated.q_a[15]
q_a[16] <= altsyncram_h9m1:auto_generated.q_a[16]
q_a[17] <= altsyncram_h9m1:auto_generated.q_a[17]
q_a[18] <= altsyncram_h9m1:auto_generated.q_a[18]
q_a[19] <= altsyncram_h9m1:auto_generated.q_a[19]
q_a[20] <= altsyncram_h9m1:auto_generated.q_a[20]
q_a[21] <= altsyncram_h9m1:auto_generated.q_a[21]
q_a[22] <= altsyncram_h9m1:auto_generated.q_a[22]
q_a[23] <= altsyncram_h9m1:auto_generated.q_a[23]
q_a[24] <= altsyncram_h9m1:auto_generated.q_a[24]
q_a[25] <= altsyncram_h9m1:auto_generated.q_a[25]
q_a[26] <= altsyncram_h9m1:auto_generated.q_a[26]
q_a[27] <= altsyncram_h9m1:auto_generated.q_a[27]
q_a[28] <= altsyncram_h9m1:auto_generated.q_a[28]
q_a[29] <= altsyncram_h9m1:auto_generated.q_a[29]
q_a[30] <= altsyncram_h9m1:auto_generated.q_a[30]
q_a[31] <= altsyncram_h9m1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dinogame|scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component|altsyncram_h9m1:auto_generated
address_a[0] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|dinogame|part2:part2
CLOCK_50 => CLOCK_50.IN2
KEY[0] => resetn.IN2
KEY[1] => _.IN1
KEY[2] => _.IN1
KEY[3] => _.IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
LEDR[0] => LEDR[0].IN1
LEDR[1] => ~NO_FANOUT~
LEDR[2] => ~NO_FANOUT~
LEDR[3] => ~NO_FANOUT~
LEDR[4] => ~NO_FANOUT~
LEDR[5] => ~NO_FANOUT~
LEDR[6] => ~NO_FANOUT~
LEDR[7] => ~NO_FANOUT~
LEDR[8] => ~NO_FANOUT~
LEDR[9] => ~NO_FANOUT~
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
height[0] => height[0].IN1
height[1] => height[1].IN1
height[2] => height[2].IN1
height[3] => height[3].IN1
height[4] => height[4].IN1
height[5] => height[5].IN1
height[6] => height[6].IN1


|dinogame|part2:part2|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|dinogame|part2:part2|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|part2:part2|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_m6m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6m1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6m1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_m6m1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6m1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6m1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6m1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6m1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6m1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6m1:auto_generated.address_a[6]
address_a[7] => altsyncram_m6m1:auto_generated.address_a[7]
address_a[8] => altsyncram_m6m1:auto_generated.address_a[8]
address_a[9] => altsyncram_m6m1:auto_generated.address_a[9]
address_a[10] => altsyncram_m6m1:auto_generated.address_a[10]
address_a[11] => altsyncram_m6m1:auto_generated.address_a[11]
address_a[12] => altsyncram_m6m1:auto_generated.address_a[12]
address_a[13] => altsyncram_m6m1:auto_generated.address_a[13]
address_a[14] => altsyncram_m6m1:auto_generated.address_a[14]
address_b[0] => altsyncram_m6m1:auto_generated.address_b[0]
address_b[1] => altsyncram_m6m1:auto_generated.address_b[1]
address_b[2] => altsyncram_m6m1:auto_generated.address_b[2]
address_b[3] => altsyncram_m6m1:auto_generated.address_b[3]
address_b[4] => altsyncram_m6m1:auto_generated.address_b[4]
address_b[5] => altsyncram_m6m1:auto_generated.address_b[5]
address_b[6] => altsyncram_m6m1:auto_generated.address_b[6]
address_b[7] => altsyncram_m6m1:auto_generated.address_b[7]
address_b[8] => altsyncram_m6m1:auto_generated.address_b[8]
address_b[9] => altsyncram_m6m1:auto_generated.address_b[9]
address_b[10] => altsyncram_m6m1:auto_generated.address_b[10]
address_b[11] => altsyncram_m6m1:auto_generated.address_b[11]
address_b[12] => altsyncram_m6m1:auto_generated.address_b[12]
address_b[13] => altsyncram_m6m1:auto_generated.address_b[13]
address_b[14] => altsyncram_m6m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6m1:auto_generated.clock0
clock1 => altsyncram_m6m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_m6m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m6m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m6m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dinogame|part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|dinogame|part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|dinogame|part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|dinogame|part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|dinogame|part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|dinogame|part2:part2|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|dinogame|part2:part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|dinogame|part2:part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|dinogame|part2:part2|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|part2:part2|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|part2:part2|p2:p2
iResetn => iResetn.IN2
iPlotBox => iPlotBox.IN2
iBlack => iBlack.IN2
iColour[0] => iColour[0].IN2
iColour[1] => iColour[1].IN2
iColour[2] => iColour[2].IN2
iLoadX => iLoadX.IN2
iXY_Coord[0] => iXY_Coord[0].IN2
iXY_Coord[1] => iXY_Coord[1].IN2
iXY_Coord[2] => iXY_Coord[2].IN2
iXY_Coord[3] => iXY_Coord[3].IN2
iXY_Coord[4] => iXY_Coord[4].IN2
iXY_Coord[5] => iXY_Coord[5].IN2
iXY_Coord[6] => iXY_Coord[6].IN2
iClock => iClock.IN2
oX[0] <= datapath:D0.oX
oX[1] <= datapath:D0.oX
oX[2] <= datapath:D0.oX
oX[3] <= datapath:D0.oX
oX[4] <= datapath:D0.oX
oX[5] <= datapath:D0.oX
oX[6] <= datapath:D0.oX
oX[7] <= datapath:D0.oX
oY[0] <= datapath:D0.oY
oY[1] <= datapath:D0.oY
oY[2] <= datapath:D0.oY
oY[3] <= datapath:D0.oY
oY[4] <= datapath:D0.oY
oY[5] <= datapath:D0.oY
oY[6] <= datapath:D0.oY
oColour[0] <= datapath:D0.oColour
oColour[1] <= datapath:D0.oColour
oColour[2] <= datapath:D0.oColour
oPlot <= ctrl:C0.oPlot
oDone <= oDone.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|part2:part2|p2:p2|ctrl:C0
iResetN => currentState.OUTPUTSELECT
iResetN => currentState.OUTPUTSELECT
iResetN => currentState.OUTPUTSELECT
iResetN => currentState.OUTPUTSELECT
iResetN => currentState.OUTPUTSELECT
iResetN => currentState.OUTPUTSELECT
iPlotBox => nextState.OUTPUTSELECT
iPlotBox => nextState.OUTPUTSELECT
iPlotBox => nextState.DATAA
iPlotBox => Selector2.IN3
iPlotBox => nextState.S_LOAD.DATAB
iBlack => nextState.DATAA
iBlack => Selector3.IN3
iBlack => nextState.DATAA
iBlack => Selector4.IN2
iColour[0] => ~NO_FANOUT~
iColour[1] => ~NO_FANOUT~
iColour[2] => ~NO_FANOUT~
iLoadX => nextState.OUTPUTSELECT
iLoadX => nextState.OUTPUTSELECT
iLoadX => nextState.OUTPUTSELECT
iLoadX => Selector1.IN2
iLoadX => Selector0.IN2
iXY_Coord[0] => ~NO_FANOUT~
iXY_Coord[1] => ~NO_FANOUT~
iXY_Coord[2] => ~NO_FANOUT~
iXY_Coord[3] => ~NO_FANOUT~
iXY_Coord[4] => ~NO_FANOUT~
iXY_Coord[5] => ~NO_FANOUT~
iXY_Coord[6] => ~NO_FANOUT~
Clock => currentState~1.DATAIN
maxX[0] => ~NO_FANOUT~
maxX[1] => ~NO_FANOUT~
maxX[2] => ~NO_FANOUT~
maxX[3] => ~NO_FANOUT~
maxX[4] => ~NO_FANOUT~
maxX[5] => ~NO_FANOUT~
maxX[6] => ~NO_FANOUT~
maxX[7] => ~NO_FANOUT~
maxY[0] => ~NO_FANOUT~
maxY[1] => ~NO_FANOUT~
maxY[2] => ~NO_FANOUT~
maxY[3] => ~NO_FANOUT~
maxY[4] => ~NO_FANOUT~
maxY[5] => ~NO_FANOUT~
maxY[6] => ~NO_FANOUT~
YDone => ~NO_FANOUT~
XDone => ~NO_FANOUT~
oDone => Selector0.IN4
oDone => Selector4.IN3
oPlot <= <VCC>
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_b <= ld_b.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_c.DB_MAX_OUTPUT_PORT_TYPE
ld_c <= ld_c.DB_MAX_OUTPUT_PORT_TYPE
ld_l <= ld_l.DB_MAX_OUTPUT_PORT_TYPE
calculate <= calculate.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|part2:part2|p2:p2|datapath:D0
iResetN => always0.IN0
iPlotBox => always0.IN0
iPlotBox => always0.IN0
iBlack => ~NO_FANOUT~
iColour[0] => oColour.DATAB
iColour[1] => oColour.DATAB
iColour[2] => oColour.DATAB
iLoadX => always0.IN0
iXY_Coord[0] => oX.DATAB
iXY_Coord[0] => storeX.DATAB
iXY_Coord[0] => oY.DATAB
iXY_Coord[1] => oX.DATAB
iXY_Coord[1] => storeX.DATAB
iXY_Coord[1] => oY.DATAB
iXY_Coord[2] => oX.DATAB
iXY_Coord[2] => storeX.DATAB
iXY_Coord[2] => oY.DATAB
iXY_Coord[3] => oX.DATAB
iXY_Coord[3] => storeX.DATAB
iXY_Coord[3] => oY.DATAB
iXY_Coord[4] => oX.DATAB
iXY_Coord[4] => storeX.DATAB
iXY_Coord[4] => oY.DATAB
iXY_Coord[5] => oX.DATAB
iXY_Coord[5] => storeX.DATAB
iXY_Coord[5] => oY.DATAB
iXY_Coord[6] => oX.DATAB
iXY_Coord[6] => storeX.DATAB
iXY_Coord[6] => oY.DATAB
Clock => storeX[0].CLK
Clock => storeX[1].CLK
Clock => storeX[2].CLK
Clock => storeX[3].CLK
Clock => storeX[4].CLK
Clock => storeX[5].CLK
Clock => storeX[6].CLK
Clock => storeX[7].CLK
Clock => oDone~reg0.CLK
Clock => maxY[0]~reg0.CLK
Clock => maxY[1]~reg0.CLK
Clock => maxY[2]~reg0.CLK
Clock => maxY[3]~reg0.CLK
Clock => maxY[4]~reg0.CLK
Clock => maxY[5]~reg0.CLK
Clock => maxY[6]~reg0.CLK
Clock => maxX[0]~reg0.CLK
Clock => maxX[1]~reg0.CLK
Clock => maxX[2]~reg0.CLK
Clock => maxX[3]~reg0.CLK
Clock => maxX[4]~reg0.CLK
Clock => maxX[5]~reg0.CLK
Clock => maxX[6]~reg0.CLK
Clock => maxX[7]~reg0.CLK
Clock => oColour[0]~reg0.CLK
Clock => oColour[1]~reg0.CLK
Clock => oColour[2]~reg0.CLK
Clock => YDone~reg0.CLK
Clock => XDone~reg0.CLK
Clock => oY[0]~reg0.CLK
Clock => oY[1]~reg0.CLK
Clock => oY[2]~reg0.CLK
Clock => oY[3]~reg0.CLK
Clock => oY[4]~reg0.CLK
Clock => oY[5]~reg0.CLK
Clock => oY[6]~reg0.CLK
Clock => oX[0]~reg0.CLK
Clock => oX[1]~reg0.CLK
Clock => oX[2]~reg0.CLK
Clock => oX[3]~reg0.CLK
Clock => oX[4]~reg0.CLK
Clock => oX[5]~reg0.CLK
Clock => oX[6]~reg0.CLK
Clock => oX[7]~reg0.CLK
ld_x => always0.IN1
ld_b => always0.IN1
ld_y => always0.IN1
ld_c => always0.IN1
ld_l => XDone.OUTPUTSELECT
ld_l => YDone.OUTPUTSELECT
ld_l => maxX.OUTPUTSELECT
ld_l => maxX.OUTPUTSELECT
ld_l => maxX.OUTPUTSELECT
ld_l => maxX.OUTPUTSELECT
ld_l => maxX.OUTPUTSELECT
ld_l => maxX.OUTPUTSELECT
ld_l => maxX.OUTPUTSELECT
ld_l => maxX.OUTPUTSELECT
ld_l => maxY.OUTPUTSELECT
ld_l => maxY.OUTPUTSELECT
ld_l => maxY.OUTPUTSELECT
ld_l => maxY.OUTPUTSELECT
ld_l => maxY.OUTPUTSELECT
ld_l => maxY.OUTPUTSELECT
ld_l => maxY.OUTPUTSELECT
ld_l => oDone.OUTPUTSELECT
calculate => YDone.OUTPUTSELECT
calculate => XDone.OUTPUTSELECT
calculate => oDone.OUTPUTSELECT
calculate => oX.OUTPUTSELECT
calculate => oX.OUTPUTSELECT
calculate => oX.OUTPUTSELECT
calculate => oX.OUTPUTSELECT
calculate => oX.OUTPUTSELECT
calculate => oX.OUTPUTSELECT
calculate => oX.OUTPUTSELECT
calculate => oX.OUTPUTSELECT
calculate => oY.OUTPUTSELECT
calculate => oY.OUTPUTSELECT
calculate => oY.OUTPUTSELECT
calculate => oY.OUTPUTSELECT
calculate => oY.OUTPUTSELECT
calculate => oY.OUTPUTSELECT
calculate => oY.OUTPUTSELECT
oX[0] <= oX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[1] <= oX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[2] <= oX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[3] <= oX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[4] <= oX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[5] <= oX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[6] <= oX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[7] <= oX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[0] <= oY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[1] <= oY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[2] <= oY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[3] <= oY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[4] <= oY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[5] <= oY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[6] <= oY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oColour[0] <= oColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oColour[1] <= oColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oColour[2] <= oColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxX[0] <= maxX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxX[1] <= maxX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxX[2] <= maxX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxX[3] <= maxX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxX[4] <= maxX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxX[5] <= maxX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxX[6] <= maxX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxX[7] <= maxX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxY[0] <= maxY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxY[1] <= maxY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxY[2] <= maxY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxY[3] <= maxY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxY[4] <= maxY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxY[5] <= maxY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxY[6] <= maxY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
YDone <= YDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
XDone <= XDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDone <= oDone~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|Hexadecimal_To_Seven_Segment:Segment0
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|Hexadecimal_To_Seven_Segment:Segment1
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|Hexadecimal_To_Seven_Segment:Segment2
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|Hexadecimal_To_Seven_Segment:Segment3
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|Hexadecimal_To_Seven_Segment:Segment4
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|dinogame|Hexadecimal_To_Seven_Segment:Segment5
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


