
BeckerPioneerFW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000068  00800200  00000a5c  00000af0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a5c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000071  00800268  00800268  00000b58  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b58  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b88  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002e0  00000000  00000000  00000bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000017df  00000000  00000000  00000ea8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000105a  00000000  00000000  00002687  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001201  00000000  00000000  000036e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000854  00000000  00000000  000048e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009bf  00000000  00000000  00005138  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f0f  00000000  00000000  00005af7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000220  00000000  00000000  00006a06  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	65 c0       	rjmp	.+202    	; 0xcc <__ctors_end>
   2:	00 00       	nop
   4:	82 c0       	rjmp	.+260    	; 0x10a <__bad_interrupt>
   6:	00 00       	nop
   8:	80 c0       	rjmp	.+256    	; 0x10a <__bad_interrupt>
   a:	00 00       	nop
   c:	7e c0       	rjmp	.+252    	; 0x10a <__bad_interrupt>
   e:	00 00       	nop
  10:	7c c0       	rjmp	.+248    	; 0x10a <__bad_interrupt>
  12:	00 00       	nop
  14:	7a c0       	rjmp	.+244    	; 0x10a <__bad_interrupt>
  16:	00 00       	nop
  18:	78 c0       	rjmp	.+240    	; 0x10a <__bad_interrupt>
  1a:	00 00       	nop
  1c:	76 c0       	rjmp	.+236    	; 0x10a <__bad_interrupt>
  1e:	00 00       	nop
  20:	74 c0       	rjmp	.+232    	; 0x10a <__bad_interrupt>
  22:	00 00       	nop
  24:	72 c0       	rjmp	.+228    	; 0x10a <__bad_interrupt>
  26:	00 00       	nop
  28:	70 c0       	rjmp	.+224    	; 0x10a <__bad_interrupt>
  2a:	00 00       	nop
  2c:	6e c0       	rjmp	.+220    	; 0x10a <__bad_interrupt>
  2e:	00 00       	nop
  30:	6c c0       	rjmp	.+216    	; 0x10a <__bad_interrupt>
  32:	00 00       	nop
  34:	6a c0       	rjmp	.+212    	; 0x10a <__bad_interrupt>
  36:	00 00       	nop
  38:	68 c0       	rjmp	.+208    	; 0x10a <__bad_interrupt>
  3a:	00 00       	nop
  3c:	66 c0       	rjmp	.+204    	; 0x10a <__bad_interrupt>
  3e:	00 00       	nop
  40:	64 c0       	rjmp	.+200    	; 0x10a <__bad_interrupt>
  42:	00 00       	nop
  44:	62 c0       	rjmp	.+196    	; 0x10a <__bad_interrupt>
  46:	00 00       	nop
  48:	60 c0       	rjmp	.+192    	; 0x10a <__bad_interrupt>
  4a:	00 00       	nop
  4c:	5e c0       	rjmp	.+188    	; 0x10a <__bad_interrupt>
  4e:	00 00       	nop
  50:	5c c0       	rjmp	.+184    	; 0x10a <__bad_interrupt>
  52:	00 00       	nop
  54:	5a c0       	rjmp	.+180    	; 0x10a <__bad_interrupt>
  56:	00 00       	nop
  58:	58 c0       	rjmp	.+176    	; 0x10a <__bad_interrupt>
  5a:	00 00       	nop
  5c:	56 c0       	rjmp	.+172    	; 0x10a <__bad_interrupt>
  5e:	00 00       	nop
  60:	54 c0       	rjmp	.+168    	; 0x10a <__bad_interrupt>
  62:	00 00       	nop
  64:	69 c1       	rjmp	.+722    	; 0x338 <__vector_25>
  66:	00 00       	nop
  68:	50 c0       	rjmp	.+160    	; 0x10a <__bad_interrupt>
  6a:	00 00       	nop
  6c:	4e c0       	rjmp	.+156    	; 0x10a <__bad_interrupt>
  6e:	00 00       	nop
  70:	4c c0       	rjmp	.+152    	; 0x10a <__bad_interrupt>
  72:	00 00       	nop
  74:	4b c0       	rjmp	.+150    	; 0x10c <__vector_29>
  76:	00 00       	nop
  78:	48 c0       	rjmp	.+144    	; 0x10a <__bad_interrupt>
  7a:	00 00       	nop
  7c:	46 c0       	rjmp	.+140    	; 0x10a <__bad_interrupt>
  7e:	00 00       	nop
  80:	44 c0       	rjmp	.+136    	; 0x10a <__bad_interrupt>
  82:	00 00       	nop
  84:	42 c0       	rjmp	.+132    	; 0x10a <__bad_interrupt>
  86:	00 00       	nop
  88:	40 c0       	rjmp	.+128    	; 0x10a <__bad_interrupt>
  8a:	00 00       	nop
  8c:	3e c0       	rjmp	.+124    	; 0x10a <__bad_interrupt>
  8e:	00 00       	nop
  90:	3c c0       	rjmp	.+120    	; 0x10a <__bad_interrupt>
  92:	00 00       	nop
  94:	3a c0       	rjmp	.+116    	; 0x10a <__bad_interrupt>
  96:	00 00       	nop
  98:	38 c0       	rjmp	.+112    	; 0x10a <__bad_interrupt>
  9a:	00 00       	nop
  9c:	36 c0       	rjmp	.+108    	; 0x10a <__bad_interrupt>
  9e:	00 00       	nop
  a0:	34 c0       	rjmp	.+104    	; 0x10a <__bad_interrupt>
  a2:	00 00       	nop
  a4:	32 c0       	rjmp	.+100    	; 0x10a <__bad_interrupt>
  a6:	00 00       	nop
  a8:	30 c0       	rjmp	.+96     	; 0x10a <__bad_interrupt>
  aa:	00 00       	nop
  ac:	2e c0       	rjmp	.+92     	; 0x10a <__bad_interrupt>
  ae:	00 00       	nop
  b0:	2c c0       	rjmp	.+88     	; 0x10a <__bad_interrupt>
  b2:	00 00       	nop
  b4:	2a c0       	rjmp	.+84     	; 0x10a <__bad_interrupt>
  b6:	00 00       	nop
  b8:	28 c0       	rjmp	.+80     	; 0x10a <__bad_interrupt>
  ba:	00 00       	nop
  bc:	26 c0       	rjmp	.+76     	; 0x10a <__bad_interrupt>
  be:	00 00       	nop
  c0:	24 c0       	rjmp	.+72     	; 0x10a <__bad_interrupt>
  c2:	00 00       	nop
  c4:	22 c0       	rjmp	.+68     	; 0x10a <__bad_interrupt>
  c6:	00 00       	nop
  c8:	20 c0       	rjmp	.+64     	; 0x10a <__bad_interrupt>
	...

000000cc <__ctors_end>:
  cc:	11 24       	eor	r1, r1
  ce:	1f be       	out	0x3f, r1	; 63
  d0:	cf ef       	ldi	r28, 0xFF	; 255
  d2:	d1 e2       	ldi	r29, 0x21	; 33
  d4:	de bf       	out	0x3e, r29	; 62
  d6:	cd bf       	out	0x3d, r28	; 61
  d8:	00 e0       	ldi	r16, 0x00	; 0
  da:	0c bf       	out	0x3c, r16	; 60

000000dc <__do_copy_data>:
  dc:	12 e0       	ldi	r17, 0x02	; 2
  de:	a0 e0       	ldi	r26, 0x00	; 0
  e0:	b2 e0       	ldi	r27, 0x02	; 2
  e2:	ec e5       	ldi	r30, 0x5C	; 92
  e4:	fa e0       	ldi	r31, 0x0A	; 10
  e6:	00 e0       	ldi	r16, 0x00	; 0
  e8:	0b bf       	out	0x3b, r16	; 59
  ea:	02 c0       	rjmp	.+4      	; 0xf0 <__do_copy_data+0x14>
  ec:	07 90       	elpm	r0, Z+
  ee:	0d 92       	st	X+, r0
  f0:	a8 36       	cpi	r26, 0x68	; 104
  f2:	b1 07       	cpc	r27, r17
  f4:	d9 f7       	brne	.-10     	; 0xec <__do_copy_data+0x10>

000000f6 <__do_clear_bss>:
  f6:	22 e0       	ldi	r18, 0x02	; 2
  f8:	a8 e6       	ldi	r26, 0x68	; 104
  fa:	b2 e0       	ldi	r27, 0x02	; 2
  fc:	01 c0       	rjmp	.+2      	; 0x100 <.do_clear_bss_start>

000000fe <.do_clear_bss_loop>:
  fe:	1d 92       	st	X+, r1

00000100 <.do_clear_bss_start>:
 100:	a9 3d       	cpi	r26, 0xD9	; 217
 102:	b2 07       	cpc	r27, r18
 104:	e1 f7       	brne	.-8      	; 0xfe <.do_clear_bss_loop>
 106:	40 d2       	rcall	.+1152   	; 0x588 <main>
 108:	a7 c4       	rjmp	.+2382   	; 0xa58 <_exit>

0000010a <__bad_interrupt>:
 10a:	7a cf       	rjmp	.-268    	; 0x0 <__vectors>

0000010c <__vector_29>:
	ADCSRA = (1<<ADEN)|(1<<ADSC)|(1<<ADIE)|(1<<ADATE)|(1<<ADPS2)|(1<<ADPS0); // ad enabled, interrupt enabled, prescaler = 128
	// adcsrb is not used because of free runnging mode
}

ISR(ADC_vect)
{
 10c:	1f 92       	push	r1
 10e:	0f 92       	push	r0
 110:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 114:	0f 92       	push	r0
 116:	11 24       	eor	r1, r1
 118:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 11c:	0f 92       	push	r0
 11e:	8f 93       	push	r24
 120:	9f 93       	push	r25
 122:	ef 93       	push	r30
 124:	ff 93       	push	r31
 126:	cf 93       	push	r28
 128:	df 93       	push	r29
 12a:	cd b7       	in	r28, 0x3d	; 61
 12c:	de b7       	in	r29, 0x3e	; 62
	// If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH
	adc_value = ADCH;
 12e:	89 e7       	ldi	r24, 0x79	; 121
 130:	90 e0       	ldi	r25, 0x00	; 0
 132:	fc 01       	movw	r30, r24
 134:	80 81       	ld	r24, Z
 136:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__data_start>
 13a:	00 00       	nop
 13c:	df 91       	pop	r29
 13e:	cf 91       	pop	r28
 140:	ff 91       	pop	r31
 142:	ef 91       	pop	r30
 144:	9f 91       	pop	r25
 146:	8f 91       	pop	r24
 148:	0f 90       	pop	r0
 14a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 14e:	0f 90       	pop	r0
 150:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 154:	0f 90       	pop	r0
 156:	1f 90       	pop	r1
 158:	18 95       	reti

0000015a <init_buffer>:

uint8_t rx_buffer[RX_MESSAGE_COUNT][MESSAGE_LENGHT];
uint8_t rx_producer_ptr, rx_consumer_ptr;

void init_buffer (void)
{
 15a:	cf 93       	push	r28
 15c:	df 93       	push	r29
 15e:	cd b7       	in	r28, 0x3d	; 61
 160:	de b7       	in	r29, 0x3e	; 62
	rx_producer_ptr = 0;
 162:	10 92 6b 02 	sts	0x026B, r1	; 0x80026b <rx_producer_ptr>
	rx_consumer_ptr = 0;
 166:	10 92 d8 02 	sts	0x02D8, r1	; 0x8002d8 <rx_consumer_ptr>
}
 16a:	00 00       	nop
 16c:	df 91       	pop	r29
 16e:	cf 91       	pop	r28
 170:	08 95       	ret

00000172 <rx_buffer_write_entry>:

void rx_buffer_write_entry (uint8_t pos, uint8_t data)
{
 172:	cf 93       	push	r28
 174:	df 93       	push	r29
 176:	1f 92       	push	r1
 178:	1f 92       	push	r1
 17a:	cd b7       	in	r28, 0x3d	; 61
 17c:	de b7       	in	r29, 0x3e	; 62
 17e:	89 83       	std	Y+1, r24	; 0x01
 180:	6a 83       	std	Y+2, r22	; 0x02
	rx_buffer[rx_producer_ptr][pos] = data;
 182:	80 91 6b 02 	lds	r24, 0x026B	; 0x80026b <rx_producer_ptr>
 186:	48 2f       	mov	r20, r24
 188:	50 e0       	ldi	r21, 0x00	; 0
 18a:	89 81       	ldd	r24, Y+1	; 0x01
 18c:	88 2f       	mov	r24, r24
 18e:	90 e0       	ldi	r25, 0x00	; 0
 190:	64 e2       	ldi	r22, 0x24	; 36
 192:	64 9f       	mul	r22, r20
 194:	90 01       	movw	r18, r0
 196:	65 9f       	mul	r22, r21
 198:	30 0d       	add	r19, r0
 19a:	11 24       	eor	r1, r1
 19c:	82 0f       	add	r24, r18
 19e:	93 1f       	adc	r25, r19
 1a0:	84 59       	subi	r24, 0x94	; 148
 1a2:	9d 4f       	sbci	r25, 0xFD	; 253
 1a4:	2a 81       	ldd	r18, Y+2	; 0x02
 1a6:	fc 01       	movw	r30, r24
 1a8:	20 83       	st	Z, r18
}
 1aa:	00 00       	nop
 1ac:	0f 90       	pop	r0
 1ae:	0f 90       	pop	r0
 1b0:	df 91       	pop	r29
 1b2:	cf 91       	pop	r28
 1b4:	08 95       	ret

000001b6 <rx_buffer_insertEntry>:

void rx_buffer_insertEntry (void)
{
 1b6:	cf 93       	push	r28
 1b8:	df 93       	push	r29
 1ba:	cd b7       	in	r28, 0x3d	; 61
 1bc:	de b7       	in	r29, 0x3e	; 62
	rx_producer_ptr++;
 1be:	80 91 6b 02 	lds	r24, 0x026B	; 0x80026b <rx_producer_ptr>
 1c2:	8f 5f       	subi	r24, 0xFF	; 255
 1c4:	80 93 6b 02 	sts	0x026B, r24	; 0x80026b <rx_producer_ptr>
	
	if (rx_producer_ptr == RX_MESSAGE_COUNT)
 1c8:	80 91 6b 02 	lds	r24, 0x026B	; 0x80026b <rx_producer_ptr>
 1cc:	83 30       	cpi	r24, 0x03	; 3
 1ce:	11 f4       	brne	.+4      	; 0x1d4 <rx_buffer_insertEntry+0x1e>
	{
		rx_producer_ptr = 0;
 1d0:	10 92 6b 02 	sts	0x026B, r1	; 0x80026b <rx_producer_ptr>
	}
}
 1d4:	00 00       	nop
 1d6:	df 91       	pop	r29
 1d8:	cf 91       	pop	r28
 1da:	08 95       	ret

000001dc <rx_buffer_get_entry>:

uint8_t* rx_buffer_get_entry (void)
{
 1dc:	cf 93       	push	r28
 1de:	df 93       	push	r29
 1e0:	cd b7       	in	r28, 0x3d	; 61
 1e2:	de b7       	in	r29, 0x3e	; 62
	if(rx_producer_ptr == rx_consumer_ptr)
 1e4:	90 91 6b 02 	lds	r25, 0x026B	; 0x80026b <rx_producer_ptr>
 1e8:	80 91 d8 02 	lds	r24, 0x02D8	; 0x8002d8 <rx_consumer_ptr>
 1ec:	98 17       	cp	r25, r24
 1ee:	19 f4       	brne	.+6      	; 0x1f6 <rx_buffer_get_entry+0x1a>
	return NULL;
 1f0:	80 e0       	ldi	r24, 0x00	; 0
 1f2:	90 e0       	ldi	r25, 0x00	; 0
 1f4:	0c c0       	rjmp	.+24     	; 0x20e <rx_buffer_get_entry+0x32>
	else
	return rx_buffer[rx_consumer_ptr];
 1f6:	80 91 d8 02 	lds	r24, 0x02D8	; 0x8002d8 <rx_consumer_ptr>
 1fa:	28 2f       	mov	r18, r24
 1fc:	30 e0       	ldi	r19, 0x00	; 0
 1fe:	44 e2       	ldi	r20, 0x24	; 36
 200:	42 9f       	mul	r20, r18
 202:	c0 01       	movw	r24, r0
 204:	43 9f       	mul	r20, r19
 206:	90 0d       	add	r25, r0
 208:	11 24       	eor	r1, r1
 20a:	84 59       	subi	r24, 0x94	; 148
 20c:	9d 4f       	sbci	r25, 0xFD	; 253
}
 20e:	df 91       	pop	r29
 210:	cf 91       	pop	r28
 212:	08 95       	ret

00000214 <rx_buffer_get_depth>:

uint8_t rx_buffer_get_depth (void)
{
 214:	cf 93       	push	r28
 216:	df 93       	push	r29
 218:	cd b7       	in	r28, 0x3d	; 61
 21a:	de b7       	in	r29, 0x3e	; 62
	return (rx_producer_ptr - rx_consumer_ptr);
 21c:	90 91 6b 02 	lds	r25, 0x026B	; 0x80026b <rx_producer_ptr>
 220:	80 91 d8 02 	lds	r24, 0x02D8	; 0x8002d8 <rx_consumer_ptr>
 224:	29 2f       	mov	r18, r25
 226:	28 1b       	sub	r18, r24
 228:	82 2f       	mov	r24, r18
}
 22a:	df 91       	pop	r29
 22c:	cf 91       	pop	r28
 22e:	08 95       	ret

00000230 <rx_buffer_remove_entry>:

void rx_buffer_remove_entry (void)
{
 230:	cf 93       	push	r28
 232:	df 93       	push	r29
 234:	cd b7       	in	r28, 0x3d	; 61
 236:	de b7       	in	r29, 0x3e	; 62
	rx_consumer_ptr++;
 238:	80 91 d8 02 	lds	r24, 0x02D8	; 0x8002d8 <rx_consumer_ptr>
 23c:	8f 5f       	subi	r24, 0xFF	; 255
 23e:	80 93 d8 02 	sts	0x02D8, r24	; 0x8002d8 <rx_consumer_ptr>
	
	if (rx_consumer_ptr == RX_MESSAGE_COUNT)
 242:	80 91 d8 02 	lds	r24, 0x02D8	; 0x8002d8 <rx_consumer_ptr>
 246:	83 30       	cpi	r24, 0x03	; 3
 248:	11 f4       	brne	.+4      	; 0x24e <rx_buffer_remove_entry+0x1e>
	{
		rx_consumer_ptr = 0;
 24a:	10 92 d8 02 	sts	0x02D8, r1	; 0x8002d8 <rx_consumer_ptr>
	}
 24e:	00 00       	nop
 250:	df 91       	pop	r29
 252:	cf 91       	pop	r28
 254:	08 95       	ret

00000256 <ibus_init>:
} eIrqStatus;

uint8_t irqStatus = standby;

void ibus_init (void)
{
 256:	cf 93       	push	r28
 258:	df 93       	push	r29
 25a:	cd b7       	in	r28, 0x3d	; 61
 25c:	de b7       	in	r29, 0x3e	; 62
	uart0_init();
 25e:	5c d3       	rcall	.+1720   	; 0x918 <uart0_init>
	sen_sta_init();
 260:	08 d0       	rcall	.+16     	; 0x272 <sen_sta_init>
	init_buffer();
 262:	7b df       	rcall	.-266    	; 0x15a <init_buffer>
	irqStatus = standby;
 264:	10 92 68 02 	sts	0x0268, r1	; 0x800268 <__data_end>
	timer0_init();
 268:	e7 d2       	rcall	.+1486   	; 0x838 <timer0_init>
 26a:	00 00       	nop
}
 26c:	df 91       	pop	r29
 26e:	cf 91       	pop	r28
 270:	08 95       	ret

00000272 <sen_sta_init>:
 272:	cf 93       	push	r28

void sen_sta_init (void)
{
 274:	df 93       	push	r29
 276:	cd b7       	in	r28, 0x3d	; 61
 278:	de b7       	in	r29, 0x3e	; 62
	// pe2 ist sen/sta pin des e910.15 und ist ein Eingang
	DDRE &= ~(1 << DDE2);
 27a:	8d e2       	ldi	r24, 0x2D	; 45
 27c:	90 e0       	ldi	r25, 0x00	; 0
 27e:	2d e2       	ldi	r18, 0x2D	; 45
 280:	30 e0       	ldi	r19, 0x00	; 0
 282:	f9 01       	movw	r30, r18
 284:	20 81       	ld	r18, Z
 286:	2b 7f       	andi	r18, 0xFB	; 251
 288:	fc 01       	movw	r30, r24
 28a:	20 83       	st	Z, r18
	// pull up ist aktiv
	PORTE |= (1 << PE2);
 28c:	8e e2       	ldi	r24, 0x2E	; 46
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	2e e2       	ldi	r18, 0x2E	; 46
 292:	30 e0       	ldi	r19, 0x00	; 0
 294:	f9 01       	movw	r30, r18
 296:	20 81       	ld	r18, Z
 298:	24 60       	ori	r18, 0x04	; 4
 29a:	fc 01       	movw	r30, r24
 29c:	20 83       	st	Z, r18
}
 29e:	00 00       	nop
 2a0:	df 91       	pop	r29
 2a2:	cf 91       	pop	r28
 2a4:	08 95       	ret

000002a6 <send_ibus_message>:

void send_ibus_message (uint8_t *data)
{
 2a6:	cf 93       	push	r28
 2a8:	df 93       	push	r29
 2aa:	cd b7       	in	r28, 0x3d	; 61
 2ac:	de b7       	in	r29, 0x3e	; 62
 2ae:	27 97       	sbiw	r28, 0x07	; 7
 2b0:	0f b6       	in	r0, 0x3f	; 63
 2b2:	f8 94       	cli
 2b4:	de bf       	out	0x3e, r29	; 62
 2b6:	0f be       	out	0x3f, r0	; 63
 2b8:	cd bf       	out	0x3d, r28	; 61
 2ba:	9f 83       	std	Y+7, r25	; 0x07
 2bc:	8e 83       	std	Y+6, r24	; 0x06
	// sehr schmutzige Lösung um eine ibus botschaft zu senden....
	timer_delay_ms(10);
 2be:	8a e0       	ldi	r24, 0x0A	; 10
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	ef d2       	rcall	.+1502   	; 0x8a2 <timer_delay_ms>
	uint8_t crc = 0, len = 0, t = 0;
 2c4:	19 82       	std	Y+1, r1	; 0x01
 2c6:	1c 82       	std	Y+4, r1	; 0x04
 2c8:	1d 82       	std	Y+5, r1	; 0x05
	len = data[1];
 2ca:	8e 81       	ldd	r24, Y+6	; 0x06
 2cc:	9f 81       	ldd	r25, Y+7	; 0x07
 2ce:	fc 01       	movw	r30, r24
 2d0:	81 81       	ldd	r24, Z+1	; 0x01
// 		}
// 		
// 		t = timer0_getValue();		
// 	}
	
	uart0_tx();
 2d2:	8c 83       	std	Y+4, r24	; 0x04
 2d4:	5d d3       	rcall	.+1722   	; 0x990 <uart0_tx>
		
	for (int i = 0; i <= len; i++)
 2d6:	1b 82       	std	Y+3, r1	; 0x03
 2d8:	1a 82       	std	Y+2, r1	; 0x02
 2da:	19 c0       	rjmp	.+50     	; 0x30e <send_ibus_message+0x68>
	{
		crc ^= data[i];
 2dc:	8a 81       	ldd	r24, Y+2	; 0x02
 2de:	9b 81       	ldd	r25, Y+3	; 0x03
 2e0:	2e 81       	ldd	r18, Y+6	; 0x06
 2e2:	3f 81       	ldd	r19, Y+7	; 0x07
 2e4:	82 0f       	add	r24, r18
 2e6:	93 1f       	adc	r25, r19
 2e8:	fc 01       	movw	r30, r24
 2ea:	80 81       	ld	r24, Z
 2ec:	99 81       	ldd	r25, Y+1	; 0x01
 2ee:	89 27       	eor	r24, r25
 2f0:	89 83       	std	Y+1, r24	; 0x01
		uart0_sendChar(data[i]);
 2f2:	8a 81       	ldd	r24, Y+2	; 0x02
 2f4:	9b 81       	ldd	r25, Y+3	; 0x03
 2f6:	2e 81       	ldd	r18, Y+6	; 0x06
 2f8:	3f 81       	ldd	r19, Y+7	; 0x07
 2fa:	82 0f       	add	r24, r18
 2fc:	93 1f       	adc	r25, r19
 2fe:	fc 01       	movw	r30, r24
 300:	80 81       	ld	r24, Z
 302:	2b d3       	rcall	.+1622   	; 0x95a <uart0_sendChar>
// 		t = timer0_getValue();		
// 	}
	
	uart0_tx();
		
	for (int i = 0; i <= len; i++)
 304:	8a 81       	ldd	r24, Y+2	; 0x02
 306:	9b 81       	ldd	r25, Y+3	; 0x03
 308:	01 96       	adiw	r24, 0x01	; 1
 30a:	9b 83       	std	Y+3, r25	; 0x03
 30c:	8a 83       	std	Y+2, r24	; 0x02
 30e:	8c 81       	ldd	r24, Y+4	; 0x04
 310:	28 2f       	mov	r18, r24
 312:	30 e0       	ldi	r19, 0x00	; 0
 314:	8a 81       	ldd	r24, Y+2	; 0x02
 316:	9b 81       	ldd	r25, Y+3	; 0x03
 318:	28 17       	cp	r18, r24
 31a:	39 07       	cpc	r19, r25
	{
		crc ^= data[i];
		uart0_sendChar(data[i]);
	}
	uart0_sendChar(crc);
 31c:	fc f6       	brge	.-66     	; 0x2dc <send_ibus_message+0x36>
 31e:	89 81       	ldd	r24, Y+1	; 0x01
 320:	1c d3       	rcall	.+1592   	; 0x95a <uart0_sendChar>
		
	uart0_rtx();		
 322:	47 d3       	rcall	.+1678   	; 0x9b2 <uart0_rtx>
 324:	00 00       	nop
}
 326:	27 96       	adiw	r28, 0x07	; 7
 328:	0f b6       	in	r0, 0x3f	; 63
 32a:	f8 94       	cli
 32c:	de bf       	out	0x3e, r29	; 62
 32e:	0f be       	out	0x3f, r0	; 63
 330:	cd bf       	out	0x3d, r28	; 61
 332:	df 91       	pop	r29
 334:	cf 91       	pop	r28
 336:	08 95       	ret

00000338 <__vector_25>:
 338:	1f 92       	push	r1

ISR(USART0_RX_vect)
{
 33a:	0f 92       	push	r0
 33c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 340:	0f 92       	push	r0
 342:	11 24       	eor	r1, r1
 344:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 348:	0f 92       	push	r0
 34a:	2f 93       	push	r18
 34c:	3f 93       	push	r19
 34e:	4f 93       	push	r20
 350:	5f 93       	push	r21
 352:	6f 93       	push	r22
 354:	7f 93       	push	r23
 356:	8f 93       	push	r24
 358:	9f 93       	push	r25
 35a:	af 93       	push	r26
 35c:	bf 93       	push	r27
 35e:	ef 93       	push	r30
 360:	ff 93       	push	r31
 362:	cf 93       	push	r28
 364:	df 93       	push	r29
 366:	1f 92       	push	r1
 368:	1f 92       	push	r1
 36a:	cd b7       	in	r28, 0x3d	; 61
 36c:	de b7       	in	r29, 0x3e	; 62
	uint8_t byte, timer_value;
	static uint8_t rx_position, len;
		
	byte = UDR0;
 36e:	86 ec       	ldi	r24, 0xC6	; 198
 370:	90 e0       	ldi	r25, 0x00	; 0
 372:	fc 01       	movw	r30, r24
 374:	80 81       	ld	r24, Z
 376:	89 83       	std	Y+1, r24	; 0x01
	timer_value = timer0_getValue();
 378:	6c d2       	rcall	.+1240   	; 0x852 <timer0_getValue>
 37a:	8a 83       	std	Y+2, r24	; 0x02
	
	if (timer_value > IBUS_PRIO1_DELAY)
 37c:	8a 81       	ldd	r24, Y+2	; 0x02
 37e:	8e 31       	cpi	r24, 0x1E	; 30
 380:	38 f0       	brcs	.+14     	; 0x390 <__vector_25+0x58>
	{
		// neue Botschaft fängt an
		rx_buffer_write_entry(0, byte);
 382:	69 81       	ldd	r22, Y+1	; 0x01
 384:	80 e0       	ldi	r24, 0x00	; 0
 386:	f5 de       	rcall	.-534    	; 0x172 <rx_buffer_write_entry>
		irqStatus = waitingForLen;
 388:	82 e0       	ldi	r24, 0x02	; 2
 38a:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <__data_end>
 38e:	43 c0       	rjmp	.+134    	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
	}
	else 
	{
		switch (irqStatus)
 390:	80 91 68 02 	lds	r24, 0x0268	; 0x800268 <__data_end>
 394:	88 2f       	mov	r24, r24
 396:	90 e0       	ldi	r25, 0x00	; 0
 398:	82 30       	cpi	r24, 0x02	; 2
 39a:	91 05       	cpc	r25, r1
 39c:	19 f0       	breq	.+6      	; 0x3a4 <__vector_25+0x6c>
 39e:	03 97       	sbiw	r24, 0x03	; 3
 3a0:	a9 f0       	breq	.+42     	; 0x3cc <__vector_25+0x94>
 3a2:	39 c0       	rjmp	.+114    	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
		{
			case waitingForLen:
				if (byte < MESSAGE_LENGHT)
 3a4:	89 81       	ldd	r24, Y+1	; 0x01
 3a6:	84 32       	cpi	r24, 0x24	; 36
 3a8:	68 f4       	brcc	.+26     	; 0x3c4 <__vector_25+0x8c>
				{
					len = byte;
 3aa:	89 81       	ldd	r24, Y+1	; 0x01
 3ac:	80 93 69 02 	sts	0x0269, r24	; 0x800269 <len.1678>
					rx_buffer_write_entry(1, byte);
 3b0:	69 81       	ldd	r22, Y+1	; 0x01
 3b2:	81 e0       	ldi	r24, 0x01	; 1
 3b4:	de de       	rcall	.-580    	; 0x172 <rx_buffer_write_entry>
					rx_position = 2;
 3b6:	82 e0       	ldi	r24, 0x02	; 2
 3b8:	80 93 6a 02 	sts	0x026A, r24	; 0x80026a <rx_position.1677>
					irqStatus = rxActive;
 3bc:	83 e0       	ldi	r24, 0x03	; 3
 3be:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <__data_end>
				}
				else
				{
					irqStatus = standby_after_overflow;
				}
			break;
 3c2:	29 c0       	rjmp	.+82     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
					rx_position = 2;
					irqStatus = rxActive;
				}
				else
				{
					irqStatus = standby_after_overflow;
 3c4:	81 e0       	ldi	r24, 0x01	; 1
 3c6:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <__data_end>
				}
			break;
 3ca:	25 c0       	rjmp	.+74     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
			
			case rxActive:
				if (rx_position < len + 2)
 3cc:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <rx_position.1677>
 3d0:	28 2f       	mov	r18, r24
 3d2:	30 e0       	ldi	r19, 0x00	; 0
 3d4:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <len.1678>
 3d8:	88 2f       	mov	r24, r24
 3da:	90 e0       	ldi	r25, 0x00	; 0
 3dc:	02 96       	adiw	r24, 0x02	; 2
 3de:	28 17       	cp	r18, r24
 3e0:	39 07       	cpc	r19, r25
 3e2:	24 f4       	brge	.+8      	; 0x3ec <__vector_25+0xb4>
				{
					rx_buffer_write_entry(rx_position, byte);
 3e4:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <rx_position.1677>
 3e8:	69 81       	ldd	r22, Y+1	; 0x01
 3ea:	c3 de       	rcall	.-634    	; 0x172 <rx_buffer_write_entry>
				}
				
				rx_position++;
 3ec:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <rx_position.1677>
 3f0:	8f 5f       	subi	r24, 0xFF	; 255
 3f2:	80 93 6a 02 	sts	0x026A, r24	; 0x80026a <rx_position.1677>
				
				if (rx_position == len + 2) 
 3f6:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <rx_position.1677>
 3fa:	28 2f       	mov	r18, r24
 3fc:	30 e0       	ldi	r19, 0x00	; 0
 3fe:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <len.1678>
 402:	88 2f       	mov	r24, r24
 404:	90 e0       	ldi	r25, 0x00	; 0
 406:	02 96       	adiw	r24, 0x02	; 2
 408:	28 17       	cp	r18, r24
 40a:	39 07       	cpc	r19, r25
				{
					rx_buffer_insertEntry();
 40c:	19 f4       	brne	.+6      	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
					irqStatus = standby;
 40e:	d3 de       	rcall	.-602    	; 0x1b6 <rx_buffer_insertEntry>
 410:	10 92 68 02 	sts	0x0268, r1	; 0x800268 <__data_end>
				}
			break;
		}
	}
	timer0_reset();
 414:	00 00       	nop
 416:	34 d2       	rcall	.+1128   	; 0x880 <timer0_reset>
 418:	00 00       	nop
 41a:	0f 90       	pop	r0
 41c:	0f 90       	pop	r0
 41e:	df 91       	pop	r29
 420:	cf 91       	pop	r28
 422:	ff 91       	pop	r31
 424:	ef 91       	pop	r30
 426:	bf 91       	pop	r27
 428:	af 91       	pop	r26
 42a:	9f 91       	pop	r25
 42c:	8f 91       	pop	r24
 42e:	7f 91       	pop	r23
 430:	6f 91       	pop	r22
 432:	5f 91       	pop	r21
 434:	4f 91       	pop	r20
 436:	3f 91       	pop	r19
 438:	2f 91       	pop	r18
 43a:	0f 90       	pop	r0
 43c:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 440:	0f 90       	pop	r0
 442:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 446:	0f 90       	pop	r0
 448:	1f 90       	pop	r1
 44a:	18 95       	reti

0000044c <set_brightness>:
#include "../radio_control/radio_controller.h"

extern uint8_t adc_value;

void set_brightness (void)
{
 44c:	cf 93       	push	r28
 44e:	df 93       	push	r29
 450:	00 d0       	rcall	.+0      	; 0x452 <set_brightness+0x6>
 452:	1f 92       	push	r1
 454:	1f 92       	push	r1
 456:	cd b7       	in	r28, 0x3d	; 61
 458:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[5];
	msg[0] = DEV_LKM;
 45a:	80 ed       	ldi	r24, 0xD0	; 208
 45c:	89 83       	std	Y+1, r24	; 0x01
	msg[1] = 5;
 45e:	85 e0       	ldi	r24, 0x05	; 5
 460:	8a 83       	std	Y+2, r24	; 0x02
	msg[2] = DEV_GLO;
 462:	8f eb       	ldi	r24, 0xBF	; 191
 464:	8b 83       	std	Y+3, r24	; 0x03
	msg[3] = adc_value;
 466:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
 46a:	8c 83       	std	Y+4, r24	; 0x04
	msg[4] = 0x00;
 46c:	1d 82       	std	Y+5, r1	; 0x05
	
	send_ibus_message(msg);
 46e:	ce 01       	movw	r24, r28
 470:	01 96       	adiw	r24, 0x01	; 1
 472:	19 df       	rcall	.-462    	; 0x2a6 <send_ibus_message>
}
 474:	00 00       	nop
 476:	0f 90       	pop	r0
 478:	0f 90       	pop	r0
 47a:	0f 90       	pop	r0
 47c:	0f 90       	pop	r0
 47e:	0f 90       	pop	r0
 480:	df 91       	pop	r29
 482:	cf 91       	pop	r28
 484:	08 95       	ret

00000486 <device_status_ready_after_reset>:

void device_status_ready_after_reset (uint8_t source)
{
 486:	cf 93       	push	r28
 488:	df 93       	push	r29
 48a:	00 d0       	rcall	.+0      	; 0x48c <device_status_ready_after_reset+0x6>
 48c:	00 d0       	rcall	.+0      	; 0x48e <device_status_ready_after_reset+0x8>
 48e:	cd b7       	in	r28, 0x3d	; 61
 490:	de b7       	in	r29, 0x3e	; 62
 492:	8e 83       	std	Y+6, r24	; 0x06
	uint8_t msg[5];
	
	msg[0] = source;
 494:	8e 81       	ldd	r24, Y+6	; 0x06
 496:	89 83       	std	Y+1, r24	; 0x01
	msg[1] = 4;
 498:	84 e0       	ldi	r24, 0x04	; 4
 49a:	8a 83       	std	Y+2, r24	; 0x02
	msg[2] = DEV_LOC;
 49c:	8f ef       	ldi	r24, 0xFF	; 255
 49e:	8b 83       	std	Y+3, r24	; 0x03
	msg[3] = 0x02;
 4a0:	82 e0       	ldi	r24, 0x02	; 2
 4a2:	8c 83       	std	Y+4, r24	; 0x04
	msg[4] = 0x01;
 4a4:	81 e0       	ldi	r24, 0x01	; 1
 4a6:	8d 83       	std	Y+5, r24	; 0x05
	
	send_ibus_message(msg);
 4a8:	ce 01       	movw	r24, r28
 4aa:	01 96       	adiw	r24, 0x01	; 1
 4ac:	fc de       	rcall	.-520    	; 0x2a6 <send_ibus_message>
}
 4ae:	00 00       	nop
 4b0:	26 96       	adiw	r28, 0x06	; 6
 4b2:	0f b6       	in	r0, 0x3f	; 63
 4b4:	f8 94       	cli
 4b6:	de bf       	out	0x3e, r29	; 62
 4b8:	0f be       	out	0x3f, r0	; 63
 4ba:	cd bf       	out	0x3d, r28	; 61
 4bc:	df 91       	pop	r29
 4be:	cf 91       	pop	r28
 4c0:	08 95       	ret

000004c2 <ibus_processor>:
// direkt nach dem einschalten sendet MFL zwei Botschaften (jeweils 3x):
// 0x50 0x3 0xd0 0x5d 0xde: MFL  --> LKM : Light dimmer status request, wird mit einem set_brightness() beantwortet
// 0x50 0x3 0xc8 0x01 0x9a: MFL  --> TEL : Device status request, wird mit einem TEL  --> LOC : Device status ready after Reset (C8 04 FF 02 01 30)

void ibus_processor (uint8_t *msg)
{
 4c2:	cf 93       	push	r28
 4c4:	df 93       	push	r29
 4c6:	1f 92       	push	r1
 4c8:	1f 92       	push	r1
 4ca:	cd b7       	in	r28, 0x3d	; 61
 4cc:	de b7       	in	r29, 0x3e	; 62
 4ce:	9a 83       	std	Y+2, r25	; 0x02
 4d0:	89 83       	std	Y+1, r24	; 0x01
	switch (msg[IBUS_SRC])
 4d2:	89 81       	ldd	r24, Y+1	; 0x01
 4d4:	9a 81       	ldd	r25, Y+2	; 0x02
 4d6:	fc 01       	movw	r30, r24
 4d8:	80 81       	ld	r24, Z
 4da:	88 2f       	mov	r24, r24
 4dc:	90 e0       	ldi	r25, 0x00	; 0
 4de:	80 35       	cpi	r24, 0x50	; 80
 4e0:	91 05       	cpc	r25, r1
 4e2:	09 f0       	breq	.+2      	; 0x4e6 <ibus_processor+0x24>
					}
				break;
			}
		break;
	}
}
 4e4:	4b c0       	rjmp	.+150    	; 0x57c <ibus_processor+0xba>
{
	switch (msg[IBUS_SRC])
	{
		// von wem kommt die Botschaft?
		case DEV_MFL:
			switch(msg[IBUS_DST])
 4e6:	89 81       	ldd	r24, Y+1	; 0x01
 4e8:	9a 81       	ldd	r25, Y+2	; 0x02
 4ea:	02 96       	adiw	r24, 0x02	; 2
 4ec:	fc 01       	movw	r30, r24
 4ee:	80 81       	ld	r24, Z
 4f0:	88 2f       	mov	r24, r24
 4f2:	90 e0       	ldi	r25, 0x00	; 0
 4f4:	88 3c       	cpi	r24, 0xC8	; 200
 4f6:	91 05       	cpc	r25, r1
 4f8:	91 f1       	breq	.+100    	; 0x55e <ibus_processor+0x9c>
 4fa:	80 3d       	cpi	r24, 0xD0	; 208
 4fc:	91 05       	cpc	r25, r1
 4fe:	09 f1       	breq	.+66     	; 0x542 <ibus_processor+0x80>
 500:	88 36       	cpi	r24, 0x68	; 104
 502:	91 05       	cpc	r25, r1
 504:	09 f0       	breq	.+2      	; 0x508 <ibus_processor+0x46>
							device_status_ready_after_reset(DEV_TEL);						
						break;
					}
				break;
			}
		break;
 506:	39 c0       	rjmp	.+114    	; 0x57a <ibus_processor+0xb8>
		case DEV_MFL:
			switch(msg[IBUS_DST])
			{
				// an wen ist die Botschaft gerichtet?
				case DEV_RAD:
					switch(msg[IBUS_FUNC])
 508:	89 81       	ldd	r24, Y+1	; 0x01
 50a:	9a 81       	ldd	r25, Y+2	; 0x02
 50c:	03 96       	adiw	r24, 0x03	; 3
 50e:	fc 01       	movw	r30, r24
 510:	80 81       	ld	r24, Z
 512:	88 2f       	mov	r24, r24
 514:	90 e0       	ldi	r25, 0x00	; 0
 516:	c2 97       	sbiw	r24, 0x32	; 50
 518:	09 f0       	breq	.+2      	; 0x51c <ibus_processor+0x5a>
									controller_decrease();
								break;
							}
						break;
					}
				break;
 51a:	2f c0       	rjmp	.+94     	; 0x57a <ibus_processor+0xb8>
				// an wen ist die Botschaft gerichtet?
				case DEV_RAD:
					switch(msg[IBUS_FUNC])
					{
						case WHEEL_VOLUME:
							switch (msg[IBUS_DATA])
 51c:	89 81       	ldd	r24, Y+1	; 0x01
 51e:	9a 81       	ldd	r25, Y+2	; 0x02
 520:	04 96       	adiw	r24, 0x04	; 4
 522:	fc 01       	movw	r30, r24
 524:	80 81       	ld	r24, Z
 526:	88 2f       	mov	r24, r24
 528:	90 e0       	ldi	r25, 0x00	; 0
 52a:	81 30       	cpi	r24, 0x01	; 1
 52c:	91 05       	cpc	r25, r1
 52e:	29 f0       	breq	.+10     	; 0x53a <ibus_processor+0x78>
 530:	41 97       	sbiw	r24, 0x11	; 17
 532:	09 f0       	breq	.+2      	; 0x536 <ibus_processor+0x74>
								
								case VOL_DEC:
									controller_decrease();
								break;
							}
						break;
 534:	04 c0       	rjmp	.+8      	; 0x53e <ibus_processor+0x7c>
					{
						case WHEEL_VOLUME:
							switch (msg[IBUS_DATA])
							{
								case VOL_INC:
									controller_increase();
 536:	30 d1       	rcall	.+608    	; 0x798 <controller_increase>
								break;
								
								case VOL_DEC:
									controller_decrease();
 538:	02 c0       	rjmp	.+4      	; 0x53e <ibus_processor+0x7c>
 53a:	39 d1       	rcall	.+626    	; 0x7ae <controller_decrease>
								break;
 53c:	00 00       	nop
							}
						break;
 53e:	00 00       	nop
					}
				break;
 540:	1c c0       	rjmp	.+56     	; 0x57a <ibus_processor+0xb8>
				
				case DEV_LKM:
					switch(msg[IBUS_FUNC])
 542:	89 81       	ldd	r24, Y+1	; 0x01
 544:	9a 81       	ldd	r25, Y+2	; 0x02
 546:	03 96       	adiw	r24, 0x03	; 3
 548:	fc 01       	movw	r30, r24
 54a:	80 81       	ld	r24, Z
 54c:	88 2f       	mov	r24, r24
 54e:	90 e0       	ldi	r25, 0x00	; 0
 550:	8d 35       	cpi	r24, 0x5D	; 93
 552:	91 05       	cpc	r25, r1
					{
						case LIGHT_DIMMER_STATUS:
							set_brightness();						
						break;
					}
				break;
 554:	09 f0       	breq	.+2      	; 0x558 <ibus_processor+0x96>
				
				case DEV_LKM:
					switch(msg[IBUS_FUNC])
					{
						case LIGHT_DIMMER_STATUS:
							set_brightness();						
 556:	11 c0       	rjmp	.+34     	; 0x57a <ibus_processor+0xb8>
 558:	79 df       	rcall	.-270    	; 0x44c <set_brightness>
						break;
 55a:	00 00       	nop
					}
				break;
 55c:	0e c0       	rjmp	.+28     	; 0x57a <ibus_processor+0xb8>
				
				case DEV_TEL:
					switch(msg[IBUS_FUNC])
 55e:	89 81       	ldd	r24, Y+1	; 0x01
 560:	9a 81       	ldd	r25, Y+2	; 0x02
 562:	03 96       	adiw	r24, 0x03	; 3
 564:	fc 01       	movw	r30, r24
 566:	80 81       	ld	r24, Z
 568:	88 2f       	mov	r24, r24
 56a:	90 e0       	ldi	r25, 0x00	; 0
 56c:	01 97       	sbiw	r24, 0x01	; 1
					{
						case DEVICE_STATUS_REQ:
							device_status_ready_after_reset(DEV_TEL);						
						break;
					}
				break;
 56e:	09 f0       	breq	.+2      	; 0x572 <ibus_processor+0xb0>
				
				case DEV_TEL:
					switch(msg[IBUS_FUNC])
					{
						case DEVICE_STATUS_REQ:
							device_status_ready_after_reset(DEV_TEL);						
 570:	03 c0       	rjmp	.+6      	; 0x578 <ibus_processor+0xb6>
 572:	88 ec       	ldi	r24, 0xC8	; 200
 574:	88 df       	rcall	.-240    	; 0x486 <device_status_ready_after_reset>
	...
					}
				break;
			}
		break;
	}
}
 57e:	0f 90       	pop	r0
 580:	0f 90       	pop	r0
 582:	df 91       	pop	r29
 584:	cf 91       	pop	r28
 586:	08 95       	ret

00000588 <main>:
#include "ibus/ibus.h"
#include "ibus_processor/ibus_processor.h"
#include "radio_control/radio_controller.h"

int main(void)
{
 588:	cf 93       	push	r28
 58a:	df 93       	push	r29
 58c:	cd b7       	in	r28, 0x3d	; 61
 58e:	de b7       	in	r29, 0x3e	; 62
 590:	2b 97       	sbiw	r28, 0x0b	; 11
 592:	0f b6       	in	r0, 0x3f	; 63
 594:	f8 94       	cli
 596:	de bf       	out	0x3e, r29	; 62
 598:	0f be       	out	0x3f, r0	; 63
 59a:	cd bf       	out	0x3d, r28	; 61
	uint8_t data[] = {0xD0, 0x05, 0xBF, 0x5C, 0xFE, 0x00};
 59c:	86 e0       	ldi	r24, 0x06	; 6
 59e:	e9 e1       	ldi	r30, 0x19	; 25
 5a0:	f2 e0       	ldi	r31, 0x02	; 2
 5a2:	de 01       	movw	r26, r28
 5a4:	16 96       	adiw	r26, 0x06	; 6
 5a6:	01 90       	ld	r0, Z+
 5a8:	0d 92       	st	X+, r0
 5aa:	8a 95       	dec	r24
 5ac:	e1 f7       	brne	.-8      	; 0x5a6 <main+0x1e>
	
	uint8_t* msg;
	
	ibus_init();
 5ae:	53 de       	rcall	.-858    	; 0x256 <ibus_init>
	controller_init();
 5b0:	e9 d0       	rcall	.+466    	; 0x784 <controller_init>
 5b2:	19 82       	std	Y+1, r1	; 0x01
	
	uint8_t depth = 0;
	
	// send_ibus_message(data);
	
	sei();
 5b4:	78 94       	sei
		
    /* Replace with your application code */
    while (1) 
    {
		depth = rx_buffer_get_depth ();
 5b6:	2e de       	rcall	.-932    	; 0x214 <rx_buffer_get_depth>
 5b8:	89 83       	std	Y+1, r24	; 0x01
 5ba:	89 81       	ldd	r24, Y+1	; 0x01
		
		if (depth > 0)
 5bc:	88 23       	and	r24, r24
 5be:	d9 f3       	breq	.-10     	; 0x5b6 <main+0x2e>
 5c0:	8a e0       	ldi	r24, 0x0A	; 10
		{
			int o = 10;
 5c2:	90 e0       	ldi	r25, 0x00	; 0
 5c4:	9b 83       	std	Y+3, r25	; 0x03
 5c6:	8a 83       	std	Y+2, r24	; 0x02
			msg = rx_buffer_get_entry();			
 5c8:	09 de       	rcall	.-1006   	; 0x1dc <rx_buffer_get_entry>
 5ca:	9d 83       	std	Y+5, r25	; 0x05
 5cc:	8c 83       	std	Y+4, r24	; 0x04
			ibus_processor(msg);
 5ce:	8c 81       	ldd	r24, Y+4	; 0x04
 5d0:	9d 81       	ldd	r25, Y+5	; 0x05
 5d2:	77 df       	rcall	.-274    	; 0x4c2 <ibus_processor>
 5d4:	2d de       	rcall	.-934    	; 0x230 <rx_buffer_remove_entry>
			rx_buffer_remove_entry();
 5d6:	ef cf       	rjmp	.-34     	; 0x5b6 <main+0x2e>

000005d8 <mcp42xxx_write>:
 */ 

#include "mcp42xxx.h"

void mcp42xxx_write (uint8_t channel, uint8_t value)
{
 5d8:	cf 93       	push	r28
 5da:	df 93       	push	r29
 5dc:	1f 92       	push	r1
 5de:	1f 92       	push	r1
 5e0:	cd b7       	in	r28, 0x3d	; 61
 5e2:	de b7       	in	r29, 0x3e	; 62
 5e4:	89 83       	std	Y+1, r24	; 0x01
 5e6:	6a 83       	std	Y+2, r22	; 0x02
	DESELECT_CS();
 5e8:	85 e2       	ldi	r24, 0x25	; 37
 5ea:	90 e0       	ldi	r25, 0x00	; 0
 5ec:	25 e2       	ldi	r18, 0x25	; 37
 5ee:	30 e0       	ldi	r19, 0x00	; 0
 5f0:	f9 01       	movw	r30, r18
 5f2:	20 81       	ld	r18, Z
 5f4:	2e 7f       	andi	r18, 0xFE	; 254
 5f6:	fc 01       	movw	r30, r24
 5f8:	20 83       	st	Z, r18
	spi_write(OP_WRITE + channel);
 5fa:	89 81       	ldd	r24, Y+1	; 0x01
 5fc:	80 5f       	subi	r24, 0xF0	; 240
 5fe:	05 d1       	rcall	.+522    	; 0x80a <spi_write>
	spi_write(value);
 600:	8a 81       	ldd	r24, Y+2	; 0x02
 602:	03 d1       	rcall	.+518    	; 0x80a <spi_write>
	SELECT_CS();
 604:	85 e2       	ldi	r24, 0x25	; 37
 606:	90 e0       	ldi	r25, 0x00	; 0
 608:	25 e2       	ldi	r18, 0x25	; 37
 60a:	30 e0       	ldi	r19, 0x00	; 0
 60c:	f9 01       	movw	r30, r18
 60e:	20 81       	ld	r18, Z
 610:	21 60       	ori	r18, 0x01	; 1
 612:	fc 01       	movw	r30, r24
 614:	20 83       	st	Z, r18
}
 616:	00 00       	nop
 618:	0f 90       	pop	r0
 61a:	0f 90       	pop	r0
 61c:	df 91       	pop	r29
 61e:	cf 91       	pop	r28
 620:	08 95       	ret

00000622 <becker_init>:
void becker_back_long(void)
{
	// STX 0 B F 0 5 5 0 4 A A CR	
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x34, 0x41, 0x41, CR};
	uart1_sendCommand(msg);
}
 622:	cf 93       	push	r28
 624:	df 93       	push	r29
 626:	1f 92       	push	r1
 628:	1f 92       	push	r1
 62a:	cd b7       	in	r28, 0x3d	; 61
 62c:	de b7       	in	r29, 0x3e	; 62
 62e:	1a 82       	std	Y+2, r1	; 0x02
 630:	19 82       	std	Y+1, r1	; 0x01
 632:	0b c0       	rjmp	.+22     	; 0x64a <becker_init+0x28>
 634:	81 e0       	ldi	r24, 0x01	; 1
 636:	92 e0       	ldi	r25, 0x02	; 2
 638:	e4 d1       	rcall	.+968    	; 0xa02 <uart1_sendCommand>
 63a:	84 ef       	ldi	r24, 0xF4	; 244
 63c:	91 e0       	ldi	r25, 0x01	; 1
 63e:	31 d1       	rcall	.+610    	; 0x8a2 <timer_delay_ms>
 640:	89 81       	ldd	r24, Y+1	; 0x01
 642:	9a 81       	ldd	r25, Y+2	; 0x02
 644:	01 96       	adiw	r24, 0x01	; 1
 646:	9a 83       	std	Y+2, r25	; 0x02
 648:	89 83       	std	Y+1, r24	; 0x01
 64a:	89 81       	ldd	r24, Y+1	; 0x01
 64c:	9a 81       	ldd	r25, Y+2	; 0x02
 64e:	09 97       	sbiw	r24, 0x09	; 9
 650:	8c f3       	brlt	.-30     	; 0x634 <becker_init+0x12>
 652:	00 00       	nop
 654:	0f 90       	pop	r0
 656:	0f 90       	pop	r0
 658:	df 91       	pop	r29
 65a:	cf 91       	pop	r28
 65c:	08 95       	ret

0000065e <becker_increase>:

void becker_increase(void)
{
 65e:	cf 93       	push	r28
 660:	df 93       	push	r29
 662:	cd b7       	in	r28, 0x3d	; 61
 664:	de b7       	in	r29, 0x3e	; 62
 666:	2c 97       	sbiw	r28, 0x0c	; 12
 668:	0f b6       	in	r0, 0x3f	; 63
 66a:	f8 94       	cli
 66c:	de bf       	out	0x3e, r29	; 62
 66e:	0f be       	out	0x3f, r0	; 63
 670:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 2 A C CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x32, 0x41, 0x43, CR};
 672:	2c e0       	ldi	r18, 0x0C	; 12
 674:	ef e4       	ldi	r30, 0x4F	; 79
 676:	f2 e0       	ldi	r31, 0x02	; 2
 678:	ce 01       	movw	r24, r28
 67a:	01 96       	adiw	r24, 0x01	; 1
 67c:	dc 01       	movw	r26, r24
 67e:	01 90       	ld	r0, Z+
 680:	0d 92       	st	X+, r0
 682:	2a 95       	dec	r18
 684:	e1 f7       	brne	.-8      	; 0x67e <becker_increase+0x20>
	uart1_sendCommand(msg);
 686:	ce 01       	movw	r24, r28
 688:	01 96       	adiw	r24, 0x01	; 1
 68a:	bb d1       	rcall	.+886    	; 0xa02 <uart1_sendCommand>
}
 68c:	00 00       	nop
 68e:	2c 96       	adiw	r28, 0x0c	; 12
 690:	0f b6       	in	r0, 0x3f	; 63
 692:	f8 94       	cli
 694:	de bf       	out	0x3e, r29	; 62
 696:	0f be       	out	0x3f, r0	; 63
 698:	cd bf       	out	0x3d, r28	; 61
 69a:	df 91       	pop	r29
 69c:	cf 91       	pop	r28
 69e:	08 95       	ret

000006a0 <becker_decrease>:

void becker_decrease(void)
{
 6a0:	cf 93       	push	r28
 6a2:	df 93       	push	r29
 6a4:	cd b7       	in	r28, 0x3d	; 61
 6a6:	de b7       	in	r29, 0x3e	; 62
 6a8:	2c 97       	sbiw	r28, 0x0c	; 12
 6aa:	0f b6       	in	r0, 0x3f	; 63
 6ac:	f8 94       	cli
 6ae:	de bf       	out	0x3e, r29	; 62
 6b0:	0f be       	out	0x3f, r0	; 63
 6b2:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 1 A F CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x31, 0x41, 0x46, CR};
 6b4:	2c e0       	ldi	r18, 0x0C	; 12
 6b6:	eb e5       	ldi	r30, 0x5B	; 91
 6b8:	f2 e0       	ldi	r31, 0x02	; 2
 6ba:	ce 01       	movw	r24, r28
 6bc:	01 96       	adiw	r24, 0x01	; 1
 6be:	dc 01       	movw	r26, r24
 6c0:	01 90       	ld	r0, Z+
 6c2:	0d 92       	st	X+, r0
 6c4:	2a 95       	dec	r18
 6c6:	e1 f7       	brne	.-8      	; 0x6c0 <becker_decrease+0x20>
	uart1_sendCommand(msg);
 6c8:	ce 01       	movw	r24, r28
 6ca:	01 96       	adiw	r24, 0x01	; 1
 6cc:	9a d1       	rcall	.+820    	; 0xa02 <uart1_sendCommand>
}
 6ce:	00 00       	nop
 6d0:	2c 96       	adiw	r28, 0x0c	; 12
 6d2:	0f b6       	in	r0, 0x3f	; 63
 6d4:	f8 94       	cli
 6d6:	de bf       	out	0x3e, r29	; 62
 6d8:	0f be       	out	0x3f, r0	; 63
 6da:	cd bf       	out	0x3d, r28	; 61
 6dc:	df 91       	pop	r29
 6de:	cf 91       	pop	r28
 6e0:	08 95       	ret

000006e2 <becker_release>:

void becker_release (void)
{
 6e2:	cf 93       	push	r28
 6e4:	df 93       	push	r29
 6e6:	cd b7       	in	r28, 0x3d	; 61
 6e8:	de b7       	in	r29, 0x3e	; 62
	uart1_sendCommand(RELEASE);
 6ea:	8d e0       	ldi	r24, 0x0D	; 13
 6ec:	92 e0       	ldi	r25, 0x02	; 2
 6ee:	89 d1       	rcall	.+786    	; 0xa02 <uart1_sendCommand>
 6f0:	00 00       	nop
 6f2:	df 91       	pop	r29
 6f4:	cf 91       	pop	r28
 6f6:	08 95       	ret

000006f8 <pioneer_init>:
void pioneer_mode(void)
{
	// 48k6
	mcp42xxx_write(FIRST_POT, 135);
	mcp42xxx_write(SECOND_POT, 135);
}
 6f8:	cf 93       	push	r28
 6fa:	df 93       	push	r29
 6fc:	cd b7       	in	r28, 0x3d	; 61
 6fe:	de b7       	in	r29, 0x3e	; 62
 700:	61 d0       	rcall	.+194    	; 0x7c4 <spi_init>
 702:	61 e0       	ldi	r22, 0x01	; 1
 704:	81 e0       	ldi	r24, 0x01	; 1
 706:	68 df       	rcall	.-304    	; 0x5d8 <mcp42xxx_write>
 708:	61 e0       	ldi	r22, 0x01	; 1
 70a:	82 e0       	ldi	r24, 0x02	; 2
 70c:	65 df       	rcall	.-310    	; 0x5d8 <mcp42xxx_write>
 70e:	00 00       	nop
 710:	df 91       	pop	r29
 712:	cf 91       	pop	r28
 714:	08 95       	ret

00000716 <pioneer_increase>:
 716:	cf 93       	push	r28
 718:	df 93       	push	r29
 71a:	cd b7       	in	r28, 0x3d	; 61
 71c:	de b7       	in	r29, 0x3e	; 62
 71e:	66 ed       	ldi	r22, 0xD6	; 214
 720:	81 e0       	ldi	r24, 0x01	; 1
 722:	5a df       	rcall	.-332    	; 0x5d8 <mcp42xxx_write>
 724:	66 ed       	ldi	r22, 0xD6	; 214
 726:	82 e0       	ldi	r24, 0x02	; 2
 728:	57 df       	rcall	.-338    	; 0x5d8 <mcp42xxx_write>
 72a:	00 00       	nop
 72c:	df 91       	pop	r29
 72e:	cf 91       	pop	r28
 730:	08 95       	ret

00000732 <pioneer_decrease>:
 732:	cf 93       	push	r28
 734:	df 93       	push	r29
 736:	cd b7       	in	r28, 0x3d	; 61
 738:	de b7       	in	r29, 0x3e	; 62
 73a:	64 ec       	ldi	r22, 0xC4	; 196
 73c:	81 e0       	ldi	r24, 0x01	; 1
 73e:	4c df       	rcall	.-360    	; 0x5d8 <mcp42xxx_write>
 740:	64 ec       	ldi	r22, 0xC4	; 196
 742:	82 e0       	ldi	r24, 0x02	; 2
 744:	49 df       	rcall	.-366    	; 0x5d8 <mcp42xxx_write>
 746:	00 00       	nop
 748:	df 91       	pop	r29
 74a:	cf 91       	pop	r28
 74c:	08 95       	ret

0000074e <pioneer_release>:

void pioneer_release(void)
{
 74e:	cf 93       	push	r28
 750:	df 93       	push	r29
 752:	cd b7       	in	r28, 0x3d	; 61
 754:	de b7       	in	r29, 0x3e	; 62
	mcp42xxx_write(FIRST_POT, 1);
 756:	61 e0       	ldi	r22, 0x01	; 1
 758:	81 e0       	ldi	r24, 0x01	; 1
 75a:	3e df       	rcall	.-388    	; 0x5d8 <mcp42xxx_write>
	mcp42xxx_write(SECOND_POT, 1);
 75c:	61 e0       	ldi	r22, 0x01	; 1
 75e:	82 e0       	ldi	r24, 0x02	; 2
 760:	3b df       	rcall	.-394    	; 0x5d8 <mcp42xxx_write>
 762:	00 00       	nop
 764:	df 91       	pop	r29
 766:	cf 91       	pop	r28
 768:	08 95       	ret

0000076a <controller_release>:
 */ 

#include "radio_controller.h"

void controller_release (void)
{
 76a:	cf 93       	push	r28
 76c:	df 93       	push	r29
 76e:	cd b7       	in	r28, 0x3d	; 61
 770:	de b7       	in	r29, 0x3e	; 62
	timer_delay_ms(50);
 772:	82 e3       	ldi	r24, 0x32	; 50
 774:	90 e0       	ldi	r25, 0x00	; 0
 776:	95 d0       	rcall	.+298    	; 0x8a2 <timer_delay_ms>
	becker_release();
 778:	b4 df       	rcall	.-152    	; 0x6e2 <becker_release>
	pioneer_release();
 77a:	e9 df       	rcall	.-46     	; 0x74e <pioneer_release>
 77c:	00 00       	nop
}
 77e:	df 91       	pop	r29
 780:	cf 91       	pop	r28
 782:	08 95       	ret

00000784 <controller_init>:
 784:	cf 93       	push	r28

void controller_init (void)
{
 786:	df 93       	push	r29
 788:	cd b7       	in	r28, 0x3d	; 61
 78a:	de b7       	in	r29, 0x3e	; 62
	// connect to becker and shutdown both pots
	becker_init();
 78c:	4a df       	rcall	.-364    	; 0x622 <becker_init>
	pioneer_init();	
 78e:	b4 df       	rcall	.-152    	; 0x6f8 <pioneer_init>
 790:	00 00       	nop
}
 792:	df 91       	pop	r29
 794:	cf 91       	pop	r28
 796:	08 95       	ret

00000798 <controller_increase>:
 798:	cf 93       	push	r28

void controller_increase (void)
{
 79a:	df 93       	push	r29
 79c:	cd b7       	in	r28, 0x3d	; 61
 79e:	de b7       	in	r29, 0x3e	; 62
	becker_increase();
 7a0:	5e df       	rcall	.-324    	; 0x65e <becker_increase>
	pioneer_increase();
 7a2:	b9 df       	rcall	.-142    	; 0x716 <pioneer_increase>
	controller_release();
 7a4:	e2 df       	rcall	.-60     	; 0x76a <controller_release>
 7a6:	00 00       	nop
}
 7a8:	df 91       	pop	r29
 7aa:	cf 91       	pop	r28
 7ac:	08 95       	ret

000007ae <controller_decrease>:
 7ae:	cf 93       	push	r28

void controller_decrease (void)
{
 7b0:	df 93       	push	r29
 7b2:	cd b7       	in	r28, 0x3d	; 61
 7b4:	de b7       	in	r29, 0x3e	; 62
	becker_decrease();
 7b6:	74 df       	rcall	.-280    	; 0x6a0 <becker_decrease>
	pioneer_decrease();
 7b8:	bc df       	rcall	.-136    	; 0x732 <pioneer_decrease>
	controller_release();
 7ba:	d7 df       	rcall	.-82     	; 0x76a <controller_release>
 7bc:	00 00       	nop
}
 7be:	df 91       	pop	r29
 7c0:	cf 91       	pop	r28
 7c2:	08 95       	ret

000007c4 <spi_init>:
 7c4:	cf 93       	push	r28
 */

#include "spi.h"

void spi_init(void)
{
 7c6:	df 93       	push	r29
 7c8:	cd b7       	in	r28, 0x3d	; 61
 7ca:	de b7       	in	r29, 0x3e	; 62
	// spi master, 16 divider = 921,6kHz spi freq
	DDR_SPI |= (1 << DD_MOSI)|(1 << DD_SCK)|(1 << DD_CS);
 7cc:	84 e2       	ldi	r24, 0x24	; 36
 7ce:	90 e0       	ldi	r25, 0x00	; 0
 7d0:	24 e2       	ldi	r18, 0x24	; 36
 7d2:	30 e0       	ldi	r19, 0x00	; 0
 7d4:	f9 01       	movw	r30, r18
 7d6:	20 81       	ld	r18, Z
 7d8:	27 60       	ori	r18, 0x07	; 7
 7da:	fc 01       	movw	r30, r24
 7dc:	20 83       	st	Z, r18
	SELECT_CS();
 7de:	85 e2       	ldi	r24, 0x25	; 37
 7e0:	90 e0       	ldi	r25, 0x00	; 0
 7e2:	25 e2       	ldi	r18, 0x25	; 37
 7e4:	30 e0       	ldi	r19, 0x00	; 0
 7e6:	f9 01       	movw	r30, r18
 7e8:	20 81       	ld	r18, Z
 7ea:	21 60       	ori	r18, 0x01	; 1
 7ec:	fc 01       	movw	r30, r24
 7ee:	20 83       	st	Z, r18
	SPCR |= (1 << SPE)|(1 << MSTR)|(1 << SPR0);
 7f0:	8c e4       	ldi	r24, 0x4C	; 76
 7f2:	90 e0       	ldi	r25, 0x00	; 0
 7f4:	2c e4       	ldi	r18, 0x4C	; 76
 7f6:	30 e0       	ldi	r19, 0x00	; 0
 7f8:	f9 01       	movw	r30, r18
 7fa:	20 81       	ld	r18, Z
 7fc:	21 65       	ori	r18, 0x51	; 81
 7fe:	fc 01       	movw	r30, r24
 800:	20 83       	st	Z, r18
}
 802:	00 00       	nop
 804:	df 91       	pop	r29
 806:	cf 91       	pop	r28
 808:	08 95       	ret

0000080a <spi_write>:

void spi_write (uint8_t data)
{
 80a:	cf 93       	push	r28
 80c:	df 93       	push	r29
 80e:	1f 92       	push	r1
 810:	cd b7       	in	r28, 0x3d	; 61
 812:	de b7       	in	r29, 0x3e	; 62
 814:	89 83       	std	Y+1, r24	; 0x01
	SPDR=data;
 816:	8e e4       	ldi	r24, 0x4E	; 78
 818:	90 e0       	ldi	r25, 0x00	; 0
 81a:	29 81       	ldd	r18, Y+1	; 0x01
 81c:	fc 01       	movw	r30, r24
 81e:	20 83       	st	Z, r18
	while(!(SPSR & (1<<SPIF)));
 820:	00 00       	nop
 822:	8d e4       	ldi	r24, 0x4D	; 77
 824:	90 e0       	ldi	r25, 0x00	; 0
 826:	fc 01       	movw	r30, r24
 828:	80 81       	ld	r24, Z
 82a:	88 23       	and	r24, r24
 82c:	d4 f7       	brge	.-12     	; 0x822 <spi_write+0x18>
 82e:	00 00       	nop
 830:	0f 90       	pop	r0
 832:	df 91       	pop	r29
 834:	cf 91       	pop	r28
 836:	08 95       	ret

00000838 <timer0_init>:
 */ 

#include "timer.h"

void timer0_init(void)
{
 838:	cf 93       	push	r28
 83a:	df 93       	push	r29
 83c:	cd b7       	in	r28, 0x3d	; 61
 83e:	de b7       	in	r29, 0x3e	; 62
	// 8-bit timer, prescale 1024, timer clock 15625hz, click every 0.064ms
	TCCR0B = (1 << CS00)|(1 << CS02);
 840:	85 e4       	ldi	r24, 0x45	; 69
 842:	90 e0       	ldi	r25, 0x00	; 0
 844:	25 e0       	ldi	r18, 0x05	; 5
 846:	fc 01       	movw	r30, r24
 848:	20 83       	st	Z, r18
}
 84a:	00 00       	nop
 84c:	df 91       	pop	r29
 84e:	cf 91       	pop	r28
 850:	08 95       	ret

00000852 <timer0_getValue>:

uint8_t timer0_getValue(void)
{
 852:	cf 93       	push	r28
 854:	df 93       	push	r29
 856:	cd b7       	in	r28, 0x3d	; 61
 858:	de b7       	in	r29, 0x3e	; 62
	// overflow occured?
	if (TIFR0 & (1 << TOV0)) {
 85a:	85 e3       	ldi	r24, 0x35	; 53
 85c:	90 e0       	ldi	r25, 0x00	; 0
 85e:	fc 01       	movw	r30, r24
 860:	80 81       	ld	r24, Z
 862:	88 2f       	mov	r24, r24
 864:	90 e0       	ldi	r25, 0x00	; 0
 866:	81 70       	andi	r24, 0x01	; 1
 868:	99 27       	eor	r25, r25
 86a:	89 2b       	or	r24, r25
 86c:	11 f0       	breq	.+4      	; 0x872 <timer0_getValue+0x20>
		return 0xFF;
 86e:	8f ef       	ldi	r24, 0xFF	; 255
 870:	04 c0       	rjmp	.+8      	; 0x87a <timer0_getValue+0x28>
	}
	
	return TCNT0;	
 872:	86 e4       	ldi	r24, 0x46	; 70
 874:	90 e0       	ldi	r25, 0x00	; 0
 876:	fc 01       	movw	r30, r24
 878:	80 81       	ld	r24, Z
}
 87a:	df 91       	pop	r29
 87c:	cf 91       	pop	r28
 87e:	08 95       	ret

00000880 <timer0_reset>:

void timer0_reset(void)
{
 880:	cf 93       	push	r28
 882:	df 93       	push	r29
 884:	cd b7       	in	r28, 0x3d	; 61
 886:	de b7       	in	r29, 0x3e	; 62
	// reset overflow
	TIFR0 = (1<<TOV0);
 888:	85 e3       	ldi	r24, 0x35	; 53
 88a:	90 e0       	ldi	r25, 0x00	; 0
 88c:	21 e0       	ldi	r18, 0x01	; 1
 88e:	fc 01       	movw	r30, r24
 890:	20 83       	st	Z, r18
	// reset value
	TCNT0 = 0;
 892:	86 e4       	ldi	r24, 0x46	; 70
 894:	90 e0       	ldi	r25, 0x00	; 0
 896:	fc 01       	movw	r30, r24
 898:	10 82       	st	Z, r1
}
 89a:	00 00       	nop
 89c:	df 91       	pop	r29
 89e:	cf 91       	pop	r28
 8a0:	08 95       	ret

000008a2 <timer_delay_ms>:

void timer_delay_ms (uint16_t delay)
{
 8a2:	cf 93       	push	r28
 8a4:	df 93       	push	r29
 8a6:	1f 92       	push	r1
 8a8:	1f 92       	push	r1
 8aa:	cd b7       	in	r28, 0x3d	; 61
 8ac:	de b7       	in	r29, 0x3e	; 62
 8ae:	9a 83       	std	Y+2, r25	; 0x02
 8b0:	89 83       	std	Y+1, r24	; 0x01
	do
	{
		// timer5, prescaler 1, preload 49536, delay 0.
		TCNT5 = 49536;
 8b2:	84 e2       	ldi	r24, 0x24	; 36
 8b4:	91 e0       	ldi	r25, 0x01	; 1
 8b6:	20 e8       	ldi	r18, 0x80	; 128
 8b8:	31 ec       	ldi	r19, 0xC1	; 193
 8ba:	fc 01       	movw	r30, r24
 8bc:	31 83       	std	Z+1, r19	; 0x01
 8be:	20 83       	st	Z, r18
		TCCR5B |= (1<<CS50);
 8c0:	81 e2       	ldi	r24, 0x21	; 33
 8c2:	91 e0       	ldi	r25, 0x01	; 1
 8c4:	21 e2       	ldi	r18, 0x21	; 33
 8c6:	31 e0       	ldi	r19, 0x01	; 1
 8c8:	f9 01       	movw	r30, r18
 8ca:	20 81       	ld	r18, Z
 8cc:	21 60       	ori	r18, 0x01	; 1
 8ce:	fc 01       	movw	r30, r24
 8d0:	20 83       	st	Z, r18
		while ((TIFR5 & (1 << TOV5)) == 0);
 8d2:	00 00       	nop
 8d4:	8a e3       	ldi	r24, 0x3A	; 58
 8d6:	90 e0       	ldi	r25, 0x00	; 0
 8d8:	fc 01       	movw	r30, r24
 8da:	80 81       	ld	r24, Z
 8dc:	88 2f       	mov	r24, r24
 8de:	90 e0       	ldi	r25, 0x00	; 0
 8e0:	81 70       	andi	r24, 0x01	; 1
 8e2:	99 27       	eor	r25, r25
 8e4:	89 2b       	or	r24, r25
 8e6:	b1 f3       	breq	.-20     	; 0x8d4 <timer_delay_ms+0x32>
		TIFR5 |= (1 << TOV5);
 8e8:	8a e3       	ldi	r24, 0x3A	; 58
 8ea:	90 e0       	ldi	r25, 0x00	; 0
 8ec:	2a e3       	ldi	r18, 0x3A	; 58
 8ee:	30 e0       	ldi	r19, 0x00	; 0
 8f0:	f9 01       	movw	r30, r18
 8f2:	20 81       	ld	r18, Z
 8f4:	21 60       	ori	r18, 0x01	; 1
 8f6:	fc 01       	movw	r30, r24
 8f8:	20 83       	st	Z, r18
		delay--;
 8fa:	89 81       	ldd	r24, Y+1	; 0x01
 8fc:	9a 81       	ldd	r25, Y+2	; 0x02
 8fe:	01 97       	sbiw	r24, 0x01	; 1
 900:	9a 83       	std	Y+2, r25	; 0x02
 902:	89 83       	std	Y+1, r24	; 0x01
	} while (delay > 0);
 904:	89 81       	ldd	r24, Y+1	; 0x01
 906:	9a 81       	ldd	r25, Y+2	; 0x02
 908:	89 2b       	or	r24, r25
 90a:	99 f6       	brne	.-90     	; 0x8b2 <timer_delay_ms+0x10>
 90c:	00 00       	nop
 90e:	0f 90       	pop	r0
 910:	0f 90       	pop	r0
 912:	df 91       	pop	r29
 914:	cf 91       	pop	r28
 916:	08 95       	ret

00000918 <uart0_init>:
	uint8_t dummy = 0;
	UBRR1 = UBRR0_REG;
	UCSR1B = (1 << TXEN0);	// receiver and transceiver enabled
	UCSR1C = (1 << UCSZ11)|(1 << UCSZ10);	// 8n1
	dummy = UDR0;	
}
 918:	cf 93       	push	r28
 91a:	df 93       	push	r29
 91c:	1f 92       	push	r1
 91e:	cd b7       	in	r28, 0x3d	; 61
 920:	de b7       	in	r29, 0x3e	; 62
 922:	19 82       	std	Y+1, r1	; 0x01
 924:	84 ec       	ldi	r24, 0xC4	; 196
 926:	90 e0       	ldi	r25, 0x00	; 0
 928:	27 e6       	ldi	r18, 0x67	; 103
 92a:	30 e0       	ldi	r19, 0x00	; 0
 92c:	fc 01       	movw	r30, r24
 92e:	31 83       	std	Z+1, r19	; 0x01
 930:	20 83       	st	Z, r18
 932:	81 ec       	ldi	r24, 0xC1	; 193
 934:	90 e0       	ldi	r25, 0x00	; 0
 936:	28 e9       	ldi	r18, 0x98	; 152
 938:	fc 01       	movw	r30, r24
 93a:	20 83       	st	Z, r18
 93c:	82 ec       	ldi	r24, 0xC2	; 194
 93e:	90 e0       	ldi	r25, 0x00	; 0
 940:	26 e2       	ldi	r18, 0x26	; 38
 942:	fc 01       	movw	r30, r24
 944:	20 83       	st	Z, r18
 946:	86 ec       	ldi	r24, 0xC6	; 198
 948:	90 e0       	ldi	r25, 0x00	; 0
 94a:	fc 01       	movw	r30, r24
 94c:	80 81       	ld	r24, Z
 94e:	89 83       	std	Y+1, r24	; 0x01
 950:	00 00       	nop
 952:	0f 90       	pop	r0
 954:	df 91       	pop	r29
 956:	cf 91       	pop	r28
 958:	08 95       	ret

0000095a <uart0_sendChar>:
 95a:	cf 93       	push	r28
 95c:	df 93       	push	r29
 95e:	1f 92       	push	r1
 960:	cd b7       	in	r28, 0x3d	; 61
 962:	de b7       	in	r29, 0x3e	; 62
 964:	89 83       	std	Y+1, r24	; 0x01
 966:	00 00       	nop
 968:	80 ec       	ldi	r24, 0xC0	; 192
 96a:	90 e0       	ldi	r25, 0x00	; 0
 96c:	fc 01       	movw	r30, r24
 96e:	80 81       	ld	r24, Z
 970:	88 2f       	mov	r24, r24
 972:	90 e0       	ldi	r25, 0x00	; 0
 974:	80 72       	andi	r24, 0x20	; 32
 976:	99 27       	eor	r25, r25
 978:	89 2b       	or	r24, r25
 97a:	b1 f3       	breq	.-20     	; 0x968 <uart0_sendChar+0xe>
 97c:	86 ec       	ldi	r24, 0xC6	; 198
 97e:	90 e0       	ldi	r25, 0x00	; 0
 980:	29 81       	ldd	r18, Y+1	; 0x01
 982:	fc 01       	movw	r30, r24
 984:	20 83       	st	Z, r18
 986:	00 00       	nop
 988:	0f 90       	pop	r0
 98a:	df 91       	pop	r29
 98c:	cf 91       	pop	r28
 98e:	08 95       	ret

00000990 <uart0_tx>:
 990:	cf 93       	push	r28
 992:	df 93       	push	r29
 994:	cd b7       	in	r28, 0x3d	; 61
 996:	de b7       	in	r29, 0x3e	; 62
 998:	81 ec       	ldi	r24, 0xC1	; 193
 99a:	90 e0       	ldi	r25, 0x00	; 0
 99c:	21 ec       	ldi	r18, 0xC1	; 193
 99e:	30 e0       	ldi	r19, 0x00	; 0
 9a0:	f9 01       	movw	r30, r18
 9a2:	20 81       	ld	r18, Z
 9a4:	2f 7e       	andi	r18, 0xEF	; 239
 9a6:	fc 01       	movw	r30, r24
 9a8:	20 83       	st	Z, r18
 9aa:	00 00       	nop
 9ac:	df 91       	pop	r29
 9ae:	cf 91       	pop	r28
 9b0:	08 95       	ret

000009b2 <uart0_rtx>:
 9b2:	cf 93       	push	r28
 9b4:	df 93       	push	r29
 9b6:	cd b7       	in	r28, 0x3d	; 61
 9b8:	de b7       	in	r29, 0x3e	; 62
 9ba:	81 ec       	ldi	r24, 0xC1	; 193
 9bc:	90 e0       	ldi	r25, 0x00	; 0
 9be:	28 e9       	ldi	r18, 0x98	; 152
 9c0:	fc 01       	movw	r30, r24
 9c2:	20 83       	st	Z, r18
 9c4:	00 00       	nop
 9c6:	df 91       	pop	r29
 9c8:	cf 91       	pop	r28
 9ca:	08 95       	ret

000009cc <uart1_sendChar>:

void uart1_sendChar(uint8_t data)
{
 9cc:	cf 93       	push	r28
 9ce:	df 93       	push	r29
 9d0:	1f 92       	push	r1
 9d2:	cd b7       	in	r28, 0x3d	; 61
 9d4:	de b7       	in	r29, 0x3e	; 62
 9d6:	89 83       	std	Y+1, r24	; 0x01
	while (!( UCSR1A & (1<<UDRE1)));
 9d8:	00 00       	nop
 9da:	88 ec       	ldi	r24, 0xC8	; 200
 9dc:	90 e0       	ldi	r25, 0x00	; 0
 9de:	fc 01       	movw	r30, r24
 9e0:	80 81       	ld	r24, Z
 9e2:	88 2f       	mov	r24, r24
 9e4:	90 e0       	ldi	r25, 0x00	; 0
 9e6:	80 72       	andi	r24, 0x20	; 32
 9e8:	99 27       	eor	r25, r25
 9ea:	89 2b       	or	r24, r25
 9ec:	b1 f3       	breq	.-20     	; 0x9da <uart1_sendChar+0xe>
	UDR1 = data;
 9ee:	8e ec       	ldi	r24, 0xCE	; 206
 9f0:	90 e0       	ldi	r25, 0x00	; 0
 9f2:	29 81       	ldd	r18, Y+1	; 0x01
 9f4:	fc 01       	movw	r30, r24
 9f6:	20 83       	st	Z, r18
}
 9f8:	00 00       	nop
 9fa:	0f 90       	pop	r0
 9fc:	df 91       	pop	r29
 9fe:	cf 91       	pop	r28
 a00:	08 95       	ret

00000a02 <uart1_sendCommand>:

void uart1_sendCommand (uint8_t *data)
{
 a02:	cf 93       	push	r28
 a04:	df 93       	push	r29
 a06:	00 d0       	rcall	.+0      	; 0xa08 <uart1_sendCommand+0x6>
 a08:	1f 92       	push	r1
 a0a:	cd b7       	in	r28, 0x3d	; 61
 a0c:	de b7       	in	r29, 0x3e	; 62
 a0e:	9c 83       	std	Y+4, r25	; 0x04
 a10:	8b 83       	std	Y+3, r24	; 0x03
	int i = 0;
 a12:	1a 82       	std	Y+2, r1	; 0x02
 a14:	19 82       	std	Y+1, r1	; 0x01
	
	while(data[i] != CR)
 a16:	0e c0       	rjmp	.+28     	; 0xa34 <uart1_sendCommand+0x32>
	{
		uart1_sendChar(data[i]);
 a18:	89 81       	ldd	r24, Y+1	; 0x01
 a1a:	9a 81       	ldd	r25, Y+2	; 0x02
 a1c:	2b 81       	ldd	r18, Y+3	; 0x03
 a1e:	3c 81       	ldd	r19, Y+4	; 0x04
 a20:	82 0f       	add	r24, r18
 a22:	93 1f       	adc	r25, r19
 a24:	fc 01       	movw	r30, r24
 a26:	80 81       	ld	r24, Z
 a28:	d1 df       	rcall	.-94     	; 0x9cc <uart1_sendChar>
		i++;
 a2a:	89 81       	ldd	r24, Y+1	; 0x01
 a2c:	9a 81       	ldd	r25, Y+2	; 0x02
 a2e:	01 96       	adiw	r24, 0x01	; 1
 a30:	9a 83       	std	Y+2, r25	; 0x02
 a32:	89 83       	std	Y+1, r24	; 0x01

void uart1_sendCommand (uint8_t *data)
{
	int i = 0;
	
	while(data[i] != CR)
 a34:	89 81       	ldd	r24, Y+1	; 0x01
 a36:	9a 81       	ldd	r25, Y+2	; 0x02
 a38:	2b 81       	ldd	r18, Y+3	; 0x03
 a3a:	3c 81       	ldd	r19, Y+4	; 0x04
 a3c:	82 0f       	add	r24, r18
 a3e:	93 1f       	adc	r25, r19
 a40:	fc 01       	movw	r30, r24
 a42:	80 81       	ld	r24, Z
 a44:	8d 30       	cpi	r24, 0x0D	; 13
 a46:	41 f7       	brne	.-48     	; 0xa18 <uart1_sendCommand+0x16>
	{
		uart1_sendChar(data[i]);
		i++;
	}
 a48:	00 00       	nop
 a4a:	0f 90       	pop	r0
 a4c:	0f 90       	pop	r0
 a4e:	0f 90       	pop	r0
 a50:	0f 90       	pop	r0
 a52:	df 91       	pop	r29
 a54:	cf 91       	pop	r28
 a56:	08 95       	ret

00000a58 <_exit>:
 a58:	f8 94       	cli

00000a5a <__stop_program>:
 a5a:	ff cf       	rjmp	.-2      	; 0xa5a <__stop_program>
