================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Tue Dec 07 15:55:37 +0800 2021
    * Version:         2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:         sigmoid_new
    * Solution:        PLAN8_8_200m (Vivado IP Flow Target)
    * Product family:  kintex7
    * Target device:   xc7k325t-ffg676-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       all

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              99
FF:               114
DSP:              0
BRAM:             0
URAM:             0
SRL:              9


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.236       |
| Post-Route     | 2.127       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                 | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                 | 99  | 114 |     |      |      |     |        |      |         |          |        |
|   (inst)                             | 65  | 87  |     |      |      |     |        |      |         |          |        |
|   dcmp_64ns_64ns_1_2_no_dsp_1_U1     | 34  | 27  |     |      |      |     |        |      |         |          |        |
|     (dcmp_64ns_64ns_1_2_no_dsp_1_U1) |     | 27  |     |      |      |     |        |      |         |          |        |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.05%  | OK     |
| FD                                                        | 50%       | 0.03%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 3821      | 5      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | Slack | Startpoint Pin                                     | Endpoint Pin                      | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |       |                                                    |                                   |              |            |                |          Delay |        Delay |
+-------+-------+----------------------------------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.873 | in_read_reg_594_pp0_iter1_reg_reg[3]/C             | p_Result_7_reg_672_reg[49]_srl2/D |            3 |          5 |          1.940 |          0.451 |        1.489 |
| Path2 | 2.887 | in_read_reg_594_pp0_iter1_reg_reg[1]/C             | p_Result_7_reg_672_reg[51]_srl2/D |            3 |          6 |          1.930 |          0.362 |        1.568 |
| Path3 | 2.973 | in_read_reg_594_pp0_iter1_reg_reg[3]/C             | p_Result_7_reg_672_reg[48]_srl2/D |            3 |          5 |          1.826 |          0.356 |        1.470 |
| Path4 | 3.095 | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[33]/C | xor_ln1560_reg_687_reg[0]/D       |            4 |          4 |          1.876 |          0.808 |        1.068 |
| Path5 | 3.168 | in_read_reg_594_pp0_iter1_reg_reg[1]/C             | m_4_reg_657_reg[37]/D             |            2 |          6 |          1.654 |          0.320 |        1.334 |
+-------+-------+----------------------------------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------+----------------------+
    | Path1 Cells                          | Primitive Type       |
    +--------------------------------------+----------------------+
    | in_read_reg_594_pp0_iter1_reg_reg[3] | FLOP_LATCH.flop.FDRE |
    | m_4_reg_657[37]_i_2                  | LUT.others.LUT6      |
    | m_4_reg_657[41]_i_3                  | LUT.others.LUT5      |
    | p_Result_7_reg_672_reg[49]_srl2_i_1  | LUT.others.LUT5      |
    | p_Result_7_reg_672_reg[49]_srl2      | DMEM.srl.SRL16E      |
    +--------------------------------------+----------------------+

    +--------------------------------------+----------------------+
    | Path2 Cells                          | Primitive Type       |
    +--------------------------------------+----------------------+
    | in_read_reg_594_pp0_iter1_reg_reg[1] | FLOP_LATCH.flop.FDRE |
    | m_4_reg_657[35]_i_2                  | LUT.others.LUT6      |
    | m_4_reg_657[35]_i_1                  | LUT.others.LUT5      |
    | p_Result_7_reg_672_reg[51]_srl2_i_1  | LUT.others.LUT5      |
    | p_Result_7_reg_672_reg[51]_srl2      | DMEM.srl.SRL16E      |
    +--------------------------------------+----------------------+

    +--------------------------------------+----------------------+
    | Path3 Cells                          | Primitive Type       |
    +--------------------------------------+----------------------+
    | in_read_reg_594_pp0_iter1_reg_reg[3] | FLOP_LATCH.flop.FDRE |
    | m_4_reg_657[36]_i_2                  | LUT.others.LUT6      |
    | m_4_reg_657[40]_i_2                  | LUT.others.LUT6      |
    | p_Result_7_reg_672_reg[48]_srl2_i_1  | LUT.others.LUT4      |
    | p_Result_7_reg_672_reg[48]_srl2      | DMEM.srl.SRL16E      |
    +--------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                        | Primitive Type       |
    +----------------------------------------------------------------------------------------------------+----------------------+
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[33]                                                   | FLOP_LATCH.flop.FDRE |
    | i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1             | LUT.others.LUT5      |
    | i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4 | CARRY.others.CARRY4  |
    | i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4 | CARRY.others.CARRY4  |
    | i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0    | LUT.others.LUT3      |
    | xor_ln1560_reg_687_reg[0]                                                                          | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------+----------------------+
    | Path5 Cells                          | Primitive Type       |
    +--------------------------------------+----------------------+
    | in_read_reg_594_pp0_iter1_reg_reg[1] | FLOP_LATCH.flop.FDRE |
    | m_4_reg_657[41]_i_2                  | LUT.others.LUT5      |
    | m_4_reg_657[37]_i_1                  | LUT.others.LUT3      |
    | m_4_reg_657_reg[37]                  | FLOP_LATCH.flop.FDRE |
    +--------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sigmoid_plan_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/sigmoid_plan_failfast_routed.rpt                 |
| status                   | impl/verilog/report/sigmoid_plan_status_routed.rpt                   |
| timing                   | impl/verilog/report/sigmoid_plan_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/sigmoid_plan_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/sigmoid_plan_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/sigmoid_plan_utilization_hierarchical_routed.rpt |
+--------------------------+----------------------------------------------------------------------+


