<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pllImpl" module="pllImpl" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2019 04 22 11:06:52.982" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="pllImpl.lpc" type="lpc" modified="2019 04 22 11:06:50.072"/>
		<File name="pllImpl.v" type="top_level_verilog" modified="2019 04 22 11:06:50.332"/>
		<File name="pllImpl_tmpl.v" type="template_verilog" modified="2019 04 22 11:06:50.342"/>
  </Package>
</DiamondModule>
